Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:23:35 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                          6.4840                     3.3878 &   5.3878 r
  la_data_in[12] (net)                                   2   0.3834 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.3878 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.4874   6.4874   0.9500  -3.8037  -3.9069 &   1.4809 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1591   0.9500           -0.0128 &   1.4681 r
  mprj/buf_i[140] (net)                                  1   0.0035 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1591   0.9500   0.0000   0.0000 &   1.4681 r
  data arrival time                                                                                                  1.4681

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4217   1.0500   0.0000   0.6147 &   4.0009 r
  clock reconvergence pessimism                                                                           0.0000     4.0009
  clock uncertainty                                                                                       0.1000     4.1009
  library hold time                                                                     1.0000            0.1509     4.2518
  data required time                                                                                                 4.2518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2518
  data arrival time                                                                                                 -1.4681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1905 
  total derate : arrival time                                                                             0.1954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3859 

  slack (with derating applied) (VIOLATED)                                                               -2.7837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3978 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          4.6347                     2.4171 &   4.4171 r
  la_data_in[22] (net)                                   2   0.2734 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4171 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6804   4.6369   0.9500  -2.1178  -2.1654 &   2.2517 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1363   0.9500            0.0740 &   2.3257 r
  mprj/buf_i[150] (net)                                  1   0.0046 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0064   0.1363   0.9500  -0.0005  -0.0005 &   2.3251 r
  data arrival time                                                                                                  2.3251

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4257   1.0500   0.0000   0.7302 &   4.1163 r
  clock reconvergence pessimism                                                                           0.0000     4.1163
  clock uncertainty                                                                                       0.1000     4.2163
  library hold time                                                                     1.0000            0.1518     4.3681
  data required time                                                                                                 4.3681
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3681
  data arrival time                                                                                                 -2.3251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.1129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3089 

  slack (with derating applied) (VIOLATED)                                                               -2.0430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7341 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             4.5911                     2.3949 &   4.3949 r
  la_oenb[20] (net)                                      2   0.2708 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3949 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.6203   4.5932   0.9500  -2.0832  -2.1305 &   2.2644 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1364   0.9500            0.0765 &   2.3409 r
  mprj/buf_i[84] (net)                                   1   0.0049 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1364   0.9500   0.0000   0.0000 &   2.3409 r
  data arrival time                                                                                                  2.3409

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4275   1.0500   0.0000   0.6993 &   4.0854 r
  clock reconvergence pessimism                                                                           0.0000     4.0854
  clock uncertainty                                                                                       0.1000     4.1854
  library hold time                                                                     1.0000            0.1518     4.3372
  data required time                                                                                                 4.3372
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3372
  data arrival time                                                                                                 -2.3409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9962

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1945 
  total derate : arrival time                                                                             0.1112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3057 

  slack (with derating applied) (VIOLATED)                                                               -1.9962 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6905 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             4.8270                     2.5153 &   4.5153 r
  la_oenb[11] (net)                                      2   0.2846 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5153 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.6892   4.8295   0.9500  -2.1275  -2.1690 &   2.3462 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1358   0.9500            0.0622 &   2.4084 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1358   0.9500   0.0000   0.0000 &   2.4084 r
  data arrival time                                                                                                  2.4084

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4253   1.0500   0.0000   0.6435 &   4.0297 r
  clock reconvergence pessimism                                                                           0.0000     4.0297
  clock uncertainty                                                                                       0.1000     4.1297
  library hold time                                                                     1.0000            0.1518     4.2815
  data required time                                                                                                 4.2815
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2815
  data arrival time                                                                                                 -2.4084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1919 
  total derate : arrival time                                                                             0.1131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3050 

  slack (with derating applied) (VIOLATED)                                                               -1.8731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5681 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              5.0696                     2.6412 &   4.6412 r
  la_oenb[7] (net)                                       2   0.2990 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6412 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0043   5.0725   0.9500  -2.2799  -2.3233 &   2.3179 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1401   0.9500            0.0523 &   2.3702 r
  mprj/buf_i[71] (net)                                   1   0.0036 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1401   0.9500   0.0000   0.0000 &   2.3702 r
  data arrival time                                                                                                  2.3702

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4166   1.0500   0.0000   0.5780 &   3.9642 r
  clock reconvergence pessimism                                                                           0.0000     3.9642
  clock uncertainty                                                                                       0.1000     4.0642
  library hold time                                                                     1.0000            0.1517     4.2159
  data required time                                                                                                 4.2159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2159
  data arrival time                                                                                                 -2.3702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1888 
  total derate : arrival time                                                                             0.1205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3092 

  slack (with derating applied) (VIOLATED)                                                               -1.8457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5364 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              5.5199                     2.8724 &   4.8724 r
  la_oenb[4] (net)                                       2   0.3254 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.8724 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.3630   5.5237   0.9500  -2.4529  -2.4922 &   2.3802 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1488   0.9500            0.0347 &   2.4148 r
  mprj/buf_i[68] (net)                                   1   0.0049 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0089   0.1488   0.9500  -0.0037  -0.0038 &   2.4110 r
  data arrival time                                                                                                  2.4110

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4099   1.0500   0.0000   0.5496 &   3.9358 r
  clock reconvergence pessimism                                                                           0.0000     3.9358
  clock uncertainty                                                                                       0.1000     4.0358
  library hold time                                                                     1.0000            0.1514     4.1871
  data required time                                                                                                 4.1871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1871
  data arrival time                                                                                                 -2.4110
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1874 
  total derate : arrival time                                                                             0.1290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3165 

  slack (with derating applied) (VIOLATED)                                                               -1.7761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4596 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             4.5015                     2.3461 &   4.3461 r
  la_oenb[21] (net)                                      2   0.2654 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3461 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0442   4.5038   0.9500  -1.7833  -1.8152 &   2.5309 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1347   0.9500            0.0801 &   2.6110 r
  mprj/buf_i[85] (net)                                   1   0.0047 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0062   0.1347   0.9500  -0.0005  -0.0005 &   2.6105 r
  data arrival time                                                                                                  2.6105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4257   1.0500   0.0000   0.7303 &   4.1164 r
  clock reconvergence pessimism                                                                           0.0000     4.1164
  clock uncertainty                                                                                       0.1000     4.2164
  library hold time                                                                     1.0000            0.1518     4.3683
  data required time                                                                                                 4.3683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3683
  data arrival time                                                                                                 -2.6105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0964 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2924 

  slack (with derating applied) (VIOLATED)                                                               -1.7578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4653 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          4.4747                     2.3359 &   4.3359 r
  la_data_in[21] (net)                                   2   0.2640 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3359 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0026   4.4766   0.9500  -1.7638  -1.7983 &   2.5377 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1367   0.9500            0.0837 &   2.6213 r
  mprj/buf_i[149] (net)                                  1   0.0059 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1367   0.9500   0.0000   0.0000 &   2.6214 r
  data arrival time                                                                                                  2.6214

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4267   1.0500   0.0000   0.7101 &   4.0962 r
  clock reconvergence pessimism                                                                           0.0000     4.0962
  clock uncertainty                                                                                       0.1000     4.1962
  library hold time                                                                     1.0000            0.1518     4.3480
  data required time                                                                                                 4.3480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3480
  data arrival time                                                                                                 -2.6214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1951 
  total derate : arrival time                                                                             0.0954 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2905 

  slack (with derating applied) (VIOLATED)                                                               -1.7266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4361 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                          4.8865                     2.5490 &   4.5490 r
  la_data_in[26] (net)                                   2   0.2883 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5490 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2254   4.8889   0.9500  -1.8587  -1.8871 &   2.6619 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1675   0.9500            0.0893 &   2.7512 r
  mprj/buf_i[154] (net)                                  2   0.0194 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0859   0.1675   0.9500  -0.0384  -0.0401 &   2.7111 r
  data arrival time                                                                                                  2.7111

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4167   1.0500   0.0000   0.7684 &   4.1546 r
  clock reconvergence pessimism                                                                           0.0000     4.1546
  clock uncertainty                                                                                       0.1000     4.2546
  library hold time                                                                     1.0000            0.1505     4.4051
  data required time                                                                                                 4.4051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4051
  data arrival time                                                                                                 -2.7111
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1978 
  total derate : arrival time                                                                             0.1030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3008 

  slack (with derating applied) (VIOLATED)                                                               -1.6940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3932 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             4.6408                     2.4181 &   4.4181 r
  la_oenb[25] (net)                                      2   0.2736 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4181 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0059   4.6432   0.9500  -1.7534  -1.7796 &   2.6385 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1595   0.9500            0.0959 &   2.7344 r
  mprj/buf_i[89] (net)                                   2   0.0166 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0426   0.1595   0.9500  -0.0199  -0.0207 &   2.7136 r
  data arrival time                                                                                                  2.7136

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4185   1.0500   0.0000   0.7647 &   4.1508 r
  clock reconvergence pessimism                                                                           0.0000     4.1508
  clock uncertainty                                                                                       0.1000     4.2508
  library hold time                                                                     1.0000            0.1509     4.4017
  data required time                                                                                                 4.4017
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4017
  data arrival time                                                                                                 -2.7136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1977 
  total derate : arrival time                                                                             0.0970 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2946 

  slack (with derating applied) (VIOLATED)                                                               -1.6881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3934 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           4.9976                     2.6047 &   4.6047 r
  la_data_in[8] (net)                                    2   0.2948 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6047 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4331   5.0004   0.9500  -1.9942  -2.0248 &   2.5799 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1413   0.9500            0.0577 &   2.6376 r
  mprj/buf_i[136] (net)                                  1   0.0047 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1413   0.9500   0.0000   0.0000 &   2.6376 r
  data arrival time                                                                                                  2.6376

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4190   1.0500   0.0000   0.5948 &   3.9809 r
  clock reconvergence pessimism                                                                           0.0000     3.9809
  clock uncertainty                                                                                       0.1000     4.0809
  library hold time                                                                     1.0000            0.1516     4.2326
  data required time                                                                                                 4.2326
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2326
  data arrival time                                                                                                 -2.6376
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1896 
  total derate : arrival time                                                                             0.1064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2960 

  slack (with derating applied) (VIOLATED)                                                               -1.5949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2990 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             3.1990                     1.6592 &   3.6592 r
  la_oenb[18] (net)                                      2   0.1876 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6592 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8461   3.2008   0.9500  -1.0769  -1.0897 &   2.5695 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1176   0.9500            0.1390 &   2.7085 r
  mprj/buf_i[82] (net)                                   1   0.0049 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1176   0.9500   0.0000   0.0000 &   2.7086 r
  data arrival time                                                                                                  2.7086

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4269   1.0500   0.0000   0.6582 &   4.0443 r
  clock reconvergence pessimism                                                                           0.0000     4.0443
  clock uncertainty                                                                                       0.1000     4.1443
  library hold time                                                                     1.0000            0.1525     4.2968
  data required time                                                                                                 4.2968
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2968
  data arrival time                                                                                                 -2.7086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2559 

  slack (with derating applied) (VIOLATED)                                                               -1.5882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3323 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           5.9639                     3.1046 &   5.1046 r
  la_data_in[0] (net)                                    2   0.3518 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1046 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6545   5.9683   0.9500  -2.5922  -2.6280 &   2.4766 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1569   0.9500            0.0170 &   2.4936 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1569   0.9500   0.0000   0.0000 &   2.4937 r
  data arrival time                                                                                                  2.4937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3891   1.0500   0.0000   0.4347 &   3.8208 r
  clock reconvergence pessimism                                                                           0.0000     3.8208
  clock uncertainty                                                                                       0.1000     3.9208
  library hold time                                                                     1.0000            0.1511     4.0720
  data required time                                                                                                 4.0720
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0720
  data arrival time                                                                                                 -2.4937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1819 
  total derate : arrival time                                                                             0.1354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3174 

  slack (with derating applied) (VIOLATED)                                                               -1.5783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2609 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             4.9071                     2.5530 &   4.5530 r
  la_oenb[22] (net)                                      2   0.2891 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5530 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0854   4.9103   0.9500  -1.7894  -1.8080 &   2.7450 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1388   0.9500            0.0605 &   2.8054 r
  mprj/buf_i[86] (net)                                   1   0.0040 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1388   0.9500   0.0000   0.0000 &   2.8054 r
  data arrival time                                                                                                  2.8054

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4257   1.0500   0.0000   0.7313 &   4.1175 r
  clock reconvergence pessimism                                                                           0.0000     4.1175
  clock uncertainty                                                                                       0.1000     4.2175
  library hold time                                                                     1.0000            0.1517     4.3692
  data required time                                                                                                 4.3692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3692
  data arrival time                                                                                                 -2.8054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1961 
  total derate : arrival time                                                                             0.0964 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2925 

  slack (with derating applied) (VIOLATED)                                                               -1.5638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2713 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             4.6165                     2.4026 &   4.4026 r
  la_oenb[26] (net)                                      2   0.2719 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4026 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7435   4.6192   0.9500  -1.6107  -1.6273 &   2.7753 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1629   0.9500            0.1002 &   2.8755 r
  mprj/buf_i[90] (net)                                   2   0.0188 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0257   0.1629   0.9500  -0.0122  -0.0126 &   2.8629 r
  data arrival time                                                                                                  2.8629

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4143   1.0500   0.0000   0.7728 &   4.1590 r
  clock reconvergence pessimism                                                                           0.0000     4.1590
  clock uncertainty                                                                                       0.1000     4.2590
  library hold time                                                                     1.0000            0.1507     4.4097
  data required time                                                                                                 4.4097
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4097
  data arrival time                                                                                                 -2.8629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1980 
  total derate : arrival time                                                                             0.0898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2878 

  slack (with derating applied) (VIOLATED)                                                               -1.5468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2590 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             4.5464                     2.3650 &   4.3650 r
  la_oenb[23] (net)                                      2   0.2677 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3650 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7317   4.5491   0.9500  -1.5896  -1.6055 &   2.7595 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1406   0.9500            0.0832 &   2.8427 r
  mprj/buf_i[87] (net)                                   1   0.0073 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0253   0.1406   0.9500  -0.0115  -0.0120 &   2.8307 r
  data arrival time                                                                                                  2.8307

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4249   1.0500   0.0000   0.7392 &   4.1253 r
  clock reconvergence pessimism                                                                           0.0000     4.1253
  clock uncertainty                                                                                       0.1000     4.2253
  library hold time                                                                     1.0000            0.1516     4.3770
  data required time                                                                                                 4.3770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3770
  data arrival time                                                                                                 -2.8307
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1964 
  total derate : arrival time                                                                             0.0878 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2842 

  slack (with derating applied) (VIOLATED)                                                               -1.5463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2620 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          4.4876                     2.3391 &   4.3391 r
  la_data_in[17] (net)                                   2   0.2645 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3391 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6688   4.4898   0.9500  -1.6514  -1.6767 &   2.6624 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1336   0.9500            0.0798 &   2.7422 r
  mprj/buf_i[145] (net)                                  1   0.0042 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1336   0.9500   0.0000   0.0000 &   2.7422 r
  data arrival time                                                                                                  2.7422

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4259   1.0500   0.0000   0.6494 &   4.0356 r
  clock reconvergence pessimism                                                                           0.0000     4.0356
  clock uncertainty                                                                                       0.1000     4.1356
  library hold time                                                                     1.0000            0.1519     4.2874
  data required time                                                                                                 4.2874
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2874
  data arrival time                                                                                                 -2.7422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1922 
  total derate : arrival time                                                                             0.0898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2820 

  slack (with derating applied) (VIOLATED)                                                               -1.5452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2633 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          4.7413                     2.4703 &   4.4703 r
  la_data_in[16] (net)                                   2   0.2795 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4703 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7611   4.7439   0.9500  -1.7082  -1.7293 &   2.7409 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1387   0.9500            0.0701 &   2.8110 r
  mprj/buf_i[144] (net)                                  1   0.0051 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0197   0.1387   0.9500  -0.0085  -0.0089 &   2.8021 r
  data arrival time                                                                                                  2.8021

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4269   1.0500   0.0000   0.7063 &   4.0924 r
  clock reconvergence pessimism                                                                           0.0000     4.0924
  clock uncertainty                                                                                       0.1000     4.1924
  library hold time                                                                     1.0000            0.1517     4.3441
  data required time                                                                                                 4.3441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3441
  data arrival time                                                                                                 -2.8021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5421

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1949 
  total derate : arrival time                                                                             0.0929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2878 

  slack (with derating applied) (VIOLATED)                                                               -1.5421 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2543 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          4.6924                     2.4441 &   4.4441 r
  la_data_in[15] (net)                                   2   0.2766 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4441 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8389   4.6950   0.9500  -1.7173  -1.7395 &   2.7047 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1389   0.9500            0.0731 &   2.7777 r
  mprj/buf_i[143] (net)                                  1   0.0055 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1389   0.9500   0.0000   0.0000 &   2.7778 r
  data arrival time                                                                                                  2.7778

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4265   1.0500   0.0000   0.6585 &   4.0446 r
  clock reconvergence pessimism                                                                           0.0000     4.0446
  clock uncertainty                                                                                       0.1000     4.1446
  library hold time                                                                     1.0000            0.1517     4.2963
  data required time                                                                                                 4.2963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2963
  data arrival time                                                                                                 -2.7778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2857 

  slack (with derating applied) (VIOLATED)                                                               -1.5186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2329 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          4.8161                     2.5113 &   4.5113 r
  la_data_in[13] (net)                                   2   0.2841 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5113 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8543   4.8185   0.9500  -1.7562  -1.7802 &   2.7311 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   0.9500            0.0629 &   2.7940 r
  mprj/buf_i[141] (net)                                  1   0.0032 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1359   0.9500   0.0000   0.0000 &   2.7940 r
  data arrival time                                                                                                  2.7940

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4265   1.0500   0.0000   0.6587 &   4.0448 r
  clock reconvergence pessimism                                                                           0.0000     4.0448
  clock uncertainty                                                                                       0.1000     4.1448
  library hold time                                                                     1.0000            0.1518     4.2966
  data required time                                                                                                 4.2966
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2966
  data arrival time                                                                                                 -2.7940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2871 

  slack (with derating applied) (VIOLATED)                                                               -1.5026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2155 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             4.4650                     2.3252 &   4.3252 r
  la_oenb[16] (net)                                      2   0.2631 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3252 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5199   4.4672   0.9500  -1.5646  -1.5842 &   2.7410 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1334   0.9500            0.0810 &   2.8219 r
  mprj/buf_i[80] (net)                                   1   0.0043 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1334   0.9500   0.0000   0.0000 &   2.8220 r
  data arrival time                                                                                                  2.8220

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   1.0500   0.0000   0.6580 &   4.0441 r
  clock reconvergence pessimism                                                                           0.0000     4.0441
  clock uncertainty                                                                                       0.1000     4.1441
  library hold time                                                                     1.0000            0.1519     4.2960
  data required time                                                                                                 4.2960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2960
  data arrival time                                                                                                 -2.8220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2782 

  slack (with derating applied) (VIOLATED)                                                               -1.4740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1958 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             4.6659                     2.4307 &   4.4307 r
  la_oenb[13] (net)                                      2   0.2750 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4307 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8190   4.6682   0.9500  -1.6634  -1.6841 &   2.7466 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1499   0.9500            0.0855 &   2.8320 r
  mprj/buf_i[77] (net)                                   2   0.0112 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1499   0.9500   0.0000   0.0001 &   2.8322 r
  data arrival time                                                                                                  2.8322

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   1.0500   0.0000   0.6588 &   4.0450 r
  clock reconvergence pessimism                                                                           0.0000     4.0450
  clock uncertainty                                                                                       0.1000     4.1450
  library hold time                                                                     1.0000            0.1512     4.2962
  data required time                                                                                                 4.2962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2962
  data arrival time                                                                                                 -2.8322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2836 

  slack (with derating applied) (VIOLATED)                                                               -1.4641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1805 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             4.5312                     2.3576 &   4.3576 r
  la_oenb[15] (net)                                      2   0.2668 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3576 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5481   4.5338   0.9500  -1.5747  -1.5912 &   2.7664 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1450   0.9500            0.0884 &   2.8548 r
  mprj/buf_i[79] (net)                                   1   0.0096 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0358   0.1450   0.9500  -0.0174  -0.0182 &   2.8366 r
  data arrival time                                                                                                  2.8366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   1.0500   0.0000   0.6586 &   4.0448 r
  clock reconvergence pessimism                                                                           0.0000     4.0448
  clock uncertainty                                                                                       0.1000     4.1448
  library hold time                                                                     1.0000            0.1515     4.2962
  data required time                                                                                                 4.2962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2962
  data arrival time                                                                                                 -2.8366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0875 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2802 

  slack (with derating applied) (VIOLATED)                                                               -1.4597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1795 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             4.8694                     2.5307 &   4.5307 r
  la_oenb[35] (net)                                      2   0.2867 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5307 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8358   4.8728   0.9500  -1.6594  -1.6692 &   2.8615 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1426   0.9500            0.0664 &   2.9280 r
  mprj/buf_i[99] (net)                                   1   0.0062 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0236   0.1426   0.9500  -0.0108  -0.0112 &   2.9167 r
  data arrival time                                                                                                  2.9167

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4258   1.0500   0.0000   0.7274 &   4.1135 r
  clock reconvergence pessimism                                                                           0.0000     4.1135
  clock uncertainty                                                                                       0.1000     4.2135
  library hold time                                                                     1.0000            0.1516     4.3651
  data required time                                                                                                 4.3651
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3651
  data arrival time                                                                                                 -2.9167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1959 
  total derate : arrival time                                                                             0.0909 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2867 

  slack (with derating applied) (VIOLATED)                                                               -1.4484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1616 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             4.8393                     2.5128 &   4.5128 r
  la_oenb[41] (net)                                      2   0.2847 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5128 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8467   4.8428   0.9500  -1.6287  -1.6351 &   2.8777 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1553   0.9500            0.0808 &   2.9585 r
  mprj/buf_i[105] (net)                                  2   0.0127 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0263   0.1553   0.9500  -0.0124  -0.0129 &   2.9456 r
  data arrival time                                                                                                  2.9456

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4218   1.0500   0.0000   0.7506 &   4.1368 r
  clock reconvergence pessimism                                                                           0.0000     4.1368
  clock uncertainty                                                                                       0.1000     4.2368
  library hold time                                                                     1.0000            0.1510     4.3878
  data required time                                                                                                 4.3878
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3878
  data arrival time                                                                                                 -2.9456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1970 
  total derate : arrival time                                                                             0.0903 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2873 

  slack (with derating applied) (VIOLATED)                                                               -1.4422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1549 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             4.9526                     2.5730 &   4.5730 r
  la_oenb[36] (net)                                      2   0.2915 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5730 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9117   4.9562   0.9500  -1.6967  -1.7049 &   2.8680 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1390   0.9500            0.0580 &   2.9260 r
  mprj/buf_i[100] (net)                                  1   0.0038 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1390   0.9500   0.0000   0.0000 &   2.9261 r
  data arrival time                                                                                                  2.9261

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4234   1.0500   0.0000   0.7276 &   4.1137 r
  clock reconvergence pessimism                                                                           0.0000     4.1137
  clock uncertainty                                                                                       0.1000     4.2137
  library hold time                                                                     1.0000            0.1517     4.3654
  data required time                                                                                                 4.3654
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3654
  data arrival time                                                                                                 -2.9261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1959 
  total derate : arrival time                                                                             0.0919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2878 

  slack (with derating applied) (VIOLATED)                                                               -1.4394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1516 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          4.4823                     2.3333 &   4.3333 r
  la_data_in[25] (net)                                   2   0.2640 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3333 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4158   4.4847   0.9500  -1.4475  -1.4599 &   2.8734 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1565   0.9500            0.1021 &   2.9755 r
  mprj/buf_i[153] (net)                                  2   0.0161 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0238   0.1565   0.9500  -0.0108  -0.0112 &   2.9643 r
  data arrival time                                                                                                  2.9643

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4226   1.0500   0.0000   0.7484 &   4.1345 r
  clock reconvergence pessimism                                                                           0.0000     4.1345
  clock uncertainty                                                                                       0.1000     4.2345
  library hold time                                                                     1.0000            0.1510     4.3855
  data required time                                                                                                 4.3855
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3855
  data arrival time                                                                                                 -2.9643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1969 
  total derate : arrival time                                                                             0.0815 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2783 

  slack (with derating applied) (VIOLATED)                                                               -1.4212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1428 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             4.6144                     2.4025 &   4.4025 r
  la_oenb[12] (net)                                      2   0.2719 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4025 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5440   4.6169   0.9500  -1.6077  -1.6256 &   2.7769 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1368   0.9500            0.0756 &   2.8526 r
  mprj/buf_i[76] (net)                                   1   0.0050 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1368   0.9500   0.0000   0.0001 &   2.8526 r
  data arrival time                                                                                                  2.8526

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4238   1.0500   0.0000   0.6313 &   4.0174 r
  clock reconvergence pessimism                                                                           0.0000     4.0174
  clock uncertainty                                                                                       0.1000     4.1174
  library hold time                                                                     1.0000            0.1518     4.2692
  data required time                                                                                                 4.2692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2692
  data arrival time                                                                                                 -2.8526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1913 
  total derate : arrival time                                                                             0.0877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2790 

  slack (with derating applied) (VIOLATED)                                                               -1.4166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1376 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          4.4842                     2.3376 &   4.3376 r
  la_data_in[23] (net)                                   2   0.2644 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3376 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4002   4.4863   0.9500  -1.4320  -1.4465 &   2.8911 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1351   0.9500            0.0815 &   2.9726 r
  mprj/buf_i[151] (net)                                  1   0.0050 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1351   0.9500   0.0000   0.0001 &   2.9726 r
  data arrival time                                                                                                  2.9726

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4257   1.0500   0.0000   0.7326 &   4.1188 r
  clock reconvergence pessimism                                                                           0.0000     4.1188
  clock uncertainty                                                                                       0.1000     4.2188
  library hold time                                                                     1.0000            0.1518     4.3706
  data required time                                                                                                 4.3706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3706
  data arrival time                                                                                                 -2.9726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3980

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1961 
  total derate : arrival time                                                                             0.0789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2750 

  slack (with derating applied) (VIOLATED)                                                               -1.3980 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1229 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             4.5567                     2.3675 &   4.3675 r
  la_oenb[14] (net)                                      2   0.2681 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3675 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4841   4.5597   0.9500  -1.5375  -1.5484 &   2.8191 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1402   0.9500            0.0822 &   2.9013 r
  mprj/buf_i[78] (net)                                   1   0.0071 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1402   0.9500   0.0000   0.0001 &   2.9014 r
  data arrival time                                                                                                  2.9014

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4265   1.0500   0.0000   0.6580 &   4.0441 r
  clock reconvergence pessimism                                                                           0.0000     4.0441
  clock uncertainty                                                                                       0.1000     4.1441
  library hold time                                                                     1.0000            0.1516     4.2957
  data required time                                                                                                 4.2957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2957
  data arrival time                                                                                                 -2.9014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2773 

  slack (with derating applied) (VIOLATED)                                                               -1.3943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1171 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                             4.8148                     2.4972 &   4.4972 r
  la_oenb[37] (net)                                      2   0.2831 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4972 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8476   4.8187   0.9500  -1.5940  -1.5965 &   2.9008 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1496   0.9500            0.0765 &   2.9773 r
  mprj/buf_i[101] (net)                                  2   0.0100 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1496   0.9500   0.0000   0.0001 &   2.9774 r
  data arrival time                                                                                                  2.9774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4236   1.0500   0.0000   0.7269 &   4.1131 r
  clock reconvergence pessimism                                                                           0.0000     4.1131
  clock uncertainty                                                                                       0.1000     4.2131
  library hold time                                                                     1.0000            0.1513     4.3643
  data required time                                                                                                 4.3643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3643
  data arrival time                                                                                                 -2.9774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1959 
  total derate : arrival time                                                                             0.0878 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2837 

  slack (with derating applied) (VIOLATED)                                                               -1.3870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1033 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.9649                     0.5262 &   2.5262 f
  io_in[19] (net)                                        2   0.0939 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5262 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.9654   0.9500   0.0000   0.0124 &   2.5386 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1095   0.9500            0.3891 &   2.9277 f
  mprj/buf_i[211] (net)                                  2   0.0255 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1095   0.9500   0.0000   0.0004 &   2.9281 f
  data arrival time                                                                                                  2.9281

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   1.0500   0.0000   0.5911 &   3.9773 r
  clock reconvergence pessimism                                                                           0.0000     3.9773
  clock uncertainty                                                                                       0.1000     4.0773
  library hold time                                                                     1.0000            0.2270     4.3043
  data required time                                                                                                 4.3043
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3043
  data arrival time                                                                                                 -2.9281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1894 
  total derate : arrival time                                                                             0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2105 

  slack (with derating applied) (VIOLATED)                                                               -1.3761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1656 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          4.6594                     2.4284 &   4.4284 r
  la_data_in[24] (net)                                   2   0.2747 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4284 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4932   4.6618   0.9500  -1.4701  -1.4823 &   2.9461 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1522   0.9500            0.0881 &   3.0342 r
  mprj/buf_i[152] (net)                                  2   0.0124 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0475   0.1522   0.9500  -0.0216  -0.0225 &   3.0117 r
  data arrival time                                                                                                  3.0117

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4246   1.0500   0.0000   0.7403 &   4.1264 r
  clock reconvergence pessimism                                                                           0.0000     4.1264
  clock uncertainty                                                                                       0.1000     4.2264
  library hold time                                                                     1.0000            0.1512     4.3776
  data required time                                                                                                 4.3776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3776
  data arrival time                                                                                                 -3.0117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1965 
  total derate : arrival time                                                                             0.0825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2789 

  slack (with derating applied) (VIOLATED)                                                               -1.3659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0869 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          3.9099                     2.0371 &   4.0371 r
  la_data_in[10] (net)                                   2   0.2302 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0371 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2491   3.9115   0.9500  -1.2727  -1.2869 &   2.7502 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1280   0.9500            0.1079 &   2.8581 r
  mprj/buf_i[138] (net)                                  1   0.0054 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1280   0.9500   0.0000   0.0001 &   2.8582 r
  data arrival time                                                                                                  2.8582

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4145   1.0500   0.0000   0.5642 &   3.9504 r
  clock reconvergence pessimism                                                                           0.0000     3.9504
  clock uncertainty                                                                                       0.1000     4.0504
  library hold time                                                                     1.0000            0.1521     4.2025
  data required time                                                                                                 4.2025
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2025
  data arrival time                                                                                                 -2.8582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1881 
  total derate : arrival time                                                                             0.0719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2600 

  slack (with derating applied) (VIOLATED)                                                               -1.3443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0843 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               4.6342                     2.4230 &   4.4230 r
  io_in[22] (net)                                        2   0.2738 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4230 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7791   4.6359   0.9500  -1.6117  -1.6389 &   2.7842 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1826   0.9500            0.1162 &   2.9004 r
  mprj/buf_i[214] (net)                                  2   0.0305 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0114   0.1826   0.9500  -0.0009  -0.0004 &   2.9000 r
  data arrival time                                                                                                  2.9000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6076 &   3.9938 r
  clock reconvergence pessimism                                                                           0.0000     3.9938
  clock uncertainty                                                                                       0.1000     4.0938
  library hold time                                                                     1.0000            0.1499     4.2437
  data required time                                                                                                 4.2437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2437
  data arrival time                                                                                                 -2.9000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1902 
  total derate : arrival time                                                                             0.0896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2798 

  slack (with derating applied) (VIOLATED)                                                               -1.3437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0639 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          4.6327                     2.4095 &   4.4095 r
  la_data_in[27] (net)                                   2   0.2728 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4095 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4248   4.6356   0.9500  -1.3967  -1.4008 &   3.0088 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1619   0.9500            0.0984 &   3.1072 r
  mprj/buf_i[155] (net)                                  2   0.0181 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0326   0.1619   0.9500  -0.0162  -0.0168 &   3.0904 r
  data arrival time                                                                                                  3.0904

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4106   1.0500   0.0000   0.7791 &   4.1652 r
  clock reconvergence pessimism                                                                           0.0000     4.1652
  clock uncertainty                                                                                       0.1000     4.2652
  library hold time                                                                     1.0000            0.1508     4.4160
  data required time                                                                                                 4.4160
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4160
  data arrival time                                                                                                 -3.0904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1983 
  total derate : arrival time                                                                             0.0793 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2776 

  slack (with derating applied) (VIOLATED)                                                               -1.3256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0480 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                               5.8591                     3.0590 &   5.0590 r
  io_in[10] (net)                                        2   0.3462 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0590 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8312   5.8624   0.9500  -2.2701  -2.3034 &   2.7556 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1931   0.9500            0.0584 &   2.8140 r
  mprj/buf_i[202] (net)                                  2   0.0269 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1931   0.9500   0.0000   0.0005 &   2.8145 r
  data arrival time                                                                                                  2.8145

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3953   1.0500   0.0000   0.5032 &   3.8893 r
  clock reconvergence pessimism                                                                           0.0000     3.8893
  clock uncertainty                                                                                       0.1000     3.9893
  library hold time                                                                     1.0000            0.1495     4.1389
  data required time                                                                                                 4.1389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1389
  data arrival time                                                                                                 -2.8145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1852 
  total derate : arrival time                                                                             0.1208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3060 

  slack (with derating applied) (VIOLATED)                                                               -1.3244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0183 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             4.6586                     2.4298 &   4.4298 r
  la_oenb[19] (net)                                      2   0.2748 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4298 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5053   4.6607   0.9500  -1.4843  -1.5002 &   2.9296 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1377   0.9500            0.0739 &   3.0036 r
  mprj/buf_i[83] (net)                                   1   0.0052 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1377   0.9500   0.0000   0.0001 &   3.0036 r
  data arrival time                                                                                                  3.0036

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4283   1.0500   0.0000   0.6815 &   4.0676 r
  clock reconvergence pessimism                                                                           0.0000     4.0676
  clock uncertainty                                                                                       0.1000     4.1676
  library hold time                                                                     1.0000            0.1517     4.3193
  data required time                                                                                                 4.3193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3193
  data arrival time                                                                                                 -3.0036
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1937 
  total derate : arrival time                                                                             0.0812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2749 

  slack (with derating applied) (VIOLATED)                                                               -1.3157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0409 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              5.4190                     2.8209 &   4.8209 r
  la_oenb[0] (net)                                       2   0.3195 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.8209 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3727   5.4227   0.9500  -1.9640  -1.9795 &   2.8414 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1453   0.9500            0.0370 &   2.8783 r
  mprj/buf_i[64] (net)                                   1   0.0038 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1453   0.9500   0.0000   0.0000 &   2.8784 r
  data arrival time                                                                                                  2.8784

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4093   1.0500   0.0000   0.5507 &   3.9368 r
  clock reconvergence pessimism                                                                           0.0000     3.9368
  clock uncertainty                                                                                       0.1000     4.0368
  library hold time                                                                     1.0000            0.1515     4.1883
  data required time                                                                                                 4.1883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1883
  data arrival time                                                                                                 -2.8784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.1045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2920 

  slack (with derating applied) (VIOLATED)                                                               -1.3100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0180 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          1.7319                     0.9458 &   2.9458 f
  la_data_in[20] (net)                                   2   0.1698 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9458 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5466   1.7348   0.9500  -0.3340  -0.3111 &   2.6347 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1051   0.9500            0.5002 &   3.1349 f
  mprj/buf_i[148] (net)                                  1   0.0047 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1051   0.9500   0.0000   0.0000 &   3.1349 f
  data arrival time                                                                                                  3.1349

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4281   1.0500   0.0000   0.6881 &   4.0743 r
  clock reconvergence pessimism                                                                           0.0000     4.0743
  clock uncertainty                                                                                       0.1000     4.1743
  library hold time                                                                     1.0000            0.2276     4.4019
  data required time                                                                                                 4.4019
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4019
  data arrival time                                                                                                 -3.1349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1940 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (VIOLATED)                                                               -1.2670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0278 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[19] (in)                                                          1.7553                     0.9585 &   2.9585 f
  la_data_in[19] (net)                                   2   0.1721 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9585 f
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6124   1.7582   0.9500  -0.3662  -0.3441 &   2.6144 f
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1063   0.9500            0.5047 &   3.1191 f
  mprj/buf_i[147] (net)                                  1   0.0052 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1063   0.9500   0.0000   0.0000 &   3.1191 f
  data arrival time                                                                                                  3.1191

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4279   1.0500   0.0000   0.6669 &   4.0530 r
  clock reconvergence pessimism                                                                           0.0000     4.0530
  clock uncertainty                                                                                       0.1000     4.1530
  library hold time                                                                     1.0000            0.2274     4.3805
  data required time                                                                                                 4.3805
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3805
  data arrival time                                                                                                 -3.1191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1930 
  total derate : arrival time                                                                             0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2400 

  slack (with derating applied) (VIOLATED)                                                               -1.2613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0213 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               1.1836                     0.6442 &   2.6442 f
  io_in[20] (net)                                        2   0.1153 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6442 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1846   0.9500   0.0000   0.0202 &   2.6644 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1158   0.9500            0.4301 &   3.0946 f
  mprj/buf_i[212] (net)                                  2   0.0250 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1158   0.9500   0.0000   0.0004 &   3.0950 f
  data arrival time                                                                                                  3.0950

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   1.0500   0.0000   0.5908 &   3.9769 r
  clock reconvergence pessimism                                                                           0.0000     3.9769
  clock uncertainty                                                                                       0.1000     4.0769
  library hold time                                                                     1.0000            0.2259     4.3028
  data required time                                                                                                 4.3028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3028
  data arrival time                                                                                                 -3.0950
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1894 
  total derate : arrival time                                                                             0.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2131 

  slack (with derating applied) (VIOLATED)                                                               -1.2078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9947 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               3.5603                     1.8591 &   3.8591 r
  io_in[21] (net)                                        2   0.2098 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8591 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5257   3.5611   0.9500  -0.9399  -0.9527 &   2.9064 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1588   0.9500            0.1546 &   3.0610 r
  mprj/buf_i[213] (net)                                  2   0.0250 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1588   0.9500   0.0000   0.0005 &   3.0614 r
  data arrival time                                                                                                  3.0614

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.5963 &   3.9824 r
  clock reconvergence pessimism                                                                           0.0000     3.9824
  clock uncertainty                                                                                       0.1000     4.0824
  library hold time                                                                     1.0000            0.1509     4.2334
  data required time                                                                                                 4.2334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2334
  data arrival time                                                                                                 -3.0614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1896 
  total derate : arrival time                                                                             0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2466 

  slack (with derating applied) (VIOLATED)                                                               -1.1719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9253 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               1.2765                     0.6984 &   2.6984 f
  io_in[18] (net)                                        2   0.1249 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6984 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0221   1.2774   0.9500  -0.0129   0.0059 &   2.7043 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1206   0.9500            0.4491 &   3.1534 f
  mprj/buf_i[210] (net)                                  2   0.0267 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1206   0.9500   0.0000   0.0004 &   3.1538 f
  data arrival time                                                                                                  3.1538

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   1.0500   0.0000   0.5912 &   3.9773 r
  clock reconvergence pessimism                                                                           0.0000     3.9773
  clock uncertainty                                                                                       0.1000     4.0773
  library hold time                                                                     1.0000            0.2251     4.3024
  data required time                                                                                                 4.3024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3024
  data arrival time                                                                                                 -3.1538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1894 
  total derate : arrival time                                                                             0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2147 

  slack (with derating applied) (VIOLATED)                                                               -1.1486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9338 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            5.4243                     2.7922 &   4.7922 r
  wbs_dat_i[7] (net)                                     2   0.3176 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7922 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -4.5239   5.4328   0.9500  -2.3309  -2.3316 &   2.4606 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1686   0.9500            0.0603 &   2.5208 r
  mprj/buf_i[7] (net)                                    2   0.0158 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0150   0.1686   0.9500  -0.0061  -0.0062 &   2.5146 r
  data arrival time                                                                                                  2.5146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2744   1.0500   0.0000   0.0173 &   3.4034 r
  clock reconvergence pessimism                                                                           0.0000     3.4034
  clock uncertainty                                                                                       0.1000     3.5034
  library hold time                                                                     1.0000            0.1512     3.6546
  data required time                                                                                                 3.6546
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6546
  data arrival time                                                                                                 -2.5146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.1261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2882 

  slack (with derating applied) (VIOLATED)                                                               -1.1400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8518 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          4.4646                     2.3042 &   4.3042 r
  la_data_in[51] (net)                                   2   0.2616 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3042 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9120   4.4699   0.9500  -1.1141  -1.0878 &   3.2164 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1368   0.9500            0.0841 &   3.3005 r
  mprj/buf_i[179] (net)                                  1   0.0060 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0394   0.1368   0.9500  -0.0172  -0.0180 &   3.2825 r
  data arrival time                                                                                                  3.2825

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4164   1.0500   0.0000   0.7690 &   4.1551 r
  clock reconvergence pessimism                                                                           0.0000     4.1551
  clock uncertainty                                                                                       0.1000     4.2551
  library hold time                                                                     1.0000            0.1518     4.4070
  data required time                                                                                                 4.4070
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4070
  data arrival time                                                                                                 -3.2825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1979 
  total derate : arrival time                                                                             0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2632 

  slack (with derating applied) (VIOLATED)                                                               -1.1245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8613 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               5.4704                     2.8155 &   4.8155 r
  io_in[30] (net)                                        2   0.3203 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8155 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9898   5.4786   0.9500  -1.7685  -1.7406 &   3.0749 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1781   0.9500            0.0661 &   3.1410 r
  mprj/buf_i[222] (net)                                  2   0.0210 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1781   0.9500   0.0000   0.0003 &   3.1413 r
  data arrival time                                                                                                  3.1413

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6264 &   4.0126 r
  clock reconvergence pessimism                                                                           0.0000     4.0126
  clock uncertainty                                                                                       0.1000     4.1126
  library hold time                                                                     1.0000            0.1501     4.2627
  data required time                                                                                                 4.2627
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2627
  data arrival time                                                                                                 -3.1413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1911 
  total derate : arrival time                                                                             0.0980 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2891 

  slack (with derating applied) (VIOLATED)                                                               -1.1214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8322 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           5.1679                     2.6927 &   4.6927 r
  la_data_in[3] (net)                                    2   0.3048 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6927 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7233   5.1709   0.9500  -1.6610  -1.6699 &   3.0228 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1529   0.9500            0.0595 &   3.0823 r
  mprj/buf_i[131] (net)                                  2   0.0093 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0102   0.1529   0.9500  -0.0025  -0.0026 &   3.0797 r
  data arrival time                                                                                                  3.0797

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4097   1.0500   0.0000   0.5500 &   3.9361 r
  clock reconvergence pessimism                                                                           0.0000     3.9361
  clock uncertainty                                                                                       0.1000     4.0361
  library hold time                                                                     1.0000            0.1512     4.1873
  data required time                                                                                                 4.1873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1873
  data arrival time                                                                                                 -3.0797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1874 
  total derate : arrival time                                                                             0.0902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2776 

  slack (with derating applied) (VIOLATED)                                                               -1.1076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8300 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          4.8466                     2.4966 &   4.4966 r
  la_data_in[60] (net)                                   2   0.2838 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4966 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2872   4.8535   0.9500  -1.3040  -1.2709 &   3.2257 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2034   0.9500            0.1226 &   3.3482 r
  mprj/buf_i[188] (net)                                  2   0.0413 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0950   0.2034   0.9500  -0.0497  -0.0514 &   3.2969 r
  data arrival time                                                                                                  3.2969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4258   1.0500   0.0000   0.7332 &   4.1193 r
  clock reconvergence pessimism                                                                           0.0000     4.1193
  clock uncertainty                                                                                       0.1000     4.2193
  library hold time                                                                     1.0000            0.1489     4.3683
  data required time                                                                                                 4.3683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3683
  data arrival time                                                                                                 -3.2969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2755 

  slack (with derating applied) (VIOLATED)                                                               -1.0714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7959 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[39] (in)                                                          2.2531                     1.2126 &   3.2126 f
  la_data_in[39] (net)                                   2   0.2219 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2126 f
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8288   2.2597   0.9500  -0.4694  -0.4257 &   2.7869 f
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1211   0.9500            0.5886 &   3.3755 f
  mprj/buf_i[167] (net)                                  1   0.0067 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1211   0.9500   0.0000   0.0001 &   3.3756 f
  data arrival time                                                                                                  3.3756

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4211   1.0500   0.0000   0.7337 &   4.1198 r
  clock reconvergence pessimism                                                                           0.0000     4.1198
  clock uncertainty                                                                                       0.1000     4.2198
  library hold time                                                                     1.0000            0.2249     4.4448
  data required time                                                                                                 4.4448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4448
  data arrival time                                                                                                 -3.3756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0692

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (VIOLATED)                                                               -1.0692 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8150 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               4.5453                     2.3468 &   4.3468 r
  io_in[28] (net)                                        2   0.2664 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3468 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1343   4.5503   0.9500  -1.2761  -1.2590 &   3.0878 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1643   0.9500            0.1052 &   3.1930 r
  mprj/buf_i[220] (net)                                  2   0.0202 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1643   0.9500   0.0000   0.0003 &   3.1932 r
  data arrival time                                                                                                  3.1932

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6179 &   4.0041 r
  clock reconvergence pessimism                                                                           0.0000     4.0041
  clock uncertainty                                                                                       0.1000     4.1041
  library hold time                                                                     1.0000            0.1507     4.2548
  data required time                                                                                                 4.2548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2548
  data arrival time                                                                                                 -3.1932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0615

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1907 
  total derate : arrival time                                                                             0.0736 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2643 

  slack (with derating applied) (VIOLATED)                                                               -1.0615 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7973 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          4.4581                     2.2999 &   4.2999 r
  la_data_in[52] (net)                                   2   0.2612 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2999 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8037   4.4637   0.9500  -1.0482  -1.0170 &   3.2829 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1330   0.9500            0.0807 &   3.3636 r
  mprj/buf_i[180] (net)                                  1   0.0041 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0100   0.1330   0.9500  -0.0008  -0.0008 &   3.3628 r
  data arrival time                                                                                                  3.3628

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7826 &   4.1688 r
  clock reconvergence pessimism                                                                           0.0000     4.1688
  clock uncertainty                                                                                       0.1000     4.2688
  library hold time                                                                     1.0000            0.1519     4.4207
  data required time                                                                                                 4.4207
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4207
  data arrival time                                                                                                 -3.3628
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2596 

  slack (with derating applied) (VIOLATED)                                                               -1.0578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7982 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.8485                     1.0129 &   3.0129 f
  la_data_in[11] (net)                                   2   0.1817 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0129 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4832   1.8508   0.9500  -0.2893  -0.2628 &   2.7501 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1068   0.9500            0.5181 &   3.2682 f
  mprj/buf_i[139] (net)                                  1   0.0041 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1068   0.9500   0.0000   0.0000 &   3.2682 f
  data arrival time                                                                                                  3.2682

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4213   1.0500   0.0000   0.6115 &   3.9976 r
  clock reconvergence pessimism                                                                           0.0000     3.9976
  clock uncertainty                                                                                       0.1000     4.0976
  library hold time                                                                     1.0000            0.2274     4.3250
  data required time                                                                                                 4.3250
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3250
  data arrival time                                                                                                 -3.2682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1904 
  total derate : arrival time                                                                             0.0439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2343 

  slack (with derating applied) (VIOLATED)                                                               -1.0568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8226 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.7384                     0.9477 &   2.9477 f
  la_oenb[28] (net)                                      2   0.1703 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9477 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1880   1.7417   0.9500  -0.0824  -0.0447 &   2.9030 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1328   0.9500            0.5294 &   3.4324 f
  mprj/buf_i[92] (net)                                   2   0.0252 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0560   0.1328   0.9500  -0.0054  -0.0053 &   3.4271 f
  data arrival time                                                                                                  3.4271

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4176   1.0500   0.0000   0.7666 &   4.1528 r
  clock reconvergence pessimism                                                                           0.0000     4.1528
  clock uncertainty                                                                                       0.1000     4.2528
  library hold time                                                                     1.0000            0.2230     4.4758
  data required time                                                                                                 4.4758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4758
  data arrival time                                                                                                 -3.4271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1978 
  total derate : arrival time                                                                             0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2322 

  slack (with derating applied) (VIOLATED)                                                               -1.0487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8165 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          1.7956                     0.9765 &   2.9765 f
  la_data_in[28] (net)                                   2   0.1757 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9765 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1883   1.7994   0.9500  -0.1074  -0.0660 &   2.9105 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1374   0.9500            0.5421 &   3.4525 f
  mprj/buf_i[156] (net)                                  2   0.0278 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0601   0.1374   0.9500  -0.0079  -0.0079 &   3.4446 f
  data arrival time                                                                                                  3.4446

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4133   1.0500   0.0000   0.7747 &   4.1609 r
  clock reconvergence pessimism                                                                           0.0000     4.1609
  clock uncertainty                                                                                       0.1000     4.2609
  library hold time                                                                     1.0000            0.2222     4.4831
  data required time                                                                                                 4.4831
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4831
  data arrival time                                                                                                 -3.4446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2349 

  slack (with derating applied) (VIOLATED)                                                               -1.0384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8035 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[48] (in)                                                          4.0577                     2.0942 &   4.0942 r
  la_data_in[48] (net)                                   2   0.2376 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0942 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3889   4.0622   0.9500  -0.8387  -0.8081 &   3.2861 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1418   0.9500            0.1122 &   3.3984 r
  mprj/buf_i[176] (net)                                  2   0.0112 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0321   0.1418   0.9500  -0.0153  -0.0159 &   3.3824 r
  data arrival time                                                                                                  3.3824

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7825 &   4.1686 r
  clock reconvergence pessimism                                                                           0.0000     4.1686
  clock uncertainty                                                                                       0.1000     4.2686
  library hold time                                                                     1.0000            0.1515     4.4202
  data required time                                                                                                 4.4202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4202
  data arrival time                                                                                                 -3.3824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0524 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2509 

  slack (with derating applied) (VIOLATED)                                                               -1.0377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7868 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          2.2549                     1.2147 &   3.2147 f
  la_data_in[44] (net)                                   2   0.2222 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2147 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6809   2.2614   0.9500  -0.4086  -0.3624 &   2.8524 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1293   0.9500            0.5969 &   3.4492 f
  mprj/buf_i[172] (net)                                  2   0.0114 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0091   0.1293   0.9500  -0.0007  -0.0007 &   3.4486 f
  data arrival time                                                                                                  3.4486

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4134   1.0500   0.0000   0.7744 &   4.1606 r
  clock reconvergence pessimism                                                                           0.0000     4.1606
  clock uncertainty                                                                                       0.1000     4.2606
  library hold time                                                                     1.0000            0.2236     4.4842
  data required time                                                                                                 4.4842
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4842
  data arrival time                                                                                                 -3.4486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2535 

  slack (with derating applied) (VIOLATED)                                                               -1.0356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7821 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               5.1977                     2.7085 &   4.7085 r
  io_in[15] (net)                                        2   0.3066 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7085 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8271   5.2005   0.9500  -1.6253  -1.6322 &   3.0763 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1801   0.9500            0.0832 &   3.1595 r
  mprj/buf_i[207] (net)                                  2   0.0245 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1801   0.9500   0.0000   0.0004 &   3.1599 r
  data arrival time                                                                                                  3.1599

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3959   1.0500   0.0000   0.5466 &   3.9327 r
  clock reconvergence pessimism                                                                           0.0000     3.9327
  clock uncertainty                                                                                       0.1000     4.0327
  library hold time                                                                     1.0000            0.1501     4.1828
  data required time                                                                                                 4.1828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1828
  data arrival time                                                                                                 -3.1599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1873 
  total derate : arrival time                                                                             0.0896 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2769 

  slack (with derating applied) (VIOLATED)                                                               -1.0229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7461 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          2.2237                     1.1986 &   3.1986 f
  la_data_in[42] (net)                                   2   0.2191 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1986 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6595   2.2301   0.9500  -0.3879  -0.3424 &   2.8562 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1289   0.9500            0.5923 &   3.4485 f
  mprj/buf_i[170] (net)                                  2   0.0116 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0075   0.1289   0.9500  -0.0006  -0.0005 &   3.4480 f
  data arrival time                                                                                                  3.4480

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4225   1.0500   0.0000   0.7487 &   4.1348 r
  clock reconvergence pessimism                                                                           0.0000     4.1348
  clock uncertainty                                                                                       0.1000     4.2348
  library hold time                                                                     1.0000            0.2236     4.4584
  data required time                                                                                                 4.4584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4584
  data arrival time                                                                                                 -3.4480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1969 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2509 

  slack (with derating applied) (VIOLATED)                                                               -1.0104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7595 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.9599                     1.0714 &   3.0714 f
  la_data_in[29] (net)                                   2   0.1925 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0714 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3682   1.9632   0.9500  -0.2039  -0.1672 &   2.9042 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1242   0.9500            0.5510 &   3.4552 f
  mprj/buf_i[157] (net)                                  2   0.0129 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0234   0.1242   0.9500  -0.0023  -0.0023 &   3.4529 f
  data arrival time                                                                                                  3.4529

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4211   1.0500   0.0000   0.7519 &   4.1381 r
  clock reconvergence pessimism                                                                           0.0000     4.1381
  clock uncertainty                                                                                       0.1000     4.2381
  library hold time                                                                     1.0000            0.2244     4.4625
  data required time                                                                                                 4.4625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4625
  data arrival time                                                                                                 -3.4529
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1971 
  total derate : arrival time                                                                             0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2388 

  slack (with derating applied) (VIOLATED)                                                               -1.0096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7707 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             3.5385                     1.8334 &   3.8334 r
  la_oenb[10] (net)                                      2   0.2075 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8334 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1418   3.5408   0.9500  -0.7274  -0.7127 &   3.1207 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   0.9500            0.1209 &   3.2415 r
  mprj/buf_i[74] (net)                                   1   0.0034 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1190   0.9500   0.0000   0.0000 &   3.2415 r
  data arrival time                                                                                                  3.2415

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4212   1.0500   0.0000   0.6110 &   3.9972 r
  clock reconvergence pessimism                                                                           0.0000     3.9972
  clock uncertainty                                                                                       0.1000     4.0972
  library hold time                                                                     1.0000            0.1524     4.2496
  data required time                                                                                                 4.2496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2496
  data arrival time                                                                                                 -3.2415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1903 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2358 

  slack (with derating applied) (VIOLATED)                                                               -1.0081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7723 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                               5.7904                     3.0028 &   5.0028 r
  io_in[24] (net)                                        2   0.3407 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0028 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1748   5.7957   0.9500  -1.8154  -1.8036 &   3.1992 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1997   0.9500            0.0680 &   3.2671 r
  mprj/buf_i[216] (net)                                  2   0.0313 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0446   0.1997   0.9500  -0.0238  -0.0244 &   3.2427 r
  data arrival time                                                                                                  3.2427

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6081 &   3.9942 r
  clock reconvergence pessimism                                                                           0.0000     3.9942
  clock uncertainty                                                                                       0.1000     4.0942
  library hold time                                                                     1.0000            0.1492     4.2434
  data required time                                                                                                 4.2434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2434
  data arrival time                                                                                                 -3.2427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1902 
  total derate : arrival time                                                                             0.1010 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2912 

  slack (with derating applied) (VIOLATED)                                                               -1.0007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7095 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[47] (in)                                                          4.0270                     2.0787 &   4.0787 r
  la_data_in[47] (net)                                   2   0.2358 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0787 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3173   4.0315   0.9500  -0.7853  -0.7531 &   3.3255 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1572   0.9500            0.1275 &   3.4530 r
  mprj/buf_i[175] (net)                                  2   0.0201 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0579   0.1572   0.9500  -0.0278  -0.0289 &   3.4241 r
  data arrival time                                                                                                  3.4241

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7838 &   4.1700 r
  clock reconvergence pessimism                                                                           0.0000     4.1700
  clock uncertainty                                                                                       0.1000     4.2700
  library hold time                                                                     1.0000            0.1509     4.4209
  data required time                                                                                                 4.4209
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4209
  data arrival time                                                                                                 -3.4241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2497 

  slack (with derating applied) (VIOLATED)                                                               -0.9967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7470 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          4.3948                     2.2668 &   4.2668 r
  la_data_in[50] (net)                                   2   0.2574 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2668 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6636   4.4002   0.9500  -0.9673  -0.9337 &   3.3331 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1467   0.9500            0.0977 &   3.4309 r
  mprj/buf_i[178] (net)                                  2   0.0114 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0332   0.1467   0.9500  -0.0154  -0.0161 &   3.4148 r
  data arrival time                                                                                                  3.4148

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4160   1.0500   0.0000   0.7697 &   4.1559 r
  clock reconvergence pessimism                                                                           0.0000     4.1559
  clock uncertainty                                                                                       0.1000     4.2559
  library hold time                                                                     1.0000            0.1514     4.4073
  data required time                                                                                                 4.4073
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4073
  data arrival time                                                                                                 -3.4148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1979 
  total derate : arrival time                                                                             0.0586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2565 

  slack (with derating applied) (VIOLATED)                                                               -0.9925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7360 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          4.7803                     2.4652 &   4.4652 r
  la_data_in[54] (net)                                   2   0.2801 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4652 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9554   4.7865   0.9500  -1.1288  -1.0922 &   3.3730 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1567   0.9500            0.0855 &   3.4585 r
  mprj/buf_i[182] (net)                                  2   0.0138 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0492   0.1567   0.9500  -0.0229  -0.0239 &   3.4346 r
  data arrival time                                                                                                  3.4346

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7831 &   4.1692 r
  clock reconvergence pessimism                                                                           0.0000     4.1692
  clock uncertainty                                                                                       0.1000     4.2692
  library hold time                                                                     1.0000            0.1509     4.4201
  data required time                                                                                                 4.4201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4201
  data arrival time                                                                                                 -3.4346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2655 

  slack (with derating applied) (VIOLATED)                                                               -0.9855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7200 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.7140                     0.9409 &   2.9409 f
  io_in[17] (net)                                        2   0.1685 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9409 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2629   1.7155   0.9500  -0.1760  -0.1532 &   2.7878 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1342   0.9500            0.5273 &   3.3151 f
  mprj/buf_i[209] (net)                                  2   0.0272 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1342   0.9500   0.0000   0.0005 &   3.3155 f
  data arrival time                                                                                                  3.3155

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4102   1.0500   0.0000   0.5913 &   3.9774 r
  clock reconvergence pessimism                                                                           0.0000     3.9774
  clock uncertainty                                                                                       0.1000     4.0774
  library hold time                                                                     1.0000            0.2228     4.3002
  data required time                                                                                                 4.3002
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3002
  data arrival time                                                                                                 -3.3155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1894 
  total derate : arrival time                                                                             0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2276 

  slack (with derating applied) (VIOLATED)                                                               -0.9847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7570 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.7030                     0.9261 &   2.9261 f
  la_oenb[29] (net)                                      2   0.1665 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9261 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7065   0.9500   0.0000   0.0431 &   2.9691 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1179   0.9500            0.5095 &   3.4786 f
  mprj/buf_i[93] (net)                                   2   0.0133 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0334   0.1179   0.9500  -0.0032  -0.0032 &   3.4754 f
  data arrival time                                                                                                  3.4754

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4226   1.0500   0.0000   0.7482 &   4.1344 r
  clock reconvergence pessimism                                                                           0.0000     4.1344
  clock uncertainty                                                                                       0.1000     4.2344
  library hold time                                                                     1.0000            0.2255     4.4599
  data required time                                                                                                 4.4599
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4599
  data arrival time                                                                                                 -3.4754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1969 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2261 

  slack (with derating applied) (VIOLATED)                                                               -0.9844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7583 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[49] (in)                                                          4.1997                     2.1646 &   4.1646 r
  la_data_in[49] (net)                                   2   0.2458 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1646 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4922   4.2049   0.9500  -0.8597  -0.8241 &   3.3405 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1484   0.9500            0.1104 &   3.4509 r
  mprj/buf_i[177] (net)                                  2   0.0135 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0229   0.1484   0.9500  -0.0103  -0.0107 &   3.4402 r
  data arrival time                                                                                                  3.4402

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7834 &   4.1696 r
  clock reconvergence pessimism                                                                           0.0000     4.1696
  clock uncertainty                                                                                       0.1000     4.2696
  library hold time                                                                     1.0000            0.1513     4.4208
  data required time                                                                                                 4.4208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4208
  data arrival time                                                                                                 -3.4402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2520 

  slack (with derating applied) (VIOLATED)                                                               -0.9806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7286 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.8575                     1.0154 &   3.0154 f
  la_data_in[14] (net)                                   2   0.1823 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0154 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2597   1.8605   0.9500  -0.1788  -0.1442 &   2.8712 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1096   0.9500            0.5222 &   3.3934 f
  mprj/buf_i[142] (net)                                  1   0.0056 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1096   0.9500   0.0000   0.0001 &   3.3935 f
  data arrival time                                                                                                  3.3935

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4265   1.0500   0.0000   0.6586 &   4.0448 r
  clock reconvergence pessimism                                                                           0.0000     4.0448
  clock uncertainty                                                                                       0.1000     4.1448
  library hold time                                                                     1.0000            0.2269     4.3716
  data required time                                                                                                 4.3716
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3716
  data arrival time                                                                                                 -3.3935
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2313 

  slack (with derating applied) (VIOLATED)                                                               -0.9782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7468 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          2.3527                     1.2625 &   3.2625 f
  la_data_in[45] (net)                                   2   0.2316 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2625 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6910   2.3604   0.9500  -0.4224  -0.3698 &   2.8927 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1393   0.9500            0.6196 &   3.5123 f
  mprj/buf_i[173] (net)                                  2   0.0167 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0059   0.1393   0.9500  -0.0005  -0.0003 &   3.5120 f
  data arrival time                                                                                                  3.5120

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7820 &   4.1681 r
  clock reconvergence pessimism                                                                           0.0000     4.1681
  clock uncertainty                                                                                       0.1000     4.2681
  library hold time                                                                     1.0000            0.2217     4.4899
  data required time                                                                                                 4.4899
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4899
  data arrival time                                                                                                 -3.5120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2561 

  slack (with derating applied) (VIOLATED)                                                               -0.9779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7217 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          1.9059                     1.0366 &   3.0366 f
  la_data_in[30] (net)                                   2   0.1866 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0366 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2122   1.9100   0.9500  -0.1259  -0.0830 &   2.9536 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1195   0.9500            0.5391 &   3.4926 f
  mprj/buf_i[158] (net)                                  1   0.0110 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0662   0.1195   0.9500  -0.0105  -0.0109 &   3.4817 f
  data arrival time                                                                                                  3.4817

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4231   1.0500   0.0000   0.7464 &   4.1326 r
  clock reconvergence pessimism                                                                           0.0000     4.1326
  clock uncertainty                                                                                       0.1000     4.2326
  library hold time                                                                     1.0000            0.2252     4.4578
  data required time                                                                                                 4.4578
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4578
  data arrival time                                                                                                 -3.4817
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2346 

  slack (with derating applied) (VIOLATED)                                                               -0.9761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7415 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          1.9956                     1.0869 &   3.0869 f
  la_data_in[33] (net)                                   2   0.1956 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0869 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2782   1.9998   0.9500  -0.2035  -0.1628 &   2.9240 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1143   0.9500            0.5463 &   3.4703 f
  mprj/buf_i[161] (net)                                  1   0.0065 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1143   0.9500   0.0000   0.0001 &   3.4704 f
  data arrival time                                                                                                  3.4704

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4224   1.0500   0.0000   0.7305 &   4.1166 r
  clock reconvergence pessimism                                                                           0.0000     4.1166
  clock uncertainty                                                                                       0.1000     4.2166
  library hold time                                                                     1.0000            0.2261     4.4427
  data required time                                                                                                 4.4427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4427
  data arrival time                                                                                                 -3.4704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2376 

  slack (with derating applied) (VIOLATED)                                                               -0.9723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7347 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             1.7381                     0.9463 &   2.9463 f
  la_oenb[32] (net)                                      2   0.1701 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9463 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0589   1.7413   0.9500  -0.0105   0.0325 &   2.9788 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1053   0.9500            0.5014 &   3.4803 f
  mprj/buf_i[96] (net)                                   1   0.0048 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0060   0.1053   0.9500  -0.0005  -0.0005 &   3.4798 f
  data arrival time                                                                                                  3.4798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4223   1.0500   0.0000   0.7306 &   4.1168 r
  clock reconvergence pessimism                                                                           0.0000     4.1168
  clock uncertainty                                                                                       0.1000     4.2168
  library hold time                                                                     1.0000            0.2276     4.4444
  data required time                                                                                                 4.4444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4444
  data arrival time                                                                                                 -3.4798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2253 

  slack (with derating applied) (VIOLATED)                                                               -0.9646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7393 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          4.7065                     2.4256 &   4.4256 r
  la_data_in[55] (net)                                   2   0.2756 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4256 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8207   4.7128   0.9500  -1.0744  -1.0351 &   3.3905 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1696   0.9500            0.1008 &   3.4914 r
  mprj/buf_i[183] (net)                                  2   0.0221 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0731   0.1696   0.9500  -0.0344  -0.0358 &   3.4556 r
  data arrival time                                                                                                  3.4556

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7831 &   4.1693 r
  clock reconvergence pessimism                                                                           0.0000     4.1693
  clock uncertainty                                                                                       0.1000     4.2693
  library hold time                                                                     1.0000            0.1503     4.4196
  data required time                                                                                                 4.4196
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4196
  data arrival time                                                                                                 -3.4556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2642 

  slack (with derating applied) (VIOLATED)                                                               -0.9641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6999 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             2.0943                     1.1318 &   3.1318 f
  la_oenb[38] (net)                                      2   0.2064 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1318 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4428   2.0996   0.9500  -0.2590  -0.2134 &   2.9183 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1184   0.9500            0.5642 &   3.4825 f
  mprj/buf_i[102] (net)                                  1   0.0074 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0448   0.1184   0.9500  -0.0040  -0.0041 &   3.4784 f
  data arrival time                                                                                                  3.4784

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4223   1.0500   0.0000   0.7307 &   4.1169 r
  clock reconvergence pessimism                                                                           0.0000     4.1169
  clock uncertainty                                                                                       0.1000     4.2169
  library hold time                                                                     1.0000            0.2254     4.4423
  data required time                                                                                                 4.4423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4423
  data arrival time                                                                                                 -3.4784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9639

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2420 

  slack (with derating applied) (VIOLATED)                                                               -0.9639 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7219 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             1.8304                     0.9960 &   2.9960 f
  la_oenb[27] (net)                                      2   0.1792 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9960 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1625   1.8343   0.9500  -0.0466  -0.0024 &   2.9936 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1257   0.9500            0.5350 &   3.5286 f
  mprj/buf_i[91] (net)                                   2   0.0168 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0215   0.1257   0.9500  -0.0021  -0.0020 &   3.5266 f
  data arrival time                                                                                                  3.5266

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4133   1.0500   0.0000   0.7747 &   4.1609 r
  clock reconvergence pessimism                                                                           0.0000     4.1609
  clock uncertainty                                                                                       0.1000     4.2609
  library hold time                                                                     1.0000            0.2242     4.4851
  data required time                                                                                                 4.4851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4851
  data arrival time                                                                                                 -3.5266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2312 

  slack (with derating applied) (VIOLATED)                                                               -0.9585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7273 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             1.7720                     0.9645 &   2.9645 f
  la_oenb[31] (net)                                      2   0.1734 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9645 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0870   1.7755   0.9500  -0.0316   0.0117 &   2.9762 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1184   0.9500            0.5194 &   3.4956 f
  mprj/buf_i[95] (net)                                   2   0.0125 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1184   0.9500   0.0000   0.0001 &   3.4958 f
  data arrival time                                                                                                  3.4958

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4223   1.0500   0.0000   0.7307 &   4.1169 r
  clock reconvergence pessimism                                                                           0.0000     4.1169
  clock uncertainty                                                                                       0.1000     4.2169
  library hold time                                                                     1.0000            0.2254     4.4423
  data required time                                                                                                 4.4423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4423
  data arrival time                                                                                                 -3.4958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2273 

  slack (with derating applied) (VIOLATED)                                                               -0.9465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7192 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              1.8688                     1.0210 &   3.0210 f
  la_oenb[8] (net)                                       2   0.1834 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.0210 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4056   1.8719   0.9500  -0.2425  -0.2096 &   2.8114 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1069   0.9500            0.5211 &   3.3325 f
  mprj/buf_i[72] (net)                                   1   0.0038 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1069   0.9500   0.0000   0.0000 &   3.3325 f
  data arrival time                                                                                                  3.3325

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4145   1.0500   0.0000   0.5642 &   3.9504 r
  clock reconvergence pessimism                                                                           0.0000     3.9504
  clock uncertainty                                                                                       0.1000     4.0504
  library hold time                                                                     1.0000            0.2274     4.2778
  data required time                                                                                                 4.2778
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2778
  data arrival time                                                                                                 -3.3325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1881 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2300 

  slack (with derating applied) (VIOLATED)                                                               -0.9453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7152 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          2.0306                     1.0971 &   3.0971 f
  la_data_in[43] (net)                                   2   0.2001 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0971 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2508   2.0357   0.9500  -0.1555  -0.1066 &   2.9905 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1375   0.9500            0.5747 &   3.5652 f
  mprj/buf_i[171] (net)                                  2   0.0223 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0761   0.1375   0.9500  -0.0170  -0.0176 &   3.5476 f
  data arrival time                                                                                                  3.5476

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4134   1.0500   0.0000   0.7746 &   4.1607 r
  clock reconvergence pessimism                                                                           0.0000     4.1607
  clock uncertainty                                                                                       0.1000     4.2607
  library hold time                                                                     1.0000            0.2222     4.4829
  data required time                                                                                                 4.4829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4829
  data arrival time                                                                                                 -3.5476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2400 

  slack (with derating applied) (VIOLATED)                                                               -0.9353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6953 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.6665                     0.9103 &   2.9103 f
  la_oenb[17] (net)                                      2   0.1634 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9103 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6690   0.9500   0.0000   0.0373 &   2.9477 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1029   0.9500            0.4890 &   3.4366 f
  mprj/buf_i[81] (net)                                   1   0.0044 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1029   0.9500   0.0000   0.0000 &   3.4366 f
  data arrival time                                                                                                  3.4366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4266   1.0500   0.0000   0.6569 &   4.0431 r
  clock reconvergence pessimism                                                                           0.0000     4.0431
  clock uncertainty                                                                                       0.1000     4.1431
  library hold time                                                                     1.0000            0.2280     4.3711
  data required time                                                                                                 4.3711
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3711
  data arrival time                                                                                                 -3.4366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1925 
  total derate : arrival time                                                                             0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2202 

  slack (with derating applied) (VIOLATED)                                                               -0.9344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7142 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          1.6554                     0.9011 &   2.9011 f
  la_data_in[18] (net)                                   2   0.1619 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9011 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6585   0.9500   0.0000   0.0408 &   2.9419 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1028   0.9500            0.4874 &   3.4293 f
  mprj/buf_i[146] (net)                                  1   0.0045 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1028   0.9500   0.0000   0.0000 &   3.4293 f
  data arrival time                                                                                                  3.4293

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4259   1.0500   0.0000   0.6494 &   4.0356 r
  clock reconvergence pessimism                                                                           0.0000     4.0356
  clock uncertainty                                                                                       0.1000     4.1356
  library hold time                                                                     1.0000            0.2280     4.3636
  data required time                                                                                                 4.3636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3636
  data arrival time                                                                                                 -3.4293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9342

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1922 
  total derate : arrival time                                                                             0.0278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2200 

  slack (with derating applied) (VIOLATED)                                                               -0.9342 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7143 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          1.8655                     1.0155 &   3.0155 f
  la_data_in[31] (net)                                   2   0.1827 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0155 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1133   1.8694   0.9500  -0.0646  -0.0198 &   2.9957 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1175   0.9500            0.5314 &   3.5271 f
  mprj/buf_i[159] (net)                                  2   0.0104 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0154   0.1175   0.9500  -0.0014  -0.0014 &   3.5257 f
  data arrival time                                                                                                  3.5257

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4245   1.0500   0.0000   0.7409 &   4.1270 r
  clock reconvergence pessimism                                                                           0.0000     4.1270
  clock uncertainty                                                                                       0.1000     4.2270
  library hold time                                                                     1.0000            0.2255     4.4526
  data required time                                                                                                 4.4526
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4526
  data arrival time                                                                                                 -3.5257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1965 
  total derate : arrival time                                                                             0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2303 

  slack (with derating applied) (VIOLATED)                                                               -0.9269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6966 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[43] (in)                                                             2.1889                     1.1801 &   3.1801 f
  la_oenb[43] (net)                                      2   0.2157 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1801 f
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3911   2.1948   0.9500  -0.2494  -0.1978 &   2.9823 f
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1346   0.9500            0.5934 &   3.5757 f
  mprj/buf_i[107] (net)                                  2   0.0160 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0073   0.1346   0.9500  -0.0006  -0.0004 &   3.5752 f
  data arrival time                                                                                                  3.5752

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4134   1.0500   0.0000   0.7746 &   4.1607 r
  clock reconvergence pessimism                                                                           0.0000     4.1607
  clock uncertainty                                                                                       0.1000     4.2607
  library hold time                                                                     1.0000            0.2227     4.4834
  data required time                                                                                                 4.4834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4834
  data arrival time                                                                                                 -3.5752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.0471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2452 

  slack (with derating applied) (VIOLATED)                                                               -0.9081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6629 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          4.0578                     2.0943 &   4.0943 r
  la_data_in[46] (net)                                   2   0.2376 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0943 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2350   4.0622   0.9500  -0.7305  -0.6953 &   3.3990 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1453   0.9500            0.1155 &   3.5144 r
  mprj/buf_i[174] (net)                                  2   0.0129 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1453   0.9500   0.0000   0.0001 &   3.5146 r
  data arrival time                                                                                                  3.5146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7818 &   4.1679 r
  clock reconvergence pessimism                                                                           0.0000     4.1679
  clock uncertainty                                                                                       0.1000     4.2679
  library hold time                                                                     1.0000            0.1514     4.4193
  data required time                                                                                                 4.4193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4193
  data arrival time                                                                                                 -3.5146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2449 

  slack (with derating applied) (VIOLATED)                                                               -0.9047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6599 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              1.8219                     0.9933 &   2.9933 f
  la_oenb[9] (net)                                       2   0.1785 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.9933 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3023   1.8251   0.9500  -0.1937  -0.1584 &   2.8349 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1051   0.9500            0.5128 &   3.3477 f
  mprj/buf_i[73] (net)                                   1   0.0034 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1051   0.9500   0.0000   0.0000 &   3.3477 f
  data arrival time                                                                                                  3.3477

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4107   1.0500   0.0000   0.5383 &   3.9245 r
  clock reconvergence pessimism                                                                           0.0000     3.9245
  clock uncertainty                                                                                       0.1000     4.0245
  library hold time                                                                     1.0000            0.2277     4.2522
  data required time                                                                                                 4.2522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2522
  data arrival time                                                                                                 -3.3477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1869 
  total derate : arrival time                                                                             0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2259 

  slack (with derating applied) (VIOLATED)                                                               -0.9045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6786 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          2.0889                     1.1273 &   3.1273 f
  la_data_in[38] (net)                                   2   0.2058 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1273 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3413   2.0944   0.9500  -0.2056  -0.1557 &   2.9716 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1242   0.9500            0.5691 &   3.5407 f
  mprj/buf_i[166] (net)                                  2   0.0109 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0087   0.1242   0.9500  -0.0007  -0.0006 &   3.5401 f
  data arrival time                                                                                                  3.5401

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4224   1.0500   0.0000   0.7305 &   4.1166 r
  clock reconvergence pessimism                                                                           0.0000     4.1166
  clock uncertainty                                                                                       0.1000     4.2166
  library hold time                                                                     1.0000            0.2244     4.4410
  data required time                                                                                                 4.4410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4410
  data arrival time                                                                                                 -3.5401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2395 

  slack (with derating applied) (VIOLATED)                                                               -0.9010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6615 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             2.2548                     1.2130 &   3.2130 f
  la_oenb[49] (net)                                      2   0.2220 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2130 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4701   2.2616   0.9500  -0.2811  -0.2262 &   2.9868 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1360   0.9500            0.6035 &   3.5903 f
  mprj/buf_i[113] (net)                                  2   0.0158 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0346   0.1360   0.9500  -0.0033  -0.0033 &   3.5870 f
  data arrival time                                                                                                  3.5870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4106   1.0500   0.0000   0.7791 &   4.1652 r
  clock reconvergence pessimism                                                                           0.0000     4.1652
  clock uncertainty                                                                                       0.1000     4.2652
  library hold time                                                                     1.0000            0.2225     4.4877
  data required time                                                                                                 4.4877
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4877
  data arrival time                                                                                                 -3.5870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1983 
  total derate : arrival time                                                                             0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2480 

  slack (with derating applied) (VIOLATED)                                                               -0.9006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6527 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             2.0079                     1.0910 &   3.0910 f
  la_oenb[30] (net)                                      2   0.1965 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0910 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2128   2.0121   0.9500  -0.1375  -0.0919 &   2.9991 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1221   0.9500            0.5557 &   3.5548 f
  mprj/buf_i[94] (net)                                   2   0.0109 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0147   0.1221   0.9500  -0.0013  -0.0013 &   3.5535 f
  data arrival time                                                                                                  3.5535

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4243   1.0500   0.0000   0.7416 &   4.1277 r
  clock reconvergence pessimism                                                                           0.0000     4.1277
  clock uncertainty                                                                                       0.1000     4.2277
  library hold time                                                                     1.0000            0.2247     4.4525
  data required time                                                                                                 4.4525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4525
  data arrival time                                                                                                 -3.5535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1966 
  total derate : arrival time                                                                             0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2355 

  slack (with derating applied) (VIOLATED)                                                               -0.8989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6634 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          4.6587                     2.4019 &   4.4019 r
  la_data_in[57] (net)                                   2   0.2729 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4019 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8034   4.6647   0.9500  -1.0436  -1.0041 &   3.3978 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1755   0.9500            0.1086 &   3.5064 r
  mprj/buf_i[185] (net)                                  2   0.0260 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0525   0.1755   0.9500  -0.0257  -0.0266 &   3.4798 r
  data arrival time                                                                                                  3.4798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4245   1.0500   0.0000   0.7409 &   4.1270 r
  clock reconvergence pessimism                                                                           0.0000     4.1270
  clock uncertainty                                                                                       0.1000     4.2270
  library hold time                                                                     1.0000            0.1501     4.3772
  data required time                                                                                                 4.3772
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3772
  data arrival time                                                                                                 -3.4798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1965 
  total derate : arrival time                                                                             0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2606 

  slack (with derating applied) (VIOLATED)                                                               -0.8973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6368 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             2.0560                     1.1252 &   3.1252 f
  la_oenb[34] (net)                                      2   0.2021 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1252 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2969   2.0594   0.9500  -0.1787  -0.1374 &   2.9879 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1150   0.9500            0.5552 &   3.5431 f
  mprj/buf_i[98] (net)                                   1   0.0060 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1150   0.9500   0.0000   0.0001 &   3.5432 f
  data arrival time                                                                                                  3.5432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4255   1.0500   0.0000   0.7204 &   4.1066 r
  clock reconvergence pessimism                                                                           0.0000     4.1066
  clock uncertainty                                                                                       0.1000     4.2066
  library hold time                                                                     1.0000            0.2259     4.4325
  data required time                                                                                                 4.4325
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4325
  data arrival time                                                                                                 -3.5432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1956 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2364 

  slack (with derating applied) (VIOLATED)                                                               -0.8894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6530 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          2.1032                     1.1348 &   3.1348 f
  la_data_in[41] (net)                                   2   0.2072 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1348 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3145   2.1088   0.9500  -0.1974  -0.1469 &   2.9879 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1252   0.9500            0.5721 &   3.5600 f
  mprj/buf_i[169] (net)                                  2   0.0112 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0193   0.1252   0.9500  -0.0018  -0.0018 &   3.5583 f
  data arrival time                                                                                                  3.5583

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4203   1.0500   0.0000   0.7355 &   4.1217 r
  clock reconvergence pessimism                                                                           0.0000     4.1217
  clock uncertainty                                                                                       0.1000     4.2217
  library hold time                                                                     1.0000            0.2242     4.4459
  data required time                                                                                                 4.4459
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4459
  data arrival time                                                                                                 -3.5583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1963 
  total derate : arrival time                                                                             0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2395 

  slack (with derating applied) (VIOLATED)                                                               -0.8877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6482 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             1.8626                     1.0109 &   3.0109 f
  la_oenb[42] (net)                                      2   0.1821 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0109 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8672   0.9500   0.0000   0.0519 &   3.0628 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1229   0.9500            0.5366 &   3.5995 f
  mprj/buf_i[106] (net)                                  2   0.0138 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0057   0.1229   0.9500  -0.0005  -0.0003 &   3.5991 f
  data arrival time                                                                                                  3.5991

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4165   1.0500   0.0000   0.7689 &   4.1551 r
  clock reconvergence pessimism                                                                           0.0000     4.1551
  clock uncertainty                                                                                       0.1000     4.2551
  library hold time                                                                     1.0000            0.2247     4.4797
  data required time                                                                                                 4.4797
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4797
  data arrival time                                                                                                 -3.5991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1979 
  total derate : arrival time                                                                             0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2289 

  slack (with derating applied) (VIOLATED)                                                               -0.8806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6517 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[6] (in)                                                              3.6020                     1.8692 &   3.8692 r
  la_oenb[6] (net)                                       2   0.2115 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8692 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1250   3.6041   0.9500  -0.6882  -0.6716 &   3.1976 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1217   0.9500            0.1197 &   3.3173 r
  mprj/buf_i[70] (net)                                   1   0.0043 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1217   0.9500   0.0000   0.0000 &   3.3173 r
  data arrival time                                                                                                  3.3173

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4085   1.0500   0.0000   0.5520 &   3.9381 r
  clock reconvergence pessimism                                                                           0.0000     3.9381
  clock uncertainty                                                                                       0.1000     4.0381
  library hold time                                                                     1.0000            0.1524     4.1905
  data required time                                                                                                 4.1905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1905
  data arrival time                                                                                                 -3.3173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (VIOLATED)                                                               -0.8732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6423 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             1.8645                     1.0144 &   3.0144 f
  la_oenb[33] (net)                                      2   0.1825 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0144 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0761   1.8684   0.9500  -0.0313   0.0158 &   3.0303 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1226   0.9500            0.5364 &   3.5667 f
  mprj/buf_i[97] (net)                                   2   0.0135 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1226   0.9500   0.0000   0.0002 &   3.5668 f
  data arrival time                                                                                                  3.5668

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4231   1.0500   0.0000   0.7283 &   4.1145 r
  clock reconvergence pessimism                                                                           0.0000     4.1145
  clock uncertainty                                                                                       0.1000     4.2145
  library hold time                                                                     1.0000            0.2247     4.4392
  data required time                                                                                                 4.4392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4392
  data arrival time                                                                                                 -3.5668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1959 
  total derate : arrival time                                                                             0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2283 

  slack (with derating applied) (VIOLATED)                                                               -0.8723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6440 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          2.0720                     1.1157 &   3.1157 f
  la_data_in[37] (net)                                   2   0.2039 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1157 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2685   2.0779   0.9500  -0.1507  -0.0971 &   3.0186 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1177   0.9500            0.5605 &   3.5790 f
  mprj/buf_i[165] (net)                                  1   0.0073 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1177   0.9500   0.0000   0.0001 &   3.5791 f
  data arrival time                                                                                                  3.5791

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4234   1.0500   0.0000   0.7275 &   4.1136 r
  clock reconvergence pessimism                                                                           0.0000     4.1136
  clock uncertainty                                                                                       0.1000     4.2136
  library hold time                                                                     1.0000            0.2255     4.4391
  data required time                                                                                                 4.4391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4391
  data arrival time                                                                                                 -3.5791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1959 
  total derate : arrival time                                                                             0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (VIOLATED)                                                               -0.8600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6239 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             1.9158                     1.0415 &   3.0415 f
  la_oenb[44] (net)                                      2   0.1875 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0415 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9196   0.9500   0.0000   0.0523 &   3.0938 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1229   0.9500            0.5438 &   3.6376 f
  mprj/buf_i[108] (net)                                  2   0.0129 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0340   0.1229   0.9500  -0.0032  -0.0033 &   3.6343 f
  data arrival time                                                                                                  3.6343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4106   1.0500   0.0000   0.7791 &   4.1652 r
  clock reconvergence pessimism                                                                           0.0000     4.1652
  clock uncertainty                                                                                       0.1000     4.2652
  library hold time                                                                     1.0000            0.2247     4.4899
  data required time                                                                                                 4.4899
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4899
  data arrival time                                                                                                 -3.6343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1983 
  total derate : arrival time                                                                             0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2299 

  slack (with derating applied) (VIOLATED)                                                               -0.8556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6257 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          1.9392                     1.0534 &   3.0534 f
  la_data_in[32] (net)                                   2   0.1897 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0534 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1396   1.9431   0.9500  -0.0500  -0.0011 &   3.0522 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1156   0.9500            0.5397 &   3.5920 f
  mprj/buf_i[160] (net)                                  1   0.0081 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0488   0.1156   0.9500  -0.0044  -0.0045 &   3.5875 f
  data arrival time                                                                                                  3.5875

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4223   1.0500   0.0000   0.7307 &   4.1169 r
  clock reconvergence pessimism                                                                           0.0000     4.1169
  clock uncertainty                                                                                       0.1000     4.2169
  library hold time                                                                     1.0000            0.2259     4.4427
  data required time                                                                                                 4.4427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4427
  data arrival time                                                                                                 -3.5875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2299 

  slack (with derating applied) (VIOLATED)                                                               -0.8553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6254 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          2.1239                     1.1437 &   3.1437 f
  la_data_in[35] (net)                                   2   0.2091 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1437 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2989   2.1299   0.9500  -0.1817  -0.1276 &   3.0161 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1182   0.9500            0.5682 &   3.5843 f
  mprj/buf_i[163] (net)                                  1   0.0069 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1182   0.9500   0.0000   0.0001 &   3.5843 f
  data arrival time                                                                                                  3.5843

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4258   1.0500   0.0000   0.7253 &   4.1114 r
  clock reconvergence pessimism                                                                           0.0000     4.1114
  clock uncertainty                                                                                       0.1000     4.2114
  library hold time                                                                     1.0000            0.2254     4.4368
  data required time                                                                                                 4.4368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4368
  data arrival time                                                                                                 -3.5843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1958 
  total derate : arrival time                                                                             0.0423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2381 

  slack (with derating applied) (VIOLATED)                                                               -0.8525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6144 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          2.0973                     1.1298 &   3.1298 f
  la_data_in[36] (net)                                   2   0.2065 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1298 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2836   2.1032   0.9500  -0.1624  -0.1084 &   3.0213 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   0.9500            0.5620 &   3.5833 f
  mprj/buf_i[164] (net)                                  1   0.0058 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0092   0.1157   0.9500  -0.0008  -0.0007 &   3.5826 f
  data arrival time                                                                                                  3.5826

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4258   1.0500   0.0000   0.7195 &   4.1056 r
  clock reconvergence pessimism                                                                           0.0000     4.1056
  clock uncertainty                                                                                       0.1000     4.2056
  library hold time                                                                     1.0000            0.2258     4.4315
  data required time                                                                                                 4.4315
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4315
  data arrival time                                                                                                 -3.5826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1955 
  total derate : arrival time                                                                             0.0410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2365 

  slack (with derating applied) (VIOLATED)                                                               -0.8489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6124 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           1.7156                     0.9347 &   2.9347 f
  la_data_in[9] (net)                                    2   0.1680 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9347 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0426   1.7188   0.9500  -0.0035   0.0385 &   2.9732 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1019   0.9500            0.4948 &   3.4679 f
  mprj/buf_i[137] (net)                                  1   0.0030 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1019   0.9500   0.0000   0.0000 &   3.4680 f
  data arrival time                                                                                                  3.4680

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4201   1.0500   0.0000   0.6021 &   3.9883 r
  clock reconvergence pessimism                                                                           0.0000     3.9883
  clock uncertainty                                                                                       0.1000     4.0883
  library hold time                                                                     1.0000            0.2282     4.3165
  data required time                                                                                                 4.3165
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3165
  data arrival time                                                                                                 -3.4680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1899 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2184 

  slack (with derating applied) (VIOLATED)                                                               -0.8485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6302 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             1.9484                     1.0618 &   3.0618 f
  la_oenb[24] (net)                                      2   0.1910 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0618 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1348   1.9524   0.9500  -0.0486  -0.0016 &   3.0601 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1255   0.9500            0.5509 &   3.6110 f
  mprj/buf_i[88] (net)                                   2   0.0139 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0205   0.1255   0.9500  -0.0021  -0.0020 &   3.6090 f
  data arrival time                                                                                                  3.6090

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4242   1.0500   0.0000   0.7421 &   4.1282 r
  clock reconvergence pessimism                                                                           0.0000     4.1282
  clock uncertainty                                                                                       0.1000     4.2282
  library hold time                                                                     1.0000            0.2242     4.4524
  data required time                                                                                                 4.4524
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4524
  data arrival time                                                                                                 -3.6090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1966 
  total derate : arrival time                                                                             0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2307 

  slack (with derating applied) (VIOLATED)                                                               -0.8434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6127 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             1.9523                     1.0516 &   3.0516 f
  la_oenb[48] (net)                                      2   0.1921 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0516 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9574   0.9500   0.0000   0.0582 &   3.1098 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1240   0.9500            0.5501 &   3.6599 f
  mprj/buf_i[112] (net)                                  2   0.0130 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0162   0.1240   0.9500  -0.0015  -0.0014 &   3.6585 f
  data arrival time                                                                                                  3.6585

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7835 &   4.1697 r
  clock reconvergence pessimism                                                                           0.0000     4.1697
  clock uncertainty                                                                                       0.1000     4.2697
  library hold time                                                                     1.0000            0.2244     4.4940
  data required time                                                                                                 4.4940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4940
  data arrival time                                                                                                 -3.6585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2307 

  slack (with derating applied) (VIOLATED)                                                               -0.8356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6049 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          2.0330                     1.0975 &   3.0975 f
  la_data_in[40] (net)                                   2   0.2003 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0975 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1556   2.0383   0.9500  -0.0922  -0.0396 &   3.0579 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1239   0.9500            0.5611 &   3.6190 f
  mprj/buf_i[168] (net)                                  2   0.0116 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0066   0.1239   0.9500  -0.0007  -0.0006 &   3.6184 f
  data arrival time                                                                                                  3.6184

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4205   1.0500   0.0000   0.7351 &   4.1212 r
  clock reconvergence pessimism                                                                           0.0000     4.1212
  clock uncertainty                                                                                       0.1000     4.2212
  library hold time                                                                     1.0000            0.2245     4.4457
  data required time                                                                                                 4.4457
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4457
  data arrival time                                                                                                 -3.6184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2334 

  slack (with derating applied) (VIOLATED)                                                               -0.8273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5938 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                5.0650                     2.6297 &   4.6297 r
  io_in[9] (net)                                         2   0.2981 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.6297 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.5946   5.0693   0.9500  -1.4172  -1.4061 &   3.2237 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1825   0.9500            0.0926 &   3.3162 r
  mprj/buf_i[201] (net)                                  2   0.0270 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1825   0.9500   0.0000   0.0005 &   3.3167 r
  data arrival time                                                                                                  3.3167

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3949   1.0500   0.0000   0.5037 &   3.8899 r
  clock reconvergence pessimism                                                                           0.0000     3.8899
  clock uncertainty                                                                                       0.1000     3.9899
  library hold time                                                                     1.0000            0.1500     4.1399
  data required time                                                                                                 4.1399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1399
  data arrival time                                                                                                 -3.3167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1852 
  total derate : arrival time                                                                             0.0801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2653 

  slack (with derating applied) (VIOLATED)                                                               -0.8231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5578 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             1.9737                     1.0774 &   3.0774 f
  la_oenb[40] (net)                                      2   0.1937 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0774 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1202   1.9772   0.9500  -0.0470   0.0010 &   3.0784 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   0.9500            0.5481 &   3.6265 f
  mprj/buf_i[104] (net)                                  2   0.0098 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1193   0.9500   0.0000   0.0001 &   3.6266 f
  data arrival time                                                                                                  3.6266

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4205   1.0500   0.0000   0.7351 &   4.1213 r
  clock reconvergence pessimism                                                                           0.0000     4.1213
  clock uncertainty                                                                                       0.1000     4.2213
  library hold time                                                                     1.0000            0.2252     4.4465
  data required time                                                                                                 4.4465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4465
  data arrival time                                                                                                 -3.6266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1963 
  total derate : arrival time                                                                             0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2301 

  slack (with derating applied) (VIOLATED)                                                               -0.8199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5898 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[39] (in)                                                             2.3996                     1.2944 &   3.2944 f
  la_oenb[39] (net)                                      2   0.2366 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2944 f
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5649   2.4064   0.9500  -0.3439  -0.2893 &   3.0051 f
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1333   0.9500            0.6195 &   3.6246 f
  mprj/buf_i[103] (net)                                  2   0.0119 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0077   0.1333   0.9500  -0.0008  -0.0007 &   3.6239 f
  data arrival time                                                                                                  3.6239

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4208   1.0500   0.0000   0.7345 &   4.1207 r
  clock reconvergence pessimism                                                                           0.0000     4.1207
  clock uncertainty                                                                                       0.1000     4.2207
  library hold time                                                                     1.0000            0.2229     4.4435
  data required time                                                                                                 4.4435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4435
  data arrival time                                                                                                 -3.6239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2498 

  slack (with derating applied) (VIOLATED)                                                               -0.8196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5698 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             1.9843                     1.0706 &   3.0706 f
  la_oenb[50] (net)                                      2   0.1954 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0706 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0546   1.9892   0.9500  -0.0045   0.0533 &   3.1239 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1162   0.9500            0.5467 &   3.6705 f
  mprj/buf_i[114] (net)                                  1   0.0077 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0579   0.1162   0.9500  -0.0052  -0.0054 &   3.6652 f
  data arrival time                                                                                                  3.6652

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4165   1.0500   0.0000   0.7690 &   4.1551 r
  clock reconvergence pessimism                                                                           0.0000     4.1551
  clock uncertainty                                                                                       0.1000     4.2551
  library hold time                                                                     1.0000            0.2258     4.4809
  data required time                                                                                                 4.4809
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4809
  data arrival time                                                                                                 -3.6652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1979 
  total derate : arrival time                                                                             0.0323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2302 

  slack (with derating applied) (VIOLATED)                                                               -0.8158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5856 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             2.0009                     1.0796 &   3.0796 f
  la_oenb[47] (net)                                      2   0.1970 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0796 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0438   2.0057   0.9500  -0.0036   0.0542 &   3.1338 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1276   0.9500            0.5603 &   3.6942 f
  mprj/buf_i[111] (net)                                  2   0.0144 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0402   0.1276   0.9500  -0.0038  -0.0038 &   3.6903 f
  data arrival time                                                                                                  3.6903

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7836 &   4.1698 r
  clock reconvergence pessimism                                                                           0.0000     4.1698
  clock uncertainty                                                                                       0.1000     4.2698
  library hold time                                                                     1.0000            0.2237     4.4935
  data required time                                                                                                 4.4935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4935
  data arrival time                                                                                                 -3.6903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2315 

  slack (with derating applied) (VIOLATED)                                                               -0.8032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5717 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[45] (in)                                                             3.8179                     1.9772 &   3.9772 r
  la_oenb[45] (net)                                      2   0.2240 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9772 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8355   3.8208   0.9500  -0.4970  -0.4617 &   3.5155 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1510   0.9500            0.1338 &   3.6494 r
  mprj/buf_i[109] (net)                                  2   0.0180 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0593   0.1510   0.9500  -0.0278  -0.0290 &   3.6203 r
  data arrival time                                                                                                  3.6203

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7822 &   4.1683 r
  clock reconvergence pessimism                                                                           0.0000     4.1683
  clock uncertainty                                                                                       0.1000     4.2683
  library hold time                                                                     1.0000            0.1512     4.4195
  data required time                                                                                                 4.4195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4195
  data arrival time                                                                                                 -3.6203
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2350 

  slack (with derating applied) (VIOLATED)                                                               -0.7991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5642 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             2.0136                     1.0839 &   3.0839 f
  la_oenb[46] (net)                                      2   0.1981 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0839 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1454   2.0190   0.9500  -0.0119   0.0481 &   3.1320 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1374   0.9500            0.5723 &   3.7043 f
  mprj/buf_i[110] (net)                                  2   0.0225 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0436   0.1374   0.9500  -0.0044  -0.0043 &   3.6999 f
  data arrival time                                                                                                  3.6999

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7837 &   4.1698 r
  clock reconvergence pessimism                                                                           0.0000     4.1698
  clock uncertainty                                                                                       0.1000     4.2698
  library hold time                                                                     1.0000            0.2221     4.4919
  data required time                                                                                                 4.4919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4919
  data arrival time                                                                                                 -3.6999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2327 

  slack (with derating applied) (VIOLATED)                                                               -0.7920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5593 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          4.2337                     2.1845 &   4.1845 r
  la_data_in[53] (net)                                   2   0.2480 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1845 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1526   4.2386   0.9500  -0.6826  -0.6379 &   3.5465 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1321   0.9500            0.0929 &   3.6394 r
  mprj/buf_i[181] (net)                                  1   0.0052 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1321   0.9500   0.0000   0.0000 &   3.6395 r
  data arrival time                                                                                                  3.6395

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7829 &   4.1691 r
  clock reconvergence pessimism                                                                           0.0000     4.1691
  clock uncertainty                                                                                       0.1000     4.2691
  library hold time                                                                     1.0000            0.1519     4.4210
  data required time                                                                                                 4.4210
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4210
  data arrival time                                                                                                 -3.6395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2417 

  slack (with derating applied) (VIOLATED)                                                               -0.7815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5398 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               2.0107                     1.0995 &   3.0995 f
  io_in[16] (net)                                        2   0.1975 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0995 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3394   2.0135   0.9500  -0.2138  -0.1784 &   2.9211 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1367   0.9500            0.5708 &   3.4919 f
  mprj/buf_i[208] (net)                                  2   0.0221 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1367   0.9500   0.0000   0.0003 &   3.4922 f
  data arrival time                                                                                                  3.4922

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3940   1.0500   0.0000   0.5613 &   3.9475 r
  clock reconvergence pessimism                                                                           0.0000     3.9475
  clock uncertainty                                                                                       0.1000     4.0475
  library hold time                                                                     1.0000            0.2224     4.2699
  data required time                                                                                                 4.2699
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2699
  data arrival time                                                                                                 -3.4922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1880 
  total derate : arrival time                                                                             0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2311 

  slack (with derating applied) (VIOLATED)                                                               -0.7777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5465 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           2.0369                     1.1009 &   3.1009 f
  la_data_in[5] (net)                                    2   0.2007 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1009 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3090   2.0418   0.9500  -0.2060  -0.1600 &   2.9409 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1104   0.9500            0.5482 &   3.4890 f
  mprj/buf_i[133] (net)                                  1   0.0035 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1104   0.9500   0.0000   0.0000 &   3.4891 f
  data arrival time                                                                                                  3.4891

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4101   1.0500   0.0000   0.5494 &   3.9356 r
  clock reconvergence pessimism                                                                           0.0000     3.9356
  clock uncertainty                                                                                       0.1000     4.0356
  library hold time                                                                     1.0000            0.2268     4.2624
  data required time                                                                                                 4.2624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2624
  data arrival time                                                                                                 -3.4891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1874 
  total derate : arrival time                                                                             0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2295 

  slack (with derating applied) (VIOLATED)                                                               -0.7733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5438 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[13] (in)                                                               3.8455                     2.0032 &   4.0032 r
  io_in[13] (net)                                        2   0.2264 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0032 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3685   3.8474   0.9500  -0.7725  -0.7610 &   3.2422 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1754   0.9500            0.1529 &   3.3951 r
  mprj/buf_i[205] (net)                                  2   0.0328 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1754   0.9500   0.0000   0.0006 &   3.3957 r
  data arrival time                                                                                                  3.3957

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3998   1.0500   0.0000   0.5301 &   3.9162 r
  clock reconvergence pessimism                                                                           0.0000     3.9162
  clock uncertainty                                                                                       0.1000     4.0162
  library hold time                                                                     1.0000            0.1503     4.1665
  data required time                                                                                                 4.1665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1665
  data arrival time                                                                                                 -3.3957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1865 
  total derate : arrival time                                                                             0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2358 

  slack (with derating applied) (VIOLATED)                                                               -0.7708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5349 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[3] (in)                                                              3.6729                     1.9033 &   3.9033 r
  la_oenb[3] (net)                                       2   0.2155 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9033 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0000   3.6755   0.9500  -0.6229  -0.5983 &   3.3050 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   0.9500            0.1166 &   3.4216 r
  mprj/buf_i[67] (net)                                   1   0.0043 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1228   0.9500   0.0000   0.0000 &   3.4216 r
  data arrival time                                                                                                  3.4216

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4098   1.0500   0.0000   0.5498 &   3.9360 r
  clock reconvergence pessimism                                                                           0.0000     3.9360
  clock uncertainty                                                                                       0.1000     4.0360
  library hold time                                                                     1.0000            0.1524     4.1883
  data required time                                                                                                 4.1883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1883
  data arrival time                                                                                                 -3.4216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1874 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2276 

  slack (with derating applied) (VIOLATED)                                                               -0.7668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5391 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             2.4031                     1.2887 &   3.2887 f
  la_oenb[59] (net)                                      2   0.2366 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2887 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5015   2.4111   0.9500  -0.3093  -0.2450 &   3.0437 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1515   0.9500            0.6391 &   3.6828 f
  mprj/buf_i[123] (net)                                  2   0.0263 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0427   0.1515   0.9500  -0.0043  -0.0040 &   3.6788 f
  data arrival time                                                                                                  3.6788

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4256   1.0500   0.0000   0.7359 &   4.1220 r
  clock reconvergence pessimism                                                                           0.0000     4.1220
  clock uncertainty                                                                                       0.1000     4.2220
  library hold time                                                                     1.0000            0.2190     4.4411
  data required time                                                                                                 4.4411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4411
  data arrival time                                                                                                 -3.6788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1963 
  total derate : arrival time                                                                             0.0535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2498 

  slack (with derating applied) (VIOLATED)                                                               -0.7622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5124 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             2.1172                     1.1389 &   3.1389 f
  la_oenb[52] (net)                                      2   0.2084 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1389 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1807   2.1230   0.9500  -0.0320   0.0318 &   3.1707 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1154   0.9500            0.5645 &   3.7352 f
  mprj/buf_i[116] (net)                                  1   0.0053 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0268   0.1154   0.9500  -0.0024  -0.0024 &   3.7327 f
  data arrival time                                                                                                  3.7327

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7827 &   4.1689 r
  clock reconvergence pessimism                                                                           0.0000     4.1689
  clock uncertainty                                                                                       0.1000     4.2689
  library hold time                                                                     1.0000            0.2258     4.4947
  data required time                                                                                                 4.4947
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4947
  data arrival time                                                                                                 -3.7327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7619

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2334 

  slack (with derating applied) (VIOLATED)                                                               -0.7619 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5286 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.6772                     0.9169 &   2.9169 f
  io_in[12] (net)                                        2   0.1645 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9169 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0887   1.6798   0.9500  -0.0073   0.0297 &   2.9466 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1302   0.9500            0.5184 &   3.4650 f
  mprj/buf_i[204] (net)                                  2   0.0245 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1302   0.9500   0.0000   0.0004 &   3.4654 f
  data arrival time                                                                                                  3.4654

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4001   1.0500   0.0000   0.5146 &   3.9007 r
  clock reconvergence pessimism                                                                           0.0000     3.9007
  clock uncertainty                                                                                       0.1000     4.0007
  library hold time                                                                     1.0000            0.2235     4.2242
  data required time                                                                                                 4.2242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2242
  data arrival time                                                                                                 -3.4654
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1857 
  total derate : arrival time                                                                             0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2154 

  slack (with derating applied) (VIOLATED)                                                               -0.7588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5435 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.7881                     0.9703 &   2.9703 f
  io_in[26] (net)                                        2   0.1747 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9703 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7923   0.9500   0.0000   0.0497 &   3.0200 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1360   0.9500            0.5397 &   3.5598 f
  mprj/buf_i[218] (net)                                  2   0.0269 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1360   0.9500   0.0000   0.0004 &   3.5602 f
  data arrival time                                                                                                  3.5602

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6100 &   3.9962 r
  clock reconvergence pessimism                                                                           0.0000     3.9962
  clock uncertainty                                                                                       0.1000     4.0962
  library hold time                                                                     1.0000            0.2225     4.3186
  data required time                                                                                                 4.3186
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3186
  data arrival time                                                                                                 -3.5602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1903 
  total derate : arrival time                                                                             0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2213 

  slack (with derating applied) (VIOLATED)                                                               -0.7585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5371 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           1.7995                     0.9784 &   2.9784 f
  la_data_in[7] (net)                                    2   0.1760 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9784 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8028   0.9500   0.0000   0.0462 &   3.0246 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1055   0.9500            0.5101 &   3.5347 f
  mprj/buf_i[135] (net)                                  1   0.0040 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1055   0.9500   0.0000   0.0000 &   3.5347 f
  data arrival time                                                                                                  3.5347

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4167   1.0500   0.0000   0.5788 &   3.9649 r
  clock reconvergence pessimism                                                                           0.0000     3.9649
  clock uncertainty                                                                                       0.1000     4.0649
  library hold time                                                                     1.0000            0.2276     4.2926
  data required time                                                                                                 4.2926
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2926
  data arrival time                                                                                                 -3.5347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1888 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2181 

  slack (with derating applied) (VIOLATED)                                                               -0.7579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5398 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             2.0819                     1.1314 &   3.1314 f
  la_oenb[51] (net)                                      2   0.2038 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1314 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1465   2.0865   0.9500  -0.0120   0.0460 &   3.1774 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1166   0.9500            0.5606 &   3.7380 f
  mprj/buf_i[115] (net)                                  1   0.0065 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0168   0.1166   0.9500  -0.0016  -0.0016 &   3.7364 f
  data arrival time                                                                                                  3.7364

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7813 &   4.1675 r
  clock reconvergence pessimism                                                                           0.0000     4.1675
  clock uncertainty                                                                                       0.1000     4.2675
  library hold time                                                                     1.0000            0.2256     4.4931
  data required time                                                                                                 4.4931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4931
  data arrival time                                                                                                 -3.7364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1984 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2317 

  slack (with derating applied) (VIOLATED)                                                               -0.7567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5249 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[34] (in)                                                          2.5289                     1.3635 &   3.3635 f
  la_data_in[34] (net)                                   2   0.2494 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3635 f
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7056   2.5361   0.9500  -0.3825  -0.3258 &   3.0377 f
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1364   0.9500            0.6394 &   3.6771 f
  mprj/buf_i[162] (net)                                  2   0.0121 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0089   0.1364   0.9500  -0.0007  -0.0006 &   3.6765 f
  data arrival time                                                                                                  3.6765

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4243   1.0500   0.0000   0.7245 &   4.1107 r
  clock reconvergence pessimism                                                                           0.0000     4.1107
  clock uncertainty                                                                                       0.1000     4.2107
  library hold time                                                                     1.0000            0.2223     4.4330
  data required time                                                                                                 4.4330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4330
  data arrival time                                                                                                 -3.6765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1957 
  total derate : arrival time                                                                             0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2526 

  slack (with derating applied) (VIOLATED)                                                               -0.7565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5039 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           2.1057                     1.1493 &   3.1493 f
  la_data_in[1] (net)                                    2   0.2067 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1493 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4167   2.1096   0.9500  -0.2390  -0.1965 &   2.9528 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1131   0.9500            0.5603 &   3.5131 f
  mprj/buf_i[129] (net)                                  1   0.0041 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1131   0.9500   0.0000   0.0000 &   3.5131 f
  data arrival time                                                                                                  3.5131

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4093   1.0500   0.0000   0.5506 &   3.9368 r
  clock reconvergence pessimism                                                                           0.0000     3.9368
  clock uncertainty                                                                                       0.1000     4.0368
  library hold time                                                                     1.0000            0.2264     4.2632
  data required time                                                                                                 4.2632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2632
  data arrival time                                                                                                 -3.5131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2318 

  slack (with derating applied) (VIOLATED)                                                               -0.7501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5183 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               3.6661                     1.8981 &   3.8981 r
  io_in[27] (net)                                        2   0.2150 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8981 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9229   3.6688   0.9500  -0.5573  -0.5302 &   3.3680 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1558   0.9500            0.1461 &   3.5141 r
  mprj/buf_i[219] (net)                                  2   0.0222 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1558   0.9500   0.0000   0.0003 &   3.5144 r
  data arrival time                                                                                                  3.5144

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6163 &   4.0024 r
  clock reconvergence pessimism                                                                           0.0000     4.0024
  clock uncertainty                                                                                       0.1000     4.1024
  library hold time                                                                     1.0000            0.1511     4.2535
  data required time                                                                                                 4.2535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2535
  data arrival time                                                                                                 -3.5144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1906 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2291 

  slack (with derating applied) (VIOLATED)                                                               -0.7391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5101 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              2.3229                     1.2488 &   3.2488 f
  la_oenb[1] (net)                                       2   0.2287 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.2488 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6378   2.3301   0.9500  -0.3745  -0.3220 &   2.9267 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1226   0.9500            0.5992 &   3.5259 f
  mprj/buf_i[65] (net)                                   1   0.0067 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1226   0.9500   0.0000   0.0000 &   3.5260 f
  data arrival time                                                                                                  3.5260

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4095   1.0500   0.0000   0.5503 &   3.9365 r
  clock reconvergence pessimism                                                                           0.0000     3.9365
  clock uncertainty                                                                                       0.1000     4.0365
  library hold time                                                                     1.0000            0.2248     4.2613
  data required time                                                                                                 4.2613
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2613
  data arrival time                                                                                                 -3.5260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2415 

  slack (with derating applied) (VIOLATED)                                                               -0.7353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4938 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           2.0580                     1.1090 &   3.1090 f
  la_data_in[2] (net)                                    2   0.2026 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1090 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3222   2.0637   0.9500  -0.1930  -0.1430 &   2.9661 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1208   0.9500            0.5616 &   3.5276 f
  mprj/buf_i[130] (net)                                  1   0.0094 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1208   0.9500   0.0000   0.0001 &   3.5277 f
  data arrival time                                                                                                  3.5277

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4095   1.0500   0.0000   0.5503 &   3.9364 r
  clock reconvergence pessimism                                                                           0.0000     3.9364
  clock uncertainty                                                                                       0.1000     4.0364
  library hold time                                                                     1.0000            0.2251     4.2615
  data required time                                                                                                 4.2615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2615
  data arrival time                                                                                                 -3.5277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1874 
  total derate : arrival time                                                                             0.0423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2298 

  slack (with derating applied) (VIOLATED)                                                               -0.7338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5040 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          2.3642                     1.2720 &   3.2720 f
  la_data_in[56] (net)                                   2   0.2329 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2720 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4205   2.3713   0.9500  -0.2401  -0.1765 &   3.0955 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1455   0.9500            0.6276 &   3.7231 f
  mprj/buf_i[184] (net)                                  2   0.0219 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0406   0.1455   0.9500  -0.0038  -0.0037 &   3.7194 f
  data arrival time                                                                                                  3.7194

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4231   1.0500   0.0000   0.7464 &   4.1326 r
  clock reconvergence pessimism                                                                           0.0000     4.1326
  clock uncertainty                                                                                       0.1000     4.2326
  library hold time                                                                     1.0000            0.2206     4.4532
  data required time                                                                                                 4.4532
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4532
  data arrival time                                                                                                 -3.7194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.0492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2460 

  slack (with derating applied) (VIOLATED)                                                               -0.7338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4877 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          2.5271                     1.3565 &   3.3565 f
  la_data_in[58] (net)                                   2   0.2489 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3565 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6054   2.5355   0.9500  -0.3635  -0.2979 &   3.0586 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1482   0.9500            0.6515 &   3.7101 f
  mprj/buf_i[186] (net)                                  2   0.0210 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0236   0.1482   0.9500  -0.0022  -0.0019 &   3.7082 f
  data arrival time                                                                                                  3.7082

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4211   1.0500   0.0000   0.7336 &   4.1198 r
  clock reconvergence pessimism                                                                           0.0000     4.1198
  clock uncertainty                                                                                       0.1000     4.2198
  library hold time                                                                     1.0000            0.2199     4.4397
  data required time                                                                                                 4.4397
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4397
  data arrival time                                                                                                 -3.7082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2532 

  slack (with derating applied) (VIOLATED)                                                               -0.7315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4783 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             2.1278                     1.1447 &   3.1447 f
  la_oenb[53] (net)                                      2   0.2094 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1447 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0789   2.1338   0.9500  -0.0147   0.0514 &   3.1961 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1206   0.9500            0.5710 &   3.7672 f
  mprj/buf_i[117] (net)                                  1   0.0082 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1206   0.9500   0.0000   0.0001 &   3.7673 f
  data arrival time                                                                                                  3.7673

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4347   1.0500   0.0000   0.7836 &   4.1698 r
  clock reconvergence pessimism                                                                           0.0000     4.1698
  clock uncertainty                                                                                       0.1000     4.2698
  library hold time                                                                     1.0000            0.2249     4.4947
  data required time                                                                                                 4.4947
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4947
  data arrival time                                                                                                 -3.7673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2329 

  slack (with derating applied) (VIOLATED)                                                               -0.7275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4946 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           2.3112                     1.2414 &   3.2414 f
  wbs_adr_i[30] (net)                                    2   0.2275 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2414 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6808   2.3185   0.9500  -0.3995  -0.3478 &   2.8936 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1188   0.9500            0.5940 &   3.4876 f
  mprj/buf_i[62] (net)                                   1   0.0047 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1188   0.9500   0.0000   0.0000 &   3.4876 f
  data arrival time                                                                                                  3.4876

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4013   1.0500   0.0000   0.4859 &   3.8721 r
  clock reconvergence pessimism                                                                           0.0000     3.8721
  clock uncertainty                                                                                       0.1000     3.9721
  library hold time                                                                     1.0000            0.2255     4.1975
  data required time                                                                                                 4.1975
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1975
  data arrival time                                                                                                 -3.4876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1844 
  total derate : arrival time                                                                             0.0550 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2394 

  slack (with derating applied) (VIOLATED)                                                               -0.7099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4705 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           2.2181                     1.1942 &   3.1942 f
  wbs_adr_i[27] (net)                                    2   0.2185 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1942 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5092   2.2245   0.9500  -0.3256  -0.2757 &   2.9185 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1226   0.9500            0.5854 &   3.5039 f
  mprj/buf_i[59] (net)                                   1   0.0080 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1226   0.9500   0.0000   0.0001 &   3.5040 f
  data arrival time                                                                                                  3.5040

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4041   1.0500   0.0000   0.4996 &   3.8858 r
  clock reconvergence pessimism                                                                           0.0000     3.8858
  clock uncertainty                                                                                       0.1000     3.9858
  library hold time                                                                     1.0000            0.2248     4.2106
  data required time                                                                                                 4.2106
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2106
  data arrival time                                                                                                 -3.5040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1850 
  total derate : arrival time                                                                             0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2356 

  slack (with derating applied) (VIOLATED)                                                               -0.7066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4709 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               2.2018                     1.2059 &   3.2059 f
  io_in[14] (net)                                        2   0.2166 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2059 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5446   2.2053   0.9500  -0.3105  -0.2725 &   2.9335 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1459   0.9500            0.6068 &   3.5402 f
  mprj/buf_i[206] (net)                                  2   0.0256 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1459   0.9500   0.0000   0.0004 &   3.5407 f
  data arrival time                                                                                                  3.5407

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3979   1.0500   0.0000   0.5389 &   3.9250 r
  clock reconvergence pessimism                                                                           0.0000     3.9250
  clock uncertainty                                                                                       0.1000     4.0250
  library hold time                                                                     1.0000            0.2207     4.2457
  data required time                                                                                                 4.2457
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2457
  data arrival time                                                                                                 -3.5407
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1869 
  total derate : arrival time                                                                             0.0503 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2372 

  slack (with derating applied) (VIOLATED)                                                               -0.7050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4678 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[55] (in)                                                             2.3770                     1.2782 &   3.2782 f
  la_oenb[55] (net)                                      2   0.2342 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2782 f
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3659   2.3841   0.9500  -0.2197  -0.1546 &   3.1236 f
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1454   0.9500            0.6291 &   3.7527 f
  mprj/buf_i[119] (net)                                  2   0.0215 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0177   0.1454   0.9500  -0.0017  -0.0015 &   3.7512 f
  data arrival time                                                                                                  3.7512

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4226   1.0500   0.0000   0.7482 &   4.1344 r
  clock reconvergence pessimism                                                                           0.0000     4.1344
  clock uncertainty                                                                                       0.1000     4.2344
  library hold time                                                                     1.0000            0.2206     4.4550
  data required time                                                                                                 4.4550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4550
  data arrival time                                                                                                 -3.7512
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1969 
  total derate : arrival time                                                                             0.0482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2451 

  slack (with derating applied) (VIOLATED)                                                               -0.7039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4588 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               1.9739                     1.0742 &   3.0742 f
  io_in[11] (net)                                        2   0.1933 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0742 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2589   1.9773   0.9500  -0.1718  -0.1327 &   2.9416 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1400   0.9500            0.5694 &   3.5109 f
  mprj/buf_i[203] (net)                                  2   0.0259 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1400   0.9500   0.0000   0.0005 &   3.5114 f
  data arrival time                                                                                                  3.5114

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3969   1.0500   0.0000   0.5014 &   3.8876 r
  clock reconvergence pessimism                                                                           0.0000     3.8876
  clock uncertainty                                                                                       0.1000     3.9876
  library hold time                                                                     1.0000            0.2218     4.2094
  data required time                                                                                                 4.2094
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2094
  data arrival time                                                                                                 -3.5114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1851 
  total derate : arrival time                                                                             0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2262 

  slack (with derating applied) (VIOLATED)                                                               -0.6981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4719 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           1.9705                     1.0731 &   3.0731 f
  la_data_in[4] (net)                                    2   0.1931 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0731 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1539   1.9746   0.9500  -0.0892  -0.0415 &   3.0316 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1148   0.9500            0.5432 &   3.5748 f
  mprj/buf_i[132] (net)                                  1   0.0071 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0035   0.1148   0.9500  -0.0003  -0.0003 &   3.5745 f
  data arrival time                                                                                                  3.5745

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4092   1.0500   0.0000   0.5508 &   3.9369 r
  clock reconvergence pessimism                                                                           0.0000     3.9369
  clock uncertainty                                                                                       0.1000     4.0369
  library hold time                                                                     1.0000            0.2261     4.2630
  data required time                                                                                                 4.2630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2630
  data arrival time                                                                                                 -3.5745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2233 

  slack (with derating applied) (VIOLATED)                                                               -0.6885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4652 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           4.0296                     2.0802 &   4.0802 r
  wbs_dat_i[28] (net)                                    2   0.2360 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0802 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2455   4.0340   0.9500  -0.7370  -0.7028 &   3.3773 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1263   0.9500            0.0993 &   3.4766 r
  mprj/buf_i[28] (net)                                   1   0.0037 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1263   0.9500   0.0000   0.0000 &   3.4766 r
  data arrival time                                                                                                  3.4766

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4081   1.0500   0.0000   0.5195 &   3.9057 r
  clock reconvergence pessimism                                                                           0.0000     3.9057
  clock uncertainty                                                                                       0.1000     4.0057
  library hold time                                                                     1.0000            0.1522     4.1579
  data required time                                                                                                 4.1579
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1579
  data arrival time                                                                                                 -3.4766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1860 
  total derate : arrival time                                                                             0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2318 

  slack (with derating applied) (VIOLATED)                                                               -0.6813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4495 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               2.4026                     1.3087 &   3.3087 f
  io_in[23] (net)                                        2   0.2357 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3087 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6085   2.4076   0.9500  -0.3661  -0.3192 &   2.9895 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1557   0.9500            0.6431 &   3.6326 f
  mprj/buf_i[215] (net)                                  2   0.0299 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1557   0.9500   0.0000   0.0006 &   3.6331 f
  data arrival time                                                                                                  3.6331

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6080 &   3.9942 r
  clock reconvergence pessimism                                                                           0.0000     3.9942
  clock uncertainty                                                                                       0.1000     4.0942
  library hold time                                                                     1.0000            0.2180     4.3122
  data required time                                                                                                 4.3122
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3122
  data arrival time                                                                                                 -3.6331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1902 
  total derate : arrival time                                                                             0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2458 

  slack (with derating applied) (VIOLATED)                                                               -0.6791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4332 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             2.0750                     1.1174 &   3.1174 f
  la_oenb[60] (net)                                      2   0.2043 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1174 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0804   0.9500   0.0000   0.0642 &   3.1816 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1466   0.9500            0.5904 &   3.7720 f
  mprj/buf_i[124] (net)                                  2   0.0292 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0110   0.1466   0.9500  -0.0009  -0.0003 &   3.7717 f
  data arrival time                                                                                                  3.7717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4257   1.0500   0.0000   0.7319 &   4.1180 r
  clock reconvergence pessimism                                                                           0.0000     4.1180
  clock uncertainty                                                                                       0.1000     4.2180
  library hold time                                                                     1.0000            0.2203     4.4383
  data required time                                                                                                 4.4383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4383
  data arrival time                                                                                                 -3.7717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1961 
  total derate : arrival time                                                                             0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2306 

  slack (with derating applied) (VIOLATED)                                                               -0.6666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4360 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             2.1047                     1.1328 &   3.1328 f
  la_oenb[56] (net)                                      2   0.2072 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1328 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1105   0.9500   0.0000   0.0655 &   3.1983 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1489   0.9500            0.5968 &   3.7951 f
  mprj/buf_i[120] (net)                                  2   0.0304 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0625   0.1489   0.9500  -0.0073  -0.0072 &   3.7880 f
  data arrival time                                                                                                  3.7880

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4236   1.0500   0.0000   0.7443 &   4.1304 r
  clock reconvergence pessimism                                                                           0.0000     4.1304
  clock uncertainty                                                                                       0.1000     4.2304
  library hold time                                                                     1.0000            0.2197     4.4501
  data required time                                                                                                 4.4501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4501
  data arrival time                                                                                                 -3.7880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1967 
  total derate : arrival time                                                                             0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2319 

  slack (with derating applied) (VIOLATED)                                                               -0.6622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4302 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              2.2346                     1.2090 &   3.2090 f
  la_oenb[5] (net)                                       2   0.2205 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.2090 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3337   2.2402   0.9500  -0.2374  -0.1857 &   3.0233 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1192   0.9500            0.5843 &   3.6076 f
  mprj/buf_i[69] (net)                                   1   0.0059 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1192   0.9500   0.0000   0.0001 &   3.6076 f
  data arrival time                                                                                                  3.6076

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4088   1.0500   0.0000   0.5514 &   3.9376 r
  clock reconvergence pessimism                                                                           0.0000     3.9376
  clock uncertainty                                                                                       0.1000     4.0376
  library hold time                                                                     1.0000            0.2253     4.2629
  data required time                                                                                                 4.2629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2629
  data arrival time                                                                                                 -3.6076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2335 

  slack (with derating applied) (VIOLATED)                                                               -0.6553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4218 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           2.1368                     1.1527 &   3.1527 f
  wbs_adr_i[29] (net)                                    2   0.2105 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1527 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3362   2.1426   0.9500  -0.2115  -0.1603 &   2.9924 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1121   0.9500            0.5639 &   3.5563 f
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1121   0.9500   0.0000   0.0000 &   3.5563 f
  data arrival time                                                                                                  3.5563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4037   1.0500   0.0000   0.4982 &   3.8844 r
  clock reconvergence pessimism                                                                           0.0000     3.8844
  clock uncertainty                                                                                       0.1000     3.9844
  library hold time                                                                     1.0000            0.2266     4.2110
  data required time                                                                                                 4.2110
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2110
  data arrival time                                                                                                 -3.5563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1850 
  total derate : arrival time                                                                             0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2285 

  slack (with derating applied) (VIOLATED)                                                               -0.6546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4262 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           2.1418                     1.1552 &   3.1552 f
  wbs_adr_i[28] (net)                                    2   0.2110 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1552 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3001   2.1477   0.9500  -0.1901  -0.1371 &   3.0181 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1181   0.9500            0.5705 &   3.5886 f
  mprj/buf_i[60] (net)                                   1   0.0065 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1181   0.9500   0.0000   0.0001 &   3.5886 f
  data arrival time                                                                                                  3.5886

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4097   1.0500   0.0000   0.5290 &   3.9151 r
  clock reconvergence pessimism                                                                           0.0000     3.9151
  clock uncertainty                                                                                       0.1000     4.0151
  library hold time                                                                     1.0000            0.2255     4.2407
  data required time                                                                                                 4.2407
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2407
  data arrival time                                                                                                 -3.5886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1864 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2293 

  slack (with derating applied) (VIOLATED)                                                               -0.6520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4228 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           5.0829                     2.6325 &   4.6325 r
  wbs_dat_i[31] (net)                                    2   0.2987 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6325 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2914   5.0877   0.9500  -1.3472  -1.3275 &   3.3050 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1413   0.9500            0.0526 &   3.3576 r
  mprj/buf_i[31] (net)                                   1   0.0041 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1413   0.9500   0.0000   0.0000 &   3.3576 r
  data arrival time                                                                                                  3.3576

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3717   1.0500   0.0000   0.3707 &   3.7568 r
  clock reconvergence pessimism                                                                           0.0000     3.7568
  clock uncertainty                                                                                       0.1000     3.8568
  library hold time                                                                     1.0000            0.1519     4.0087
  data required time                                                                                                 4.0087
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0087
  data arrival time                                                                                                 -3.3576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1789 
  total derate : arrival time                                                                             0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2536 

  slack (with derating applied) (VIOLATED)                                                               -0.6511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3975 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           2.3385                     1.2586 &   3.2586 f
  wbs_adr_i[31] (net)                                    2   0.2304 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2586 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6969   2.3456   0.9500  -0.4099  -0.3596 &   2.8990 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1199   0.9500            0.5986 &   3.4976 f
  mprj/buf_i[63] (net)                                   1   0.0051 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1199   0.9500   0.0000   0.0001 &   3.4977 f
  data arrival time                                                                                                  3.4977

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3890   1.0500   0.0000   0.4312 &   3.8174 r
  clock reconvergence pessimism                                                                           0.0000     3.8174
  clock uncertainty                                                                                       0.1000     3.9174
  library hold time                                                                     1.0000            0.2253     4.1427
  data required time                                                                                                 4.1427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1427
  data arrival time                                                                                                 -3.4977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1818 
  total derate : arrival time                                                                             0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2375 

  slack (with derating applied) (VIOLATED)                                                               -0.6450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4075 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.9639                     1.0574 &   3.0574 f
  io_in[25] (net)                                        2   0.1932 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0574 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9692   0.9500   0.0000   0.0599 &   3.1173 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   0.9500            0.5640 &   3.6813 f
  mprj/buf_i[217] (net)                                  2   0.0225 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1359   0.9500   0.0000   0.0003 &   3.6816 f
  data arrival time                                                                                                  3.6816

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6130 &   3.9992 r
  clock reconvergence pessimism                                                                           0.0000     3.9992
  clock uncertainty                                                                                       0.1000     4.0992
  library hold time                                                                     1.0000            0.2225     4.3216
  data required time                                                                                                 4.3216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3216
  data arrival time                                                                                                 -3.6816
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1904 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2233 

  slack (with derating applied) (VIOLATED)                                                               -0.6400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4167 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           2.1929                     1.1794 &   3.1794 f
  wbs_dat_i[27] (net)                                    2   0.2159 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1794 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4056   2.1993   0.9500  -0.2424  -0.1880 &   2.9915 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1303   0.9500            0.5896 &   3.5811 f
  mprj/buf_i[27] (net)                                   2   0.0128 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1303   0.9500   0.0000   0.0001 &   3.5812 f
  data arrival time                                                                                                  3.5812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4059   1.0500   0.0000   0.5084 &   3.8945 r
  clock reconvergence pessimism                                                                           0.0000     3.8945
  clock uncertainty                                                                                       0.1000     3.9945
  library hold time                                                                     1.0000            0.2235     4.2180
  data required time                                                                                                 4.2180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2180
  data arrival time                                                                                                 -3.5812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1855 
  total derate : arrival time                                                                             0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2321 

  slack (with derating applied) (VIOLATED)                                                               -0.6368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4047 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              2.1081                     1.1365 &   3.1365 f
  la_oenb[2] (net)                                       2   0.2076 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.1365 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2094   2.1138   0.9500  -0.1280  -0.0732 &   3.0633 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1158   0.9500            0.5635 &   3.6268 f
  mprj/buf_i[66] (net)                                   1   0.0056 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0097   0.1158   0.9500  -0.0008  -0.0008 &   3.6260 f
  data arrival time                                                                                                  3.6260

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4096   1.0500   0.0000   0.5501 &   3.9363 r
  clock reconvergence pessimism                                                                           0.0000     3.9363
  clock uncertainty                                                                                       0.1000     4.0363
  library hold time                                                                     1.0000            0.2259     4.2622
  data required time                                                                                                 4.2622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2622
  data arrival time                                                                                                 -3.6260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1874 
  total derate : arrival time                                                                             0.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2268 

  slack (with derating applied) (VIOLATED)                                                               -0.6362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4094 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           2.2018                     1.1902 &   3.1902 f
  la_data_in[6] (net)                                    2   0.2171 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1902 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2883   2.2071   0.9500  -0.1844  -0.1313 &   3.0589 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1147   0.9500            0.5754 &   3.6343 f
  mprj/buf_i[134] (net)                                  1   0.0037 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1147   0.9500   0.0000   0.0000 &   3.6343 f
  data arrival time                                                                                                  3.6343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4082   1.0500   0.0000   0.5523 &   3.9385 r
  clock reconvergence pessimism                                                                           0.0000     3.9385
  clock uncertainty                                                                                       0.1000     4.0385
  library hold time                                                                     1.0000            0.2261     4.2646
  data required time                                                                                                 4.2646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2646
  data arrival time                                                                                                 -3.6343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2303 

  slack (with derating applied) (VIOLATED)                                                               -0.6303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4000 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             2.1679                     1.1625 &   3.1625 f
  la_oenb[58] (net)                                      2   0.2132 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1625 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1745   0.9500   0.0000   0.0720 &   3.2345 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1398   0.9500            0.5961 &   3.8306 f
  mprj/buf_i[122] (net)                                  2   0.0210 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0187   0.1398   0.9500  -0.0018  -0.0015 &   3.8291 f
  data arrival time                                                                                                  3.8291

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4213   1.0500   0.0000   0.7331 &   4.1193 r
  clock reconvergence pessimism                                                                           0.0000     4.1193
  clock uncertainty                                                                                       0.1000     4.2193
  library hold time                                                                     1.0000            0.2217     4.4410
  data required time                                                                                                 4.4410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4410
  data arrival time                                                                                                 -3.8291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2314 

  slack (with derating applied) (VIOLATED)                                                               -0.6119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3804 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             2.5023                     1.3371 &   3.3371 f
  la_oenb[61] (net)                                      2   0.2461 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3371 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4404   2.5115   0.9500  -0.2613  -0.1861 &   3.1510 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1664   0.9500            0.6678 &   3.8187 f
  mprj/buf_i[125] (net)                                  2   0.0370 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0147   0.1664   0.9500  -0.0012  -0.0004 &   3.8184 f
  data arrival time                                                                                                  3.8184

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4270   1.0500   0.0000   0.7060 &   4.0922 r
  clock reconvergence pessimism                                                                           0.0000     4.0922
  clock uncertainty                                                                                       0.1000     4.1922
  library hold time                                                                     1.0000            0.2151     4.4073
  data required time                                                                                                 4.4073
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4073
  data arrival time                                                                                                 -3.8184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1949 
  total derate : arrival time                                                                             0.0530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2478 

  slack (with derating applied) (VIOLATED)                                                               -0.5890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3411 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           1.9360                     1.0452 &   3.0452 f
  wbs_dat_i[29] (net)                                    2   0.1906 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0452 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0488   1.9409   0.9500  -0.0040   0.0508 &   3.0960 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1105   0.9500            0.5342 &   3.6303 f
  mprj/buf_i[29] (net)                                   1   0.0050 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1105   0.9500   0.0000   0.0000 &   3.6303 f
  data arrival time                                                                                                  3.6303

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4037   1.0500   0.0000   0.4983 &   3.8844 r
  clock reconvergence pessimism                                                                           0.0000     3.8844
  clock uncertainty                                                                                       0.1000     3.9844
  library hold time                                                                     1.0000            0.2269     4.2113
  data required time                                                                                                 4.2113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2113
  data arrival time                                                                                                 -3.6303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1850 
  total derate : arrival time                                                                             0.0312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2162 

  slack (with derating applied) (VIOLATED)                                                               -0.5810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3648 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[59] (in)                                                          4.3805                     2.2595 &   4.2595 r
  la_data_in[59] (net)                                   2   0.2566 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2595 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0285   4.3857   0.9500  -0.6260  -0.5731 &   3.6864 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1789   0.9500            0.1267 &   3.8132 r
  mprj/buf_i[187] (net)                                  2   0.0304 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0499   0.1789   0.9500  -0.0255  -0.0261 &   3.7871 r
  data arrival time                                                                                                  3.7871

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4224   1.0500   0.0000   0.7304 &   4.1166 r
  clock reconvergence pessimism                                                                           0.0000     4.1166
  clock uncertainty                                                                                       0.1000     4.2166
  library hold time                                                                     1.0000            0.1500     4.3666
  data required time                                                                                                 4.3666
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3666
  data arrival time                                                                                                 -3.7871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2397 

  slack (with derating applied) (VIOLATED)                                                               -0.5795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3398 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             2.2207                     1.1911 &   3.1911 f
  la_oenb[57] (net)                                      2   0.2184 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1911 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2275   0.9500   0.0000   0.0730 &   3.2640 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1377   0.9500            0.6010 &   3.8650 f
  mprj/buf_i[121] (net)                                  2   0.0180 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1377   0.9500   0.0000   0.0003 &   3.8653 f
  data arrival time                                                                                                  3.8653

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4206   1.0500   0.0000   0.7348 &   4.1210 r
  clock reconvergence pessimism                                                                           0.0000     4.1210
  clock uncertainty                                                                                       0.1000     4.2210
  library hold time                                                                     1.0000            0.2221     4.4431
  data required time                                                                                                 4.4431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4431
  data arrival time                                                                                                 -3.8653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1962 
  total derate : arrival time                                                                             0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2317 

  slack (with derating applied) (VIOLATED)                                                               -0.5778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3461 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          2.4668                     1.3241 &   3.3241 f
  la_data_in[62] (net)                                   2   0.2429 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3241 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4675   2.4750   0.9500  -0.2824  -0.2139 &   3.1102 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1791   0.9500            0.6765 &   3.7868 f
  mprj/buf_i[190] (net)                                  2   0.0486 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0300   0.1791   0.9500  -0.0038  -0.0027 &   3.7840 f
  data arrival time                                                                                                  3.7840

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4265   1.0500   0.0000   0.6586 &   4.0447 r
  clock reconvergence pessimism                                                                           0.0000     4.0447
  clock uncertainty                                                                                       0.1000     4.1447
  library hold time                                                                     1.0000            0.2118     4.3565
  data required time                                                                                                 4.3565
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3565
  data arrival time                                                                                                 -3.7840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1926 
  total derate : arrival time                                                                             0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2469 

  slack (with derating applied) (VIOLATED)                                                               -0.5725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3256 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[63] (in)                                                             4.3669                     2.2514 &   4.2514 r
  la_oenb[63] (net)                                      2   0.2557 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2514 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3100   4.3725   0.9500  -0.7883  -0.7422 &   3.5092 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2263   0.9500            0.1649 &   3.6741 r
  mprj/buf_i[127] (net)                                  2   0.0571 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2265   0.9500   0.0000   0.0035 &   3.6775 r
  data arrival time                                                                                                  3.6775

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4217   1.0500   0.0000   0.6147 &   4.0009 r
  clock reconvergence pessimism                                                                           0.0000     4.0009
  clock uncertainty                                                                                       0.1000     4.1009
  library hold time                                                                     1.0000            0.1479     4.2488
  data required time                                                                                                 4.2488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2488
  data arrival time                                                                                                 -3.6775
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1905 
  total derate : arrival time                                                                             0.0528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2433 

  slack (with derating applied) (VIOLATED)                                                               -0.5713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3280 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           2.1947                     1.1829 &   3.1829 f
  wbs_adr_i[26] (net)                                    2   0.2162 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1829 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3580   2.2009   0.9500  -0.2273  -0.1736 &   3.0093 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1161   0.9500            0.5760 &   3.5852 f
  mprj/buf_i[58] (net)                                   1   0.0046 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1161   0.9500   0.0000   0.0000 &   3.5853 f
  data arrival time                                                                                                  3.5853

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3916   1.0500   0.0000   0.4424 &   3.8285 r
  clock reconvergence pessimism                                                                           0.0000     3.8285
  clock uncertainty                                                                                       0.1000     3.9285
  library hold time                                                                     1.0000            0.2260     4.1545
  data required time                                                                                                 4.1545
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1545
  data arrival time                                                                                                 -3.5853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5692

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1823 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2274 

  slack (with derating applied) (VIOLATED)                                                               -0.5692 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3418 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           4.9576                     2.5559 &   4.5559 r
  wbs_adr_i[16] (net)                                    2   0.2905 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5559 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2204   4.9645   0.9500  -1.2885  -1.2551 &   3.3009 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   0.9500            0.0648 &   3.3656 r
  mprj/buf_i[48] (net)                                   1   0.0074 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0557   0.1462   0.9500  -0.0253  -0.0265 &   3.3391 r
  data arrival time                                                                                                  3.3391

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2675 &   3.6536 r
  clock reconvergence pessimism                                                                           0.0000     3.6536
  clock uncertainty                                                                                       0.1000     3.7536
  library hold time                                                                     1.0000            0.1517     3.9053
  data required time                                                                                                 3.9053
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9053
  data arrival time                                                                                                 -3.3391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2482 

  slack (with derating applied) (VIOLATED)                                                               -0.5662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3180 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           2.1444                     1.1565 &   3.1565 f
  wbs_adr_i[25] (net)                                    2   0.2113 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1565 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3472   2.1503   0.9500  -0.2099  -0.1576 &   2.9988 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1158   0.9500            0.5686 &   3.5675 f
  mprj/buf_i[57] (net)                                   1   0.0052 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1158   0.9500   0.0000   0.0001 &   3.5675 f
  data arrival time                                                                                                  3.5675

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3856   1.0500   0.0000   0.4145 &   3.8006 r
  clock reconvergence pessimism                                                                           0.0000     3.8006
  clock uncertainty                                                                                       0.1000     3.9006
  library hold time                                                                     1.0000            0.2260     4.1267
  data required time                                                                                                 4.1267
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1267
  data arrival time                                                                                                 -3.5675
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1810 
  total derate : arrival time                                                                             0.0437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2247 

  slack (with derating applied) (VIOLATED)                                                               -0.5592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3344 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           4.4311                     2.2841 &   4.2841 r
  wbs_dat_i[20] (net)                                    2   0.2594 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2841 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6197   4.4369   0.9500  -0.9655  -0.9286 &   3.3555 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1317   0.9500            0.0811 &   3.4366 r
  mprj/buf_i[20] (net)                                   1   0.0037 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1317   0.9500   0.0000   0.0000 &   3.4366 r
  data arrival time                                                                                                  3.4366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3603   1.0500   0.0000   0.3412 &   3.7274 r
  clock reconvergence pessimism                                                                           0.0000     3.7274
  clock uncertainty                                                                                       0.1000     3.8274
  library hold time                                                                     1.0000            0.1523     3.9797
  data required time                                                                                                 3.9797
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9797
  data arrival time                                                                                                 -3.4366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1775 
  total derate : arrival time                                                                             0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2345 

  slack (with derating applied) (VIOLATED)                                                               -0.5431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3086 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           5.1740                     2.6656 &   4.6656 r
  wbs_adr_i[13] (net)                                    2   0.3031 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6656 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3688   5.1815   0.9500  -1.3675  -1.3291 &   3.3365 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1459   0.9500            0.0518 &   3.3883 r
  mprj/buf_i[45] (net)                                   1   0.0058 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1459   0.9500   0.0000   0.0000 &   3.3883 r
  data arrival time                                                                                                  3.3883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2880 &   3.6741 r
  clock reconvergence pessimism                                                                           0.0000     3.6741
  clock uncertainty                                                                                       0.1000     3.7741
  library hold time                                                                     1.0000            0.1517     3.9259
  data required time                                                                                                 3.9259
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9259
  data arrival time                                                                                                 -3.3883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2517 

  slack (with derating applied) (VIOLATED)                                                               -0.5375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2859 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           2.2636                     1.2188 &   3.2188 f
  wbs_dat_i[25] (net)                                    2   0.2230 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2188 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4444   2.2698   0.9500  -0.2669  -0.2125 &   3.0063 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1176   0.9500            0.5865 &   3.5928 f
  mprj/buf_i[25] (net)                                   1   0.0046 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1176   0.9500   0.0000   0.0000 &   3.5929 f
  data arrival time                                                                                                  3.5929

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3860   1.0500   0.0000   0.4163 &   3.8025 r
  clock reconvergence pessimism                                                                           0.0000     3.8025
  clock uncertainty                                                                                       0.1000     3.9025
  library hold time                                                                     1.0000            0.2257     4.1282
  data required time                                                                                                 4.1282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1282
  data arrival time                                                                                                 -3.5929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1811 
  total derate : arrival time                                                                             0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2289 

  slack (with derating applied) (VIOLATED)                                                               -0.5354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3065 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             2.5413                     1.3699 &   3.3699 f
  la_oenb[54] (net)                                      2   0.2507 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3699 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2425   2.5484   0.9500  -0.1531  -0.0820 &   3.2880 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   0.9500            0.6519 &   3.9399 f
  mprj/buf_i[118] (net)                                  2   0.0197 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0362   0.1471   0.9500  -0.0035  -0.0034 &   3.9364 f
  data arrival time                                                                                                  3.9364

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4197   1.0500   0.0000   0.7621 &   4.1483 r
  clock reconvergence pessimism                                                                           0.0000     4.1483
  clock uncertainty                                                                                       0.1000     4.2483
  library hold time                                                                     1.0000            0.2202     4.4685
  data required time                                                                                                 4.4685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4685
  data arrival time                                                                                                 -3.9364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1975 
  total derate : arrival time                                                                             0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2438 

  slack (with derating applied) (VIOLATED)                                                               -0.5321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2882 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           4.4634                     2.3001 &   4.3001 r
  wbs_adr_i[18] (net)                                    2   0.2613 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3001 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7684   4.4693   0.9500  -1.0188  -0.9834 &   3.3167 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1343   0.9500            0.0817 &   3.3984 r
  mprj/buf_i[50] (net)                                   1   0.0047 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1343   0.9500   0.0000   0.0000 &   3.3984 r
  data arrival time                                                                                                  3.3984

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2842 &   3.6704 r
  clock reconvergence pessimism                                                                           0.0000     3.6704
  clock uncertainty                                                                                       0.1000     3.7704
  library hold time                                                                     1.0000            0.1521     3.9225
  data required time                                                                                                 3.9225
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9225
  data arrival time                                                                                                 -3.3984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1748 
  total derate : arrival time                                                                             0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2346 

  slack (with derating applied) (VIOLATED)                                                               -0.5241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2895 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               2.5325                     1.3555 &   3.3555 f
  io_in[29] (net)                                        2   0.2492 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3555 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3345   2.5412   0.9500  -0.2350  -0.1620 &   3.1935 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1484   0.9500            0.6523 &   3.8459 f
  mprj/buf_i[221] (net)                                  2   0.0209 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1484   0.9500   0.0000   0.0003 &   3.8462 f
  data arrival time                                                                                                  3.8462

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6227 &   4.0088 r
  clock reconvergence pessimism                                                                           0.0000     4.0088
  clock uncertainty                                                                                       0.1000     4.1088
  library hold time                                                                     1.0000            0.2199     4.3288
  data required time                                                                                                 4.3288
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3288
  data arrival time                                                                                                 -3.8462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1909 
  total derate : arrival time                                                                             0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2415 

  slack (with derating applied) (VIOLATED)                                                               -0.4826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2411 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           2.0851                     1.1238 &   3.1238 f
  wbs_dat_i[26] (net)                                    2   0.2053 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1238 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0979   2.0906   0.9500  -0.0472   0.0119 &   3.1357 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1135   0.9500            0.5580 &   3.6937 f
  mprj/buf_i[26] (net)                                   1   0.0046 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1135   0.9500   0.0000   0.0000 &   3.6937 f
  data arrival time                                                                                                  3.6937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3960   1.0500   0.0000   0.4615 &   3.8476 r
  clock reconvergence pessimism                                                                           0.0000     3.8476
  clock uncertainty                                                                                       0.1000     3.9476
  library hold time                                                                     1.0000            0.2264     4.1740
  data required time                                                                                                 4.1740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1740
  data arrival time                                                                                                 -3.6937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1832 
  total derate : arrival time                                                                             0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2182 

  slack (with derating applied) (VIOLATED)                                                               -0.4803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2621 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                           4.8927                     2.5250 &   4.5250 r
  wbs_adr_i[15] (net)                                    2   0.2868 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5250 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1574   4.8989   0.9500  -1.2277  -1.1940 &   3.3310 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1382   0.9500            0.0606 &   3.3916 r
  mprj/buf_i[47] (net)                                   1   0.0038 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0094   0.1382   0.9500  -0.0019  -0.0019 &   3.3896 r
  data arrival time                                                                                                  3.3896

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   1.0500   0.0000   0.2311 &   3.6172 r
  clock reconvergence pessimism                                                                           0.0000     3.6172
  clock uncertainty                                                                                       0.1000     3.7172
  library hold time                                                                     1.0000            0.1521     3.8693
  data required time                                                                                                 3.8693
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8693
  data arrival time                                                                                                 -3.3896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1722 
  total derate : arrival time                                                                             0.0697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2419 

  slack (with derating applied) (VIOLATED)                                                               -0.4797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2378 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          2.3246                     1.2526 &   3.2526 f
  la_data_in[61] (net)                                   2   0.2291 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2526 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1480   2.3311   0.9500  -0.0121   0.0606 &   3.3131 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1671   0.9500            0.6453 &   3.9585 f
  mprj/buf_i[189] (net)                                  2   0.0412 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0131   0.1671   0.9500  -0.0014  -0.0006 &   3.9579 f
  data arrival time                                                                                                  3.9579

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4257   1.0500   0.0000   0.7301 &   4.1163 r
  clock reconvergence pessimism                                                                           0.0000     4.1163
  clock uncertainty                                                                                       0.1000     4.2163
  library hold time                                                                     1.0000            0.2150     4.4312
  data required time                                                                                                 4.4312
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4312
  data arrival time                                                                                                 -3.9579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1960 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2346 

  slack (with derating applied) (VIOLATED)                                                               -0.4734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2388 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           4.3498                     2.2411 &   4.2411 r
  wbs_dat_i[17] (net)                                    2   0.2546 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2411 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5302   4.3556   0.9500  -0.9271  -0.8889 &   3.3522 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1306   0.9500            0.0847 &   3.4369 r
  mprj/buf_i[17] (net)                                   1   0.0037 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1306   0.9500   0.0000   0.0000 &   3.4369 r
  data arrival time                                                                                                  3.4369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2684 &   3.6546 r
  clock reconvergence pessimism                                                                           0.0000     3.6546
  clock uncertainty                                                                                       0.1000     3.7546
  library hold time                                                                     1.0000            0.1523     3.9069
  data required time                                                                                                 3.9069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9069
  data arrival time                                                                                                 -3.4369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2293 

  slack (with derating applied) (VIOLATED)                                                               -0.4700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2407 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           2.6493                     1.4261 &   3.4261 f
  wbs_dat_i[30] (net)                                    2   0.2612 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4261 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7143   2.6573   0.9500  -0.4279  -0.3680 &   3.0581 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1254   0.9500            0.6447 &   3.7027 f
  mprj/buf_i[30] (net)                                   1   0.0046 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1254   0.9500   0.0000   0.0000 &   3.7028 f
  data arrival time                                                                                                  3.7028

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3960   1.0500   0.0000   0.4615 &   3.8476 r
  clock reconvergence pessimism                                                                           0.0000     3.8476
  clock uncertainty                                                                                       0.1000     3.9476
  library hold time                                                                     1.0000            0.2244     4.1720
  data required time                                                                                                 4.1720
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1720
  data arrival time                                                                                                 -3.7028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4692

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1832 
  total derate : arrival time                                                                             0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2428 

  slack (with derating applied) (VIOLATED)                                                               -0.4692 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2264 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           4.4609                     2.3006 &   4.3006 r
  wbs_adr_i[20] (net)                                    2   0.2613 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3006 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6428   4.4665   0.9500  -0.9684  -0.9318 &   3.3688 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1317   0.9500            0.0794 &   3.4482 r
  mprj/buf_i[52] (net)                                   1   0.0035 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1317   0.9500   0.0000   0.0000 &   3.4482 r
  data arrival time                                                                                                  3.4482

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2687 &   3.6549 r
  clock reconvergence pessimism                                                                           0.0000     3.6549
  clock uncertainty                                                                                       0.1000     3.7549
  library hold time                                                                     1.0000            0.1523     3.9072
  data required time                                                                                                 3.9072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9072
  data arrival time                                                                                                 -3.4482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2311 

  slack (with derating applied) (VIOLATED)                                                               -0.4590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2278 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           5.1732                     2.6643 &   4.6643 r
  wbs_adr_i[10] (net)                                    2   0.3030 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6643 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3483   5.1809   0.9500  -1.3619  -1.3220 &   3.3423 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1428   0.9500            0.0487 &   3.3910 r
  mprj/buf_i[42] (net)                                   1   0.0042 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1428   0.9500   0.0000   0.0000 &   3.3910 r
  data arrival time                                                                                                  3.3910

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3470   1.0500   0.0000   0.2069 &   3.5931 r
  clock reconvergence pessimism                                                                           0.0000     3.5931
  clock uncertainty                                                                                       0.1000     3.6931
  library hold time                                                                     1.0000            0.1520     3.8450
  data required time                                                                                                 3.8450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8450
  data arrival time                                                                                                 -3.3910
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1711 
  total derate : arrival time                                                                             0.0763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2474 

  slack (with derating applied) (VIOLATED)                                                               -0.4540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2066 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           2.3386                     1.2578 &   3.2578 f
  wbs_adr_i[21] (net)                                    2   0.2304 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2578 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5211   2.3457   0.9500  -0.3092  -0.2518 &   3.0059 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1171   0.9500            0.5959 &   3.6019 f
  mprj/buf_i[53] (net)                                   1   0.0035 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1171   0.9500   0.0000   0.0000 &   3.6019 f
  data arrival time                                                                                                  3.6019

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3604   1.0500   0.0000   0.3412 &   3.7273 r
  clock reconvergence pessimism                                                                           0.0000     3.7273
  clock uncertainty                                                                                       0.1000     3.8273
  library hold time                                                                     1.0000            0.2260     4.0533
  data required time                                                                                                 4.0533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0533
  data arrival time                                                                                                 -3.6019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4514

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1775 
  total derate : arrival time                                                                             0.0507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2281 

  slack (with derating applied) (VIOLATED)                                                               -0.4514 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2233 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           4.8107                     2.4782 &   4.4782 r
  wbs_adr_i[12] (net)                                    2   0.2817 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4782 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9343   4.8174   0.9500  -1.1229  -1.0814 &   3.3969 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1360   0.9500            0.0631 &   3.4599 r
  mprj/buf_i[44] (net)                                   1   0.0032 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1360   0.9500   0.0000   0.0000 &   3.4599 r
  data arrival time                                                                                                  3.4599

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3620   1.0500   0.0000   0.2600 &   3.6462 r
  clock reconvergence pessimism                                                                           0.0000     3.6462
  clock uncertainty                                                                                       0.1000     3.7462
  library hold time                                                                     1.0000            0.1521     3.8983
  data required time                                                                                                 3.8983
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8983
  data arrival time                                                                                                 -3.4599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1736 
  total derate : arrival time                                                                             0.0646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2382 

  slack (with derating applied) (VIOLATED)                                                               -0.4383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2001 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          2.2141                     1.1899 &   3.1899 f
  la_data_in[63] (net)                                   2   0.2180 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1899 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1178   2.2208   0.9500  -0.0097   0.0625 &   3.2524 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1806   0.9500            0.6419 &   3.8942 f
  mprj/buf_i[191] (net)                                  2   0.0526 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0212   0.1808   0.9500  -0.0020   0.0010 &   3.8952 f
  data arrival time                                                                                                  3.8952

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4236   1.0500   0.0000   0.6293 &   4.0154 r
  clock reconvergence pessimism                                                                           0.0000     4.0154
  clock uncertainty                                                                                       0.1000     4.1154
  library hold time                                                                     1.0000            0.2114     4.3269
  data required time                                                                                                 4.3269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3269
  data arrival time                                                                                                 -3.8952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1912 
  total derate : arrival time                                                                             0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2296 

  slack (with derating applied) (VIOLATED)                                                               -0.4316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2021 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           2.3620                     1.2693 &   3.2693 f
  wbs_adr_i[22] (net)                                    2   0.2326 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2693 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4783   2.3692   0.9500  -0.2861  -0.2268 &   3.0425 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1198   0.9500            0.6017 &   3.6441 f
  mprj/buf_i[54] (net)                                   1   0.0048 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1198   0.9500   0.0000   0.0000 &   3.6442 f
  data arrival time                                                                                                  3.6442

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3664   1.0500   0.0000   0.3566 &   3.7428 r
  clock reconvergence pessimism                                                                           0.0000     3.7428
  clock uncertainty                                                                                       0.1000     3.8428
  library hold time                                                                     1.0000            0.2255     4.0683
  data required time                                                                                                 4.0683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0683
  data arrival time                                                                                                 -3.6442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1782 
  total derate : arrival time                                                                             0.0498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2281 

  slack (with derating applied) (VIOLATED)                                                               -0.4241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1960 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           2.3454                     1.2652 &   3.2652 f
  wbs_dat_i[24] (net)                                    2   0.2313 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2652 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4237   2.3517   0.9500  -0.2533  -0.1966 &   3.0687 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1205   0.9500            0.6000 &   3.6687 f
  mprj/buf_i[24] (net)                                   1   0.0053 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1205   0.9500   0.0000   0.0000 &   3.6687 f
  data arrival time                                                                                                  3.6687

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3744   1.0500   0.0000   0.3782 &   3.7643 r
  clock reconvergence pessimism                                                                           0.0000     3.7643
  clock uncertainty                                                                                       0.1000     3.8643
  library hold time                                                                     1.0000            0.2253     4.0896
  data required time                                                                                                 4.0896
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0896
  data arrival time                                                                                                 -3.6687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1793 
  total derate : arrival time                                                                             0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2272 

  slack (with derating applied) (VIOLATED)                                                               -0.4209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1938 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           4.7203                     2.4324 &   4.4324 r
  wbs_adr_i[14] (net)                                    2   0.2764 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4324 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9439   4.7268   0.9500  -1.0845  -1.0439 &   3.3885 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1355   0.9500            0.0679 &   3.4565 r
  mprj/buf_i[46] (net)                                   1   0.0036 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0057   0.1355   0.9500  -0.0005  -0.0005 &   3.4560 r
  data arrival time                                                                                                  3.4560

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   1.0500   0.0000   0.2308 &   3.6169 r
  clock reconvergence pessimism                                                                           0.0000     3.6169
  clock uncertainty                                                                                       0.1000     3.7169
  library hold time                                                                     1.0000            0.1522     3.8691
  data required time                                                                                                 3.8691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8691
  data arrival time                                                                                                 -3.4560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1722 
  total derate : arrival time                                                                             0.0628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2350 

  slack (with derating applied) (VIOLATED)                                                               -0.4131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1780 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           4.2916                     2.2141 &   4.2141 r
  wbs_dat_i[16] (net)                                    2   0.2514 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2141 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3994   4.2965   0.9500  -0.8189  -0.7795 &   3.4346 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1380   0.9500            0.0953 &   3.5299 r
  mprj/buf_i[16] (net)                                   1   0.0078 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0396   0.1380   0.9500  -0.0180  -0.0188 &   3.5111 r
  data arrival time                                                                                                  3.5111

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2674 &   3.6536 r
  clock reconvergence pessimism                                                                           0.0000     3.6536
  clock uncertainty                                                                                       0.1000     3.7536
  library hold time                                                                     1.0000            0.1520     3.9056
  data required time                                                                                                 3.9056
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9056
  data arrival time                                                                                                 -3.5111
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2251 

  slack (with derating applied) (VIOLATED)                                                               -0.3946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1695 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           2.3151                     1.2456 &   3.2456 f
  wbs_adr_i[23] (net)                                    2   0.2280 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2456 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5079   2.3220   0.9500  -0.3018  -0.2456 &   3.0000 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1180   0.9500            0.5937 &   3.5937 f
  mprj/buf_i[55] (net)                                   1   0.0043 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1180   0.9500   0.0000   0.0000 &   3.5937 f
  data arrival time                                                                                                  3.5937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2682 &   3.6544 r
  clock reconvergence pessimism                                                                           0.0000     3.6544
  clock uncertainty                                                                                       0.1000     3.7544
  library hold time                                                                     1.0000            0.2258     3.9802
  data required time                                                                                                 3.9802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9802
  data arrival time                                                                                                 -3.5937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2241 

  slack (with derating applied) (VIOLATED)                                                               -0.3865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1624 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             2.5157                     1.3473 &   3.3473 f
  la_oenb[62] (net)                                      2   0.2476 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3473 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2897   2.5243   0.9500  -0.1739  -0.0970 &   3.2503 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2017   0.9500            0.7023 &   3.9526 f
  mprj/buf_i[126] (net)                                  2   0.0644 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0666   0.2019   0.9500  -0.0071  -0.0040 &   3.9486 f
  data arrival time                                                                                                  3.9486

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4245   1.0500   0.0000   0.6367 &   4.0229 r
  clock reconvergence pessimism                                                                           0.0000     4.0229
  clock uncertainty                                                                                       0.1000     4.1229
  library hold time                                                                     1.0000            0.2059     4.3288
  data required time                                                                                                 4.3288
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3288
  data arrival time                                                                                                 -3.9486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1916 
  total derate : arrival time                                                                             0.0507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2423 

  slack (with derating applied) (VIOLATED)                                                               -0.3802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1379 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           2.3111                     1.2433 &   3.2433 f
  wbs_dat_i[23] (net)                                    2   0.2276 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2433 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4410   2.3179   0.9500  -0.2740  -0.2163 &   3.0270 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1170   0.9500            0.5922 &   3.6192 f
  mprj/buf_i[23] (net)                                   1   0.0038 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1170   0.9500   0.0000   0.0000 &   3.6193 f
  data arrival time                                                                                                  3.6193

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2681 &   3.6543 r
  clock reconvergence pessimism                                                                           0.0000     3.6543
  clock uncertainty                                                                                       0.1000     3.7543
  library hold time                                                                     1.0000            0.2260     3.9802
  data required time                                                                                                 3.9802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9802
  data arrival time                                                                                                 -3.6193
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2226 

  slack (with derating applied) (VIOLATED)                                                               -0.3610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1383 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           4.4738                     2.3062 &   4.3062 r
  wbs_adr_i[17] (net)                                    2   0.2620 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3062 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4785   4.4796   0.9500  -0.9069  -0.8656 &   3.4407 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1313   0.9500            0.0782 &   3.5188 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1313   0.9500   0.0000   0.0000 &   3.5189 r
  data arrival time                                                                                                  3.5189

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   1.0500   0.0000   0.2304 &   3.6166 r
  clock reconvergence pessimism                                                                           0.0000     3.6166
  clock uncertainty                                                                                       0.1000     3.7166
  library hold time                                                                     1.0000            0.1523     3.8689
  data required time                                                                                                 3.8689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8689
  data arrival time                                                                                                 -3.5189
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1722 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2262 

  slack (with derating applied) (VIOLATED)                                                               -0.3501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1238 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           2.2407                     1.2097 &   3.2097 f
  wbs_adr_i[24] (net)                                    2   0.2209 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2097 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3462   2.2466   0.9500  -0.2092  -0.1543 &   3.0554 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1157   0.9500            0.5816 &   3.6370 f
  mprj/buf_i[56] (net)                                   1   0.0038 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1157   0.9500   0.0000   0.0000 &   3.6370 f
  data arrival time                                                                                                  3.6370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3635   1.0500   0.0000   0.2688 &   3.6549 r
  clock reconvergence pessimism                                                                           0.0000     3.6549
  clock uncertainty                                                                                       0.1000     3.7549
  library hold time                                                                     1.0000            0.2262     3.9811
  data required time                                                                                                 3.9811
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9811
  data arrival time                                                                                                 -3.6370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2186 

  slack (with derating applied) (VIOLATED)                                                               -0.3441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1255 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           2.1100                     1.1330 &   3.1330 f
  wbs_dat_i[21] (net)                                    2   0.2075 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1330 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0955   2.1163   0.9500  -0.0281   0.0375 &   3.1705 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1119   0.9500            0.5600 &   3.7305 f
  mprj/buf_i[21] (net)                                   1   0.0033 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1119   0.9500   0.0000   0.0000 &   3.7305 f
  data arrival time                                                                                                  3.7305

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3672   1.0500   0.0000   0.3585 &   3.7446 r
  clock reconvergence pessimism                                                                           0.0000     3.7446
  clock uncertainty                                                                                       0.1000     3.8446
  library hold time                                                                     1.0000            0.2268     4.0715
  data required time                                                                                                 4.0715
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0715
  data arrival time                                                                                                 -3.7305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1783 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2127 

  slack (with derating applied) (VIOLATED)                                                               -0.3409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1282 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[13] (in)                                                           4.6745                     2.4096 &   4.4096 r
  wbs_dat_i[13] (net)                                    2   0.2738 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4096 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6581   4.6805   0.9500  -0.9569  -0.9117 &   3.4979 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1375   0.9500            0.0726 &   3.5705 r
  mprj/buf_i[13] (net)                                   1   0.0049 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1375   0.9500   0.0000   0.0000 &   3.5705 r
  data arrival time                                                                                                  3.5705

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2669 &   3.6531 r
  clock reconvergence pessimism                                                                           0.0000     3.6531
  clock uncertainty                                                                                       0.1000     3.7531
  library hold time                                                                     1.0000            0.1521     3.9051
  data required time                                                                                                 3.9051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9051
  data arrival time                                                                                                 -3.5705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2305 

  slack (with derating applied) (VIOLATED)                                                               -0.3347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1041 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           2.0580                     1.1079 &   3.1079 f
  wbs_dat_i[22] (net)                                    2   0.2025 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1079 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1011   2.0635   0.9500  -0.0411   0.0190 &   3.1269 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1141   0.9500            0.5549 &   3.6818 f
  mprj/buf_i[22] (net)                                   1   0.0054 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1141   0.9500   0.0000   0.0000 &   3.6818 f
  data arrival time                                                                                                  3.6818

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2687 &   3.6549 r
  clock reconvergence pessimism                                                                           0.0000     3.6549
  clock uncertainty                                                                                       0.1000     3.7549
  library hold time                                                                     1.0000            0.2265     3.9813
  data required time                                                                                                 3.9813
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9813
  data arrival time                                                                                                 -3.6818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2086 

  slack (with derating applied) (VIOLATED)                                                               -0.2995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0910 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           2.4975                     1.3390 &   3.3390 f
  wbs_dat_i[14] (net)                                    2   0.2459 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3390 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6480   2.5059   0.9500  -0.3760  -0.3115 &   3.0275 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1215   0.9500            0.6212 &   3.6487 f
  mprj/buf_i[14] (net)                                   1   0.0042 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0213   0.1215   0.9500  -0.0018  -0.0019 &   3.6468 f
  data arrival time                                                                                                  3.6468

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   1.0500   0.0000   0.2308 &   3.6169 r
  clock reconvergence pessimism                                                                           0.0000     3.6169
  clock uncertainty                                                                                       0.1000     3.7169
  library hold time                                                                     1.0000            0.2253     3.9422
  data required time                                                                                                 3.9422
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9422
  data arrival time                                                                                                 -3.6468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1722 
  total derate : arrival time                                                                             0.0560 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2282 

  slack (with derating applied) (VIOLATED)                                                               -0.2954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0672 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               2.5080                     1.3394 &   3.3394 f
  io_in[31] (net)                                        2   0.2466 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3394 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5177   0.9500   0.0000   0.0917 &   3.4311 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1475   0.9500            0.6484 &   4.0794 f
  mprj/buf_i[223] (net)                                  2   0.0206 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0357   0.1475   0.9500  -0.0035  -0.0033 &   4.0761 f
  data arrival time                                                                                                  4.0761

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6288 &   4.0150 r
  clock reconvergence pessimism                                                                           0.0000     4.0150
  clock uncertainty                                                                                       0.1000     4.1150
  library hold time                                                                     1.0000            0.2202     4.3352
  data required time                                                                                                 4.3352
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3352
  data arrival time                                                                                                 -4.0761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1912 
  total derate : arrival time                                                                             0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2303 

  slack (with derating applied) (VIOLATED)                                                               -0.2591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0287 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           2.4620                     1.3179 &   3.3179 f
  wbs_dat_i[10] (net)                                    2   0.2423 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3179 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4268   2.4707   0.9500  -0.2624  -0.1904 &   3.1275 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1184   0.9500            0.6135 &   3.7410 f
  mprj/buf_i[10] (net)                                   1   0.0028 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1184   0.9500   0.0000   0.0000 &   3.7410 f
  data arrival time                                                                                                  3.7410

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2880 &   3.6742 r
  clock reconvergence pessimism                                                                           0.0000     3.6742
  clock uncertainty                                                                                       0.1000     3.7742
  library hold time                                                                     1.0000            0.2257     3.9999
  data required time                                                                                                 3.9999
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9999
  data arrival time                                                                                                 -3.7410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2249 

  slack (with derating applied) (VIOLATED)                                                               -0.2588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0340 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                2.3570                     1.2680 &   3.2680 f
  io_in[8] (net)                                         2   0.2322 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.2680 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0565   2.3641   0.9500  -0.0046   0.0687 &   3.3366 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1502   0.9500            0.6317 &   3.9683 f
  mprj/buf_i[200] (net)                                  2   0.0260 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1502   0.9500   0.0000   0.0005 &   3.9688 f
  data arrival time                                                                                                  3.9688

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3927   1.0500   0.0000   0.5059 &   3.8920 r
  clock reconvergence pessimism                                                                           0.0000     3.8920
  clock uncertainty                                                                                       0.1000     3.9920
  library hold time                                                                     1.0000            0.2196     4.2116
  data required time                                                                                                 4.2116
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2116
  data arrival time                                                                                                 -3.9688
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1853 
  total derate : arrival time                                                                             0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2227 

  slack (with derating applied) (VIOLATED)                                                               -0.2428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0201 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           2.1324                     1.1445 &   3.1445 f
  wbs_dat_i[18] (net)                                    2   0.2097 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1445 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0918   2.1389   0.9500  -0.0160   0.0518 &   3.1963 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1152   0.9500            0.5664 &   3.7627 f
  mprj/buf_i[18] (net)                                   1   0.0049 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1152   0.9500   0.0000   0.0000 &   3.7627 f
  data arrival time                                                                                                  3.7627

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3701   1.0500   0.0000   0.2906 &   3.6767 r
  clock reconvergence pessimism                                                                           0.0000     3.6767
  clock uncertainty                                                                                       0.1000     3.7767
  library hold time                                                                     1.0000            0.2262     4.0030
  data required time                                                                                                 4.0030
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0030
  data arrival time                                                                                                 -3.7627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1751 
  total derate : arrival time                                                                             0.0342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2093 

  slack (with derating applied) (VIOLATED)                                                               -0.2402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0309 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           2.6619                     1.4224 &   3.4224 f
  wbs_dat_i[12] (net)                                    2   0.2619 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4224 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6694   2.6720   0.9500  -0.3839  -0.3096 &   3.1128 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1285   0.9500            0.6495 &   3.7623 f
  mprj/buf_i[12] (net)                                   1   0.0061 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0270   0.1285   0.9500  -0.0025  -0.0025 &   3.7598 f
  data arrival time                                                                                                  3.7598

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   1.0500   0.0000   0.2879 &   3.6741 r
  clock reconvergence pessimism                                                                           0.0000     3.6741
  clock uncertainty                                                                                       0.1000     3.7741
  library hold time                                                                     1.0000            0.2240     3.9981
  data required time                                                                                                 3.9981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9981
  data arrival time                                                                                                 -3.7598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2334 

  slack (with derating applied) (VIOLATED)                                                               -0.2383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0049 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                2.3793                     1.2747 &   3.2747 f
  io_in[7] (net)                                         2   0.2341 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.2747 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3875   0.9500   0.0000   0.0812 &   3.3559 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1470   0.9500            0.6312 &   3.9871 f
  mprj/buf_i[199] (net)                                  2   0.0228 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1470   0.9500   0.0000   0.0003 &   3.9875 f
  data arrival time                                                                                                  3.9875

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3890   1.0500   0.0000   0.5183 &   3.9044 r
  clock reconvergence pessimism                                                                           0.0000     3.9044
  clock uncertainty                                                                                       0.1000     4.0044
  library hold time                                                                     1.0000            0.2204     4.2249
  data required time                                                                                                 4.2249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2249
  data arrival time                                                                                                 -3.9875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1859 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2234 

  slack (with derating applied) (VIOLATED)                                                               -0.2374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0140 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            5.4237                     2.7879 &   4.7879 r
  wbs_adr_i[1] (net)                                     2   0.3173 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7879 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5543   5.4331   0.9500  -1.3609  -1.3055 &   3.4824 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1520   0.9500            0.0433 &   3.5257 r
  mprj/buf_i[33] (net)                                   1   0.0071 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0382   0.1520   0.9500  -0.0169  -0.0177 &   3.5081 r
  data arrival time                                                                                                  3.5081

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3109   1.0500   0.0000   0.1029 &   3.4890 r
  clock reconvergence pessimism                                                                           0.0000     3.4890
  clock uncertainty                                                                                       0.1000     3.5890
  library hold time                                                                     1.0000            0.1517     3.7408
  data required time                                                                                                 3.7408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7408
  data arrival time                                                                                                 -3.5081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1661 
  total derate : arrival time                                                                             0.0777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2438 

  slack (with derating applied) (VIOLATED)                                                               -0.2327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0111 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           2.1716                     1.1664 &   3.1664 f
  wbs_dat_i[19] (net)                                    2   0.2137 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1664 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0887   2.1780   0.9500  -0.0216   0.0469 &   3.2133 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1158   0.9500            0.5724 &   3.7857 f
  mprj/buf_i[19] (net)                                   1   0.0047 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1158   0.9500   0.0000   0.0000 &   3.7858 f
  data arrival time                                                                                                  3.7858

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3706   1.0500   0.0000   0.2925 &   3.6787 r
  clock reconvergence pessimism                                                                           0.0000     3.6787
  clock uncertainty                                                                                       0.1000     3.7787
  library hold time                                                                     1.0000            0.2261     4.0048
  data required time                                                                                                 4.0048
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0048
  data arrival time                                                                                                 -3.7858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1752 
  total derate : arrival time                                                                             0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2100 

  slack (with derating applied) (VIOLATED)                                                               -0.2190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0090 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           2.4941                     1.3384 &   3.3384 f
  wbs_adr_i[19] (net)                                    2   0.2456 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3384 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3448   2.5024   0.9500  -0.2300  -0.1601 &   3.1783 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1263   0.9500            0.6253 &   3.8036 f
  mprj/buf_i[51] (net)                                   1   0.0069 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0356   0.1263   0.9500  -0.0032  -0.0033 &   3.8003 f
  data arrival time                                                                                                  3.8003

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3698   1.0500   0.0000   0.2897 &   3.6758 r
  clock reconvergence pessimism                                                                           0.0000     3.6758
  clock uncertainty                                                                                       0.1000     3.7758
  library hold time                                                                     1.0000            0.2244     4.0002
  data required time                                                                                                 4.0002
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0002
  data arrival time                                                                                                 -3.8003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2239 

  slack (with derating applied) (VIOLATED)                                                               -0.1999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0240 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[33] (in)                                                               3.3442                     1.7739 &   3.7739 f
  io_in[33] (net)                                        2   0.3288 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7739 f
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9101   3.3598   0.9500  -0.5194  -0.4060 &   3.3679 f
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1623   0.9500            0.7694 &   4.1373 f
  mprj/buf_i[225] (net)                                  2   0.0178 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1623   0.9500   0.0000   0.0002 &   4.1376 f
  data arrival time                                                                                                  4.1376

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6298 &   4.0160 r
  clock reconvergence pessimism                                                                           0.0000     4.0160
  clock uncertainty                                                                                       0.1000     4.1160
  library hold time                                                                     1.0000            0.2163     4.3323
  data required time                                                                                                 4.3323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3323
  data arrival time                                                                                                 -4.1376
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1912 
  total derate : arrival time                                                                             0.0738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2650 

  slack (with derating applied) (VIOLATED)                                                               -0.1947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0704 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               3.1829                     1.6840 &   3.6840 f
  io_in[32] (net)                                        2   0.3123 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6840 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6931   3.1993   0.9500  -0.3976  -0.2832 &   3.4008 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1617   0.9500            0.7493 &   4.1501 f
  mprj/buf_i[224] (net)                                  2   0.0198 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0468   0.1617   0.9500  -0.0043  -0.0043 &   4.1458 f
  data arrival time                                                                                                  4.1458

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   1.0500   0.0000   0.6303 &   4.0164 r
  clock reconvergence pessimism                                                                           0.0000     4.0164
  clock uncertainty                                                                                       0.1000     4.1164
  library hold time                                                                     1.0000            0.2165     4.3329
  data required time                                                                                                 4.3329
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3329
  data arrival time                                                                                                 -4.1458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1913 
  total derate : arrival time                                                                             0.0666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2579 

  slack (with derating applied) (VIOLATED)                                                               -0.1870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0708 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           4.3847                     2.2615 &   4.2615 r
  wbs_dat_i[15] (net)                                    2   0.2568 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2615 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1571   4.3899   0.9500  -0.6929  -0.6437 &   3.6178 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1331   0.9500            0.0852 &   3.7030 r
  mprj/buf_i[15] (net)                                   1   0.0047 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0216   0.1331   0.9500  -0.0096  -0.0100 &   3.6930 r
  data arrival time                                                                                                  3.6930

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   1.0500   0.0000   0.2310 &   3.6172 r
  clock reconvergence pessimism                                                                           0.0000     3.6172
  clock uncertainty                                                                                       0.1000     3.7172
  library hold time                                                                     1.0000            0.1523     3.8694
  data required time                                                                                                 3.8694
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8694
  data arrival time                                                                                                 -3.6930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1722 
  total derate : arrival time                                                                             0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2163 

  slack (with derating applied) (VIOLATED)                                                               -0.1765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0398 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            2.4734                     1.3230 &   3.3230 f
  wbs_adr_i[7] (net)                                     2   0.2433 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3230 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3943   2.4825   0.9500  -0.2366  -0.1613 &   3.1617 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1343   0.9500            0.6304 &   3.7921 f
  mprj/buf_i[39] (net)                                   2   0.0115 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0087   0.1343   0.9500  -0.0007  -0.0006 &   3.7914 f
  data arrival time                                                                                                  3.7914

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3533   1.0500   0.0000   0.2313 &   3.6175 r
  clock reconvergence pessimism                                                                           0.0000     3.6175
  clock uncertainty                                                                                       0.1000     3.7175
  library hold time                                                                     1.0000            0.2231     3.9406
  data required time                                                                                                 3.9406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9406
  data arrival time                                                                                                 -3.7914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1723 
  total derate : arrival time                                                                             0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2219 

  slack (with derating applied) (VIOLATED)                                                               -0.1491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0727 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           2.2790                     1.2214 &   3.2214 f
  wbs_adr_i[11] (net)                                    2   0.2242 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2214 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1882   2.2868   0.9500  -0.0648   0.0090 &   3.2304 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1150   0.9500            0.5862 &   3.8166 f
  mprj/buf_i[43] (net)                                   1   0.0029 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1150   0.9500   0.0000   0.0000 &   3.8167 f
  data arrival time                                                                                                  3.8167

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3534   1.0500   0.0000   0.2300 &   3.6161 r
  clock reconvergence pessimism                                                                           0.0000     3.6161
  clock uncertainty                                                                                       0.1000     3.7161
  library hold time                                                                     1.0000            0.2264     3.9425
  data required time                                                                                                 3.9425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9425
  data arrival time                                                                                                 -3.8167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1722 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2103 

  slack (with derating applied) (VIOLATED)                                                               -0.1259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0845 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            2.5538                     1.3637 &   3.3637 f
  wbs_dat_i[4] (net)                                     2   0.2512 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3637 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5664   2.5638   0.9500  -0.3243  -0.2478 &   3.1159 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1258   0.9500            0.6328 &   3.7487 f
  mprj/buf_i[4] (net)                                    1   0.0059 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0097   0.1258   0.9500  -0.0008  -0.0008 &   3.7479 f
  data arrival time                                                                                                  3.7479

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3323   1.0500   0.0000   0.1611 &   3.5472 r
  clock reconvergence pessimism                                                                           0.0000     3.5472
  clock uncertainty                                                                                       0.1000     3.6472
  library hold time                                                                     1.0000            0.2247     3.8719
  data required time                                                                                                 3.8719
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8719
  data arrival time                                                                                                 -3.7479
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1689 
  total derate : arrival time                                                                             0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2234 

  slack (with derating applied) (VIOLATED)                                                               -0.1240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0994 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[6] (in)                                                            4.6655                     2.4047 &   4.4047 r
  wbs_dat_i[6] (net)                                     2   0.2732 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4047 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6418   4.6717   0.9500  -0.9787  -0.9336 &   3.4711 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1477   0.9500            0.0832 &   3.5543 r
  mprj/buf_i[6] (net)                                    2   0.0101 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1477   0.9500   0.0000   0.0001 &   3.5544 r
  data arrival time                                                                                                  3.5544

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2768   1.0500   0.0000   0.0261 &   3.4123 r
  clock reconvergence pessimism                                                                           0.0000     3.4123
  clock uncertainty                                                                                       0.1000     3.5123
  library hold time                                                                     1.0000            0.1521     3.6644
  data required time                                                                                                 3.6644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6644
  data arrival time                                                                                                 -3.5544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1625 
  total derate : arrival time                                                                             0.0583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2208 

  slack (with derating applied) (VIOLATED)                                                               -0.1100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1108 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            2.7672                     1.4767 &   3.4767 f
  wbs_adr_i[5] (net)                                     2   0.2723 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4767 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7651   2.7783   0.9500  -0.4524  -0.3737 &   3.1030 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1333   0.9500            0.6680 &   3.7710 f
  mprj/buf_i[37] (net)                                   1   0.0076 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0088   0.1333   0.9500  -0.0007  -0.0007 &   3.7703 f
  data arrival time                                                                                                  3.7703

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3338   1.0500   0.0000   0.1652 &   3.5514 r
  clock reconvergence pessimism                                                                           0.0000     3.5514
  clock uncertainty                                                                                       0.1000     3.6514
  library hold time                                                                     1.0000            0.2234     3.8748
  data required time                                                                                                 3.8748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8748
  data arrival time                                                                                                 -3.7703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1691 
  total derate : arrival time                                                                             0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2323 

  slack (with derating applied) (VIOLATED)                                                               -0.1044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1279 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[11] (in)                                                           4.7010                     2.4201 &   4.4201 r
  wbs_dat_i[11] (net)                                    2   0.2751 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4201 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2535   4.7076   0.9500  -0.7370  -0.6773 &   3.7429 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1358   0.9500            0.0694 &   3.8122 r
  mprj/buf_i[11] (net)                                   1   0.0039 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1358   0.9500   0.0000   0.0000 &   3.8123 r
  data arrival time                                                                                                  3.8123

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3636   1.0500   0.0000   0.2677 &   3.6538 r
  clock reconvergence pessimism                                                                           0.0000     3.6538
  clock uncertainty                                                                                       0.1000     3.7538
  library hold time                                                                     1.0000            0.1521     3.9059
  data required time                                                                                                 3.9059
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9059
  data arrival time                                                                                                 -3.8123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2196 

  slack (with derating applied) (VIOLATED)                                                               -0.0937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1259 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                2.5750                     1.3804 &   3.3804 f
  io_in[6] (net)                                         2   0.2536 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.3804 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5838   0.9500   0.0000   0.0906 &   3.4710 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1514   0.9500            0.6610 &   4.1320 f
  mprj/buf_i[198] (net)                                  2   0.0227 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1514   0.9500   0.0000   0.0004 &   4.1324 f
  data arrival time                                                                                                  4.1324

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3874   1.0500   0.0000   0.5202 &   3.9064 r
  clock reconvergence pessimism                                                                           0.0000     3.9064
  clock uncertainty                                                                                       0.1000     4.0064
  library hold time                                                                     1.0000            0.2193     4.2256
  data required time                                                                                                 4.2256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2256
  data arrival time                                                                                                 -4.1324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1860 
  total derate : arrival time                                                                             0.0396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2256 

  slack (with derating applied) (VIOLATED)                                                               -0.0933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1323 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                3.1274                     1.6693 &   3.6693 f
  io_in[5] (net)                                         2   0.3080 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.6693 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6306   3.1393   0.9500  -0.3748  -0.2756 &   3.3937 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1657   0.9500            0.7463 &   4.1400 f
  mprj/buf_i[197] (net)                                  2   0.0241 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0201   0.1657   0.9500  -0.0018  -0.0015 &   4.1385 f
  data arrival time                                                                                                  4.1385

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3866   1.0500   0.0000   0.5210 &   3.9072 r
  clock reconvergence pessimism                                                                           0.0000     3.9072
  clock uncertainty                                                                                       0.1000     4.0072
  library hold time                                                                     1.0000            0.2156     4.2228
  data required time                                                                                                 4.2228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2228
  data arrival time                                                                                                 -4.1385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1861 
  total derate : arrival time                                                                             0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2504 

  slack (with derating applied) (VIOLATED)                                                               -0.0843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1661 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[9] (in)                                                            4.3821                     2.2588 &   4.2588 r
  wbs_dat_i[9] (net)                                     2   0.2565 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2588 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.3330   4.3875   0.9500  -0.7825  -0.7361 &   3.5227 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1509   0.9500            0.1025 &   3.6251 r
  mprj/buf_i[9] (net)                                    2   0.0136 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0582   0.1509   0.9500  -0.0272  -0.0284 &   3.5967 r
  data arrival time                                                                                                  3.5967

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2744   1.0500   0.0000   0.0173 &   3.4034 r
  clock reconvergence pessimism                                                                           0.0000     3.4034
  clock uncertainty                                                                                       0.1000     3.5034
  library hold time                                                                     1.0000            0.1520     3.6554
  data required time                                                                                                 3.6554
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6554
  data arrival time                                                                                                 -3.5967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2124 

  slack (with derating applied) (VIOLATED)                                                               -0.0587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1537 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            2.5024                     1.3366 &   3.3366 f
  wbs_adr_i[8] (net)                                     2   0.2461 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3366 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6215   2.5119   0.9500  -0.3684  -0.2978 &   3.0388 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1357   0.9500            0.6356 &   3.6743 f
  mprj/buf_i[40] (net)                                   2   0.0120 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1357   0.9500   0.0000   0.0001 &   3.6744 f
  data arrival time                                                                                                  3.6744

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2744   1.0500   0.0000   0.0172 &   3.4034 r
  clock reconvergence pessimism                                                                           0.0000     3.4034
  clock uncertainty                                                                                       0.1000     3.5034
  library hold time                                                                     1.0000            0.2233     3.7267
  data required time                                                                                                 3.7267
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7267
  data arrival time                                                                                                 -3.6744
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2186 

  slack (with derating applied) (VIOLATED)                                                               -0.0522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1664 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            2.7764                     1.4811 &   3.4811 f
  wbs_adr_i[4] (net)                                     2   0.2732 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4811 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6916   2.7877   0.9500  -0.4276  -0.3465 &   3.1346 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1312   0.9500            0.6673 &   3.8019 f
  mprj/buf_i[36] (net)                                   1   0.0064 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0038   0.1312   0.9500  -0.0003  -0.0003 &   3.8016 f
  data arrival time                                                                                                  3.8016

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3259   1.0500   0.0000   0.1422 &   3.5283 r
  clock reconvergence pessimism                                                                           0.0000     3.5283
  clock uncertainty                                                                                       0.1000     3.6283
  library hold time                                                                     1.0000            0.2238     3.8521
  data required time                                                                                                 3.8521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8521
  data arrival time                                                                                                 -3.8016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1680 
  total derate : arrival time                                                                             0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2299 

  slack (with derating applied) (VIOLATED)                                                               -0.0505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1794 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[9] (in)                                                            4.5418                     2.3409 &   4.3409 r
  wbs_adr_i[9] (net)                                     2   0.2659 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3409 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4487   4.5479   0.9500  -0.8519  -0.8034 &   3.5375 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1479   0.9500            0.0904 &   3.6279 r
  mprj/buf_i[41] (net)                                   2   0.0110 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0413   0.1479   0.9500  -0.0190  -0.0199 &   3.6081 r
  data arrival time                                                                                                  3.6081

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2744   1.0500   0.0000   0.0173 &   3.4034 r
  clock reconvergence pessimism                                                                           0.0000     3.4034
  clock uncertainty                                                                                       0.1000     3.5034
  library hold time                                                                     1.0000            0.1521     3.6556
  data required time                                                                                                 3.6556
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6556
  data arrival time                                                                                                 -3.6081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2152 

  slack (with derating applied) (VIOLATED)                                                               -0.0475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1677 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            2.3001                     1.2309 &   3.2309 f
  wbs_dat_i[5] (net)                                     2   0.2262 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2309 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.0774   2.3080   0.9500  -0.0064   0.0731 &   3.3039 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1204   0.9500            0.5942 &   3.8981 f
  mprj/buf_i[5] (net)                                    1   0.0058 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0133   0.1204   0.9500  -0.0011  -0.0011 &   3.8970 f
  data arrival time                                                                                                  3.8970

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3533   1.0500   0.0000   0.2313 &   3.6174 r
  clock reconvergence pessimism                                                                           0.0000     3.6174
  clock uncertainty                                                                                       0.1000     3.7174
  library hold time                                                                     1.0000            0.2255     3.9429
  data required time                                                                                                 3.9429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9429
  data arrival time                                                                                                 -3.8970
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1723 
  total derate : arrival time                                                                             0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2081 

  slack (with derating applied) (VIOLATED)                                                               -0.0459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1622 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            4.9140                     2.5282 &   4.5282 r
  wbs_adr_i[2] (net)                                     2   0.2875 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5282 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5787   4.9216   0.9500  -0.9212  -0.8594 &   3.6688 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1638   0.9500            0.0843 &   3.7531 r
  mprj/buf_i[34] (net)                                   2   0.0169 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0562   0.1638   0.9500  -0.0261  -0.0272 &   3.7259 r
  data arrival time                                                                                                  3.7259

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3116   1.0500   0.0000   0.1029 &   3.4890 r
  clock reconvergence pessimism                                                                           0.0000     3.4890
  clock uncertainty                                                                                       0.1000     3.5890
  library hold time                                                                     1.0000            0.1512     3.7402
  data required time                                                                                                 3.7402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7402
  data arrival time                                                                                                 -3.7259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1661 
  total derate : arrival time                                                                             0.0575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2236 

  slack (with derating applied) (VIOLATED)                                                               -0.0144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2093 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            2.6502                     1.4130 &   3.4130 f
  wbs_dat_i[1] (net)                                     2   0.2606 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4130 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6108   2.6611   0.9500  -0.3466  -0.2643 &   3.1487 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1294   0.9500            0.6490 &   3.7976 f
  mprj/buf_i[1] (net)                                    1   0.0068 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1294   0.9500   0.0000   0.0000 &   3.7977 f
  data arrival time                                                                                                  3.7977

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3109   1.0500   0.0000   0.1016 &   3.4878 r
  clock reconvergence pessimism                                                                           0.0000     3.4878
  clock uncertainty                                                                                       0.1000     3.5878
  library hold time                                                                     1.0000            0.2242     3.8120
  data required time                                                                                                 3.8120
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8120
  data arrival time                                                                                                 -3.7977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1661 
  total derate : arrival time                                                                             0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2228 

  slack (with derating applied) (VIOLATED)                                                               -0.0143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2086 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            2.6612                     1.4190 &   3.4190 f
  wbs_sel_i[3] (net)                                     2   0.2617 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4190 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7006   2.6718   0.9500  -0.4038  -0.3267 &   3.0923 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1336   0.9500            0.6544 &   3.7467 f
  mprj/buf_i[233] (net)                                  2   0.0090 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1337   0.9500   0.0000   0.0001 &   3.7468 f
  data arrival time                                                                                                  3.7468

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.2744   1.0500   0.0000   0.0171 &   3.4032 r
  clock reconvergence pessimism                                                                           0.0000     3.4032
  clock uncertainty                                                                                       0.1000     3.5032
  library hold time                                                                     1.0000            0.2237     3.7269
  data required time                                                                                                 3.7269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7269
  data arrival time                                                                                                 -3.7468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2218 

  slack (with derating applied) (MET)                                                                     0.0199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2417 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            4.6941                     2.4182 &   4.4182 r
  wbs_adr_i[6] (net)                                     2   0.2748 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4182 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3886   4.7006   0.9500  -0.8557  -0.8021 &   3.6161 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1505   0.9500            0.0842 &   3.7003 r
  mprj/buf_i[38] (net)                                   2   0.0113 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0444   0.1505   0.9500  -0.0203  -0.0212 &   3.6792 r
  data arrival time                                                                                                  3.6792

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2756   1.0500   0.0000   0.0186 &   3.4048 r
  clock reconvergence pessimism                                                                           0.0000     3.4048
  clock uncertainty                                                                                       0.1000     3.5048
  library hold time                                                                     1.0000            0.1520     3.6568
  data required time                                                                                                 3.6568
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6568
  data arrival time                                                                                                 -3.6792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2154 

  slack (with derating applied) (MET)                                                                     0.0224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2378 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            2.5969                     1.3858 &   3.3858 f
  wbs_dat_i[0] (net)                                     2   0.2554 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3858 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4340   2.6073   0.9500  -0.2629  -0.1798 &   3.2060 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1377   0.9500            0.6499 &   3.8559 f
  mprj/buf_i[0] (net)                                    2   0.0119 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0352   0.1377   0.9500  -0.0032  -0.0033 &   3.8526 f
  data arrival time                                                                                                  3.8526

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3109   1.0500   0.0000   0.1028 &   3.4890 r
  clock reconvergence pessimism                                                                           0.0000     3.4890
  clock uncertainty                                                                                       0.1000     3.5890
  library hold time                                                                     1.0000            0.2228     3.8118
  data required time                                                                                                 3.8118
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8118
  data arrival time                                                                                                 -3.8526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0408

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1661 
  total derate : arrival time                                                                             0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2187 

  slack (with derating applied) (MET)                                                                     0.0408 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2596 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            2.5515                     1.3631 &   3.3631 f
  wbs_adr_i[3] (net)                                     2   0.2510 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3631 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4555   2.5613   0.9500  -0.2704  -0.1915 &   3.1716 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1427   0.9500            0.6489 &   3.8205 f
  mprj/buf_i[35] (net)                                   2   0.0158 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0391   0.1427   0.9500  -0.0036  -0.0036 &   3.8169 f
  data arrival time                                                                                                  3.8169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2929   1.0500   0.0000   0.0563 &   3.4425 r
  clock reconvergence pessimism                                                                           0.0000     3.4425
  clock uncertainty                                                                                       0.1000     3.5425
  library hold time                                                                     1.0000            0.2220     3.7645
  data required time                                                                                                 3.7645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7645
  data arrival time                                                                                                 -3.8169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1639 
  total derate : arrival time                                                                             0.0527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2167 

  slack (with derating applied) (MET)                                                                     0.0524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2690 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            2.7909                     1.4833 &   3.4833 f
  wbs_dat_i[2] (net)                                     2   0.2743 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4833 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6463   2.8035   0.9500  -0.3945  -0.3058 &   3.1775 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1519   0.9500            0.6896 &   3.8671 f
  mprj/buf_i[2] (net)                                    2   0.0189 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0300   0.1519   0.9500  -0.0026  -0.0025 &   3.8646 f
  data arrival time                                                                                                  3.8646

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3116   1.0500   0.0000   0.1029 &   3.4890 r
  clock reconvergence pessimism                                                                           0.0000     3.4890
  clock uncertainty                                                                                       0.1000     3.5890
  library hold time                                                                     1.0000            0.2196     3.8086
  data required time                                                                                                 3.8086
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8086
  data arrival time                                                                                                 -3.8646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1661 
  total derate : arrival time                                                                             0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2280 

  slack (with derating applied) (MET)                                                                     0.0560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2840 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            2.7445                     1.4647 &   3.4647 f
  wbs_dat_i[3] (net)                                     2   0.2700 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4647 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6697   2.7555   0.9500  -0.4070  -0.3268 &   3.1379 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1287   0.9500            0.6607 &   3.7986 f
  mprj/buf_i[3] (net)                                    1   0.0053 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1287   0.9500   0.0000   0.0000 &   3.7986 f
  data arrival time                                                                                                  3.7986

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2744   1.0500   0.0000   0.0171 &   3.4032 r
  clock reconvergence pessimism                                                                           0.0000     3.4032
  clock uncertainty                                                                                       0.1000     3.5032
  library hold time                                                                     1.0000            0.2245     3.7277
  data required time                                                                                                 3.7277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7277
  data arrival time                                                                                                 -3.7986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2225 

  slack (with derating applied) (MET)                                                                     0.0709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2934 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            2.6492                     1.4117 &   3.4117 f
  wbs_sel_i[2] (net)                                     2   0.2605 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4117 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4431   2.6601   0.9500  -0.2756  -0.1900 &   3.2217 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1458   0.9500            0.6648 &   3.8865 f
  mprj/buf_i[232] (net)                                  2   0.0165 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0147   0.1458   0.9500  -0.0013  -0.0012 &   3.8853 f
  data arrival time                                                                                                  3.8853

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3025   1.0500   0.0000   0.0783 &   3.4645 r
  clock reconvergence pessimism                                                                           0.0000     3.4645
  clock uncertainty                                                                                       0.1000     3.5645
  library hold time                                                                     1.0000            0.2213     3.7857
  data required time                                                                                                 3.7857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7857
  data arrival time                                                                                                 -3.8853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1650 
  total derate : arrival time                                                                             0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2191 

  slack (with derating applied) (MET)                                                                     0.0996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3186 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                2.8399                     1.5066 &   3.5066 f
  io_in[4] (net)                                         2   0.2788 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.5066 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.8540   0.9500   0.0000   0.1197 &   3.6263 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1563   0.9500            0.7006 &   4.3269 f
  mprj/buf_i[196] (net)                                  2   0.0215 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1563   0.9500   0.0000   0.0003 &   4.3272 f
  data arrival time                                                                                                  4.3272

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3863   1.0500   0.0000   0.5214 &   3.9075 r
  clock reconvergence pessimism                                                                           0.0000     3.9075
  clock uncertainty                                                                                       0.1000     4.0075
  library hold time                                                                     1.0000            0.2180     4.2255
  data required time                                                                                                 4.2255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2255
  data arrival time                                                                                                 -4.3272
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1861 
  total derate : arrival time                                                                             0.0432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2293 

  slack (with derating applied) (MET)                                                                     0.1017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3309 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            2.3027                     1.2335 &   3.2335 f
  wbs_sel_i[1] (net)                                     2   0.2265 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2335 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3102   0.9500   0.0000   0.0801 &   3.3136 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1316   0.9500            0.6054 &   3.9191 f
  mprj/buf_i[231] (net)                                  2   0.0122 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0198   0.1316   0.9500  -0.0018  -0.0018 &   3.9172 f
  data arrival time                                                                                                  3.9172

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3109   1.0500   0.0000   0.1014 &   3.4876 r
  clock reconvergence pessimism                                                                           0.0000     3.4876
  clock uncertainty                                                                                       0.1000     3.5876
  library hold time                                                                     1.0000            0.2238     3.8114
  data required time                                                                                                 3.8114
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8114
  data arrival time                                                                                                 -3.9172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1661 
  total derate : arrival time                                                                             0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2023 

  slack (with derating applied) (MET)                                                                     0.1059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3081 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            2.5194                     1.3498 &   3.3498 f
  wbs_dat_i[8] (net)                                     2   0.2480 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3498 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3514   2.5282   0.9500  -0.2050  -0.1279 &   3.2218 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1245   0.9500            0.6269 &   3.8488 f
  mprj/buf_i[8] (net)                                    1   0.0056 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0236   0.1245   0.9500  -0.0021  -0.0021 &   3.8466 f
  data arrival time                                                                                                  3.8466

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2744   1.0500   0.0000   0.0171 &   3.4032 r
  clock reconvergence pessimism                                                                           0.0000     3.4032
  clock uncertainty                                                                                       0.1000     3.5032
  library hold time                                                                     1.0000            0.2252     3.7285
  data required time                                                                                                 3.7285
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7285
  data arrival time                                                                                                 -3.8466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2100 

  slack (with derating applied) (MET)                                                                     0.1182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3282 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                2.8930                     1.5316 &   3.5316 f
  io_in[3] (net)                                         2   0.2838 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.5316 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9083   0.9500   0.0000   0.1272 &   3.6588 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1573   0.9500            0.7086 &   4.3675 f
  mprj/buf_i[195] (net)                                  2   0.0214 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1573   0.9500   0.0000   0.0003 &   4.3678 f
  data arrival time                                                                                                  4.3678

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3852   1.0500   0.0000   0.5226 &   3.9087 r
  clock reconvergence pessimism                                                                           0.0000     3.9087
  clock uncertainty                                                                                       0.1000     4.0087
  library hold time                                                                     1.0000            0.2178     4.2265
  data required time                                                                                                 4.2265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2265
  data arrival time                                                                                                 -4.3678
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1861 
  total derate : arrival time                                                                             0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2301 

  slack (with derating applied) (MET)                                                                     0.1413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3714 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               2.8000                     1.4926 &   3.4926 f
  wbs_stb_i (net)                                        2   0.2754 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4926 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4263   2.8116   0.9500  -0.2572  -0.1627 &   3.3298 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1324   0.9500            0.6715 &   4.0014 f
  mprj/buf_i[235] (net)                                  1   0.0067 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0169   0.1324   0.9500  -0.0015  -0.0015 &   3.9998 f
  data arrival time                                                                                                  3.9998

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3223   1.0500   0.0000   0.1319 &   3.5181 r
  clock reconvergence pessimism                                                                           0.0000     3.5181
  clock uncertainty                                                                                       0.1000     3.6181
  library hold time                                                                     1.0000            0.2236     3.8417
  data required time                                                                                                 3.8417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8417
  data arrival time                                                                                                 -3.9998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1675 
  total derate : arrival time                                                                             0.0539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2215 

  slack (with derating applied) (MET)                                                                     0.1582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3796 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               3.0633                     1.6164 &   3.6164 f
  io_in[34] (net)                                        2   0.3003 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6164 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0812   0.9500   0.0000   0.1413 &   3.7577 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1600   0.9500            0.7333 &   4.4910 f
  mprj/buf_i[226] (net)                                  2   0.0205 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1600   0.9500   0.0000   0.0003 &   4.4913 f
  data arrival time                                                                                                  4.4913

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6294 &   4.0155 r
  clock reconvergence pessimism                                                                           0.0000     4.0155
  clock uncertainty                                                                                       0.1000     4.1155
  library hold time                                                                     1.0000            0.2169     4.3324
  data required time                                                                                                 4.3324
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3324
  data arrival time                                                                                                 -4.4913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1912 
  total derate : arrival time                                                                             0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2373 

  slack (with derating applied) (MET)                                                                     0.1589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3961 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            2.8878                     1.5471 &   3.5471 f
  wbs_adr_i[0] (net)                                     2   0.2846 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5471 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5816   2.8983   0.9500  -0.3324  -0.2450 &   3.3021 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1365   0.9500            0.6868 &   3.9889 f
  mprj/buf_i[32] (net)                                   1   0.0080 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0424   0.1365   0.9500  -0.0038  -0.0039 &   3.9850 f
  data arrival time                                                                                                  3.9850

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3141   1.0500   0.0000   0.1095 &   3.4956 r
  clock reconvergence pessimism                                                                           0.0000     3.4956
  clock uncertainty                                                                                       0.1000     3.5956
  library hold time                                                                     1.0000            0.2230     3.8186
  data required time                                                                                                 3.8186
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8186
  data arrival time                                                                                                 -3.9850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1665 
  total derate : arrival time                                                                             0.0584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2249 

  slack (with derating applied) (MET)                                                                     0.1664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3913 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            2.4199                     1.2925 &   3.2925 f
  wbs_sel_i[0] (net)                                     2   0.2379 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2925 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1186   2.4288   0.9500  -0.0097   0.0780 &   3.3705 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1334   0.9500            0.6225 &   3.9930 f
  mprj/buf_i[230] (net)                                  2   0.0117 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0267   0.1334   0.9500  -0.0025  -0.0025 &   3.9905 f
  data arrival time                                                                                                  3.9905

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3108   1.0500   0.0000   0.1045 &   3.4907 r
  clock reconvergence pessimism                                                                           0.0000     3.4907
  clock uncertainty                                                                                       0.1000     3.5907
  library hold time                                                                     1.0000            0.2235     3.8142
  data required time                                                                                                 3.8142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8142
  data arrival time                                                                                                 -3.9905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1662 
  total derate : arrival time                                                                             0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2042 

  slack (with derating applied) (MET)                                                                     0.1763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3806 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               2.5080                     1.3355 &   3.3355 f
  wbs_cyc_i (net)                                        2   0.2464 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3355 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1592   2.5187   0.9500  -0.0131   0.0823 &   3.4177 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1291   0.9500            0.6301 &   4.0478 f
  mprj/buf_i[236] (net)                                  2   0.0082 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0088   0.1291   0.9500  -0.0007  -0.0007 &   4.0471 f
  data arrival time                                                                                                  4.0471

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3231   1.0500   0.0000   0.1342 &   3.5203 r
  clock reconvergence pessimism                                                                           0.0000     3.5203
  clock uncertainty                                                                                       0.1000     3.6203
  library hold time                                                                     1.0000            0.2242     3.8445
  data required time                                                                                                 3.8445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8445
  data arrival time                                                                                                 -4.0471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1676 
  total derate : arrival time                                                                             0.0389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2065 

  slack (with derating applied) (MET)                                                                     0.2027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4092 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                3.0397                     1.6035 &   3.6035 f
  io_in[2] (net)                                         2   0.2980 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.6035 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0573   0.9500   0.0000   0.1416 &   3.7450 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1627   0.9500            0.7332 &   4.4783 f
  mprj/buf_i[194] (net)                                  2   0.0230 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0194   0.1627   0.9500  -0.0017  -0.0015 &   4.4768 f
  data arrival time                                                                                                  4.4768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3843   1.0500   0.0000   0.5235 &   3.9096 r
  clock reconvergence pessimism                                                                           0.0000     3.9096
  clock uncertainty                                                                                       0.1000     4.0096
  library hold time                                                                     1.0000            0.2164     4.2260
  data required time                                                                                                 4.2260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2260
  data arrival time                                                                                                 -4.4768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2508

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1862 
  total derate : arrival time                                                                             0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2323 

  slack (with derating applied) (MET)                                                                     0.2508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4832 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               3.1985                     1.6859 &   3.6859 f
  io_in[35] (net)                                        2   0.3133 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6859 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.2188   0.9500   0.0000   0.1519 &   3.8378 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1657   0.9500            0.7559 &   4.5937 f
  mprj/buf_i[227] (net)                                  2   0.0227 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0092   0.1657   0.9500  -0.0009  -0.0006 &   4.5930 f
  data arrival time                                                                                                  4.5930

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6278 &   4.0139 r
  clock reconvergence pessimism                                                                           0.0000     4.0139
  clock uncertainty                                                                                       0.1000     4.1139
  library hold time                                                                     1.0000            0.2154     4.3294
  data required time                                                                                                 4.3294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3294
  data arrival time                                                                                                 -4.5930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1911 
  total derate : arrival time                                                                             0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2390 

  slack (with derating applied) (MET)                                                                     0.2637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5027 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                2.7875                     1.4975 &   3.4975 f
  wbs_we_i (net)                                         2   0.2748 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.4975 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2682   2.7964   0.9500  -0.0810   0.0116 &   3.5091 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1340   0.9500            0.6710 &   4.1801 f
  mprj/buf_i[234] (net)                                  1   0.0077 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0115   0.1340   0.9500  -0.0009  -0.0009 &   4.1792 f
  data arrival time                                                                                                  4.1792

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3193   1.0500   0.0000   0.1235 &   3.5096 r
  clock reconvergence pessimism                                                                           0.0000     3.5096
  clock uncertainty                                                                                       0.1000     3.6096
  library hold time                                                                     1.0000            0.2234     3.8330
  data required time                                                                                                 3.8330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8330
  data arrival time                                                                                                 -4.1792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1671 
  total derate : arrival time                                                                             0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2116 

  slack (with derating applied) (MET)                                                                     0.3462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5578 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                3.2417                     1.7067 &   3.7067 f
  io_in[1] (net)                                         2   0.3175 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.7067 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1923   3.2628   0.9500  -0.0158   0.1400 &   3.8467 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1634   0.9500            0.7588 &   4.6055 f
  mprj/buf_i[193] (net)                                  2   0.0202 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1634   0.9500   0.0000   0.0003 &   4.6058 f
  data arrival time                                                                                                  4.6058

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3827   1.0500   0.0000   0.5250 &   3.9112 r
  clock reconvergence pessimism                                                                           0.0000     3.9112
  clock uncertainty                                                                                       0.1000     4.0112
  library hold time                                                                     1.0000            0.2162     4.2274
  data required time                                                                                                 4.2274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2274
  data arrival time                                                                                                 -4.6058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1862 
  total derate : arrival time                                                                             0.0490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2352 

  slack (with derating applied) (MET)                                                                     0.3784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6137 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[0] (in)                                                                3.9495                     2.0874 &   4.0874 f
  io_in[0] (net)                                         2   0.3877 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.0874 f
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6960   3.9720   0.9500  -0.4291  -0.2638 &   3.8237 f
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1699   0.9500            0.8515 &   4.6752 f
  mprj/buf_i[192] (net)                                  2   0.0142 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1699   0.9500   0.0000   0.0002 &   4.6753 f
  data arrival time                                                                                                  4.6753

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3827   1.0500   0.0000   0.5250 &   3.9111 r
  clock reconvergence pessimism                                                                           0.0000     3.9111
  clock uncertainty                                                                                       0.1000     4.0111
  library hold time                                                                     1.0000            0.2145     4.2256
  data required time                                                                                                 4.2256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2256
  data arrival time                                                                                                 -4.6753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1862 
  total derate : arrival time                                                                             0.0761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2624 

  slack (with derating applied) (MET)                                                                     0.4497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7121 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               3.4877                     1.8251 &   3.8251 f
  io_in[37] (net)                                        2   0.3413 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8251 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5144   0.9500   0.0000   0.1831 &   4.0083 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1822   0.9500            0.8094 &   4.8177 f
  mprj/buf_i[229] (net)                                  2   0.0311 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1822   0.9500   0.0000   0.0007 &   4.8183 f
  data arrival time                                                                                                  4.8183

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6228 &   4.0089 r
  clock reconvergence pessimism                                                                           0.0000     4.0089
  clock uncertainty                                                                                       0.1000     4.1089
  library hold time                                                                     1.0000            0.2111     4.3200
  data required time                                                                                                 4.3200
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3200
  data arrival time                                                                                                 -4.8183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1909 
  total derate : arrival time                                                                             0.0523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2432 

  slack (with derating applied) (MET)                                                                     0.4983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7415 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               4.3740                     2.2783 &   4.2783 f
  io_in[36] (net)                                        2   0.4276 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2783 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.4106   0.9500   0.0000   0.2310 &   4.5092 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1997   0.9500            0.9365 &   5.4457 f
  mprj/buf_i[228] (net)                                  2   0.0300 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1997   0.9500   0.0000   0.0006 &   5.4463 f
  data arrival time                                                                                                  5.4463

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0788 &   0.0788 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   1.0500            3.3074 &   3.3862 r
  mprj/clk (net)                                       826   2.8106 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   1.0500   0.0000   0.6228 &   4.0089 r
  clock reconvergence pessimism                                                                           0.0000     4.0089
  clock uncertainty                                                                                       0.1000     4.1089
  library hold time                                                                     1.0000            0.2065     4.3155
  data required time                                                                                                 4.3155
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3155
  data arrival time                                                                                                 -5.4463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1909 
  total derate : arrival time                                                                             0.0615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2524 

  slack (with derating applied) (MET)                                                                     1.1308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3832 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4076   0.9500   0.0000   0.5006 &   3.5637 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1505   0.9500            0.9532 &   4.5169 r
  mprj/o_q[49] (net)                                     1   0.0049 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1505   0.9500   0.0000   0.0001 &   4.5169 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1705   0.9500            2.1094 &   6.6264 r
  mprj/o_q_dly[49] (net)                                 1   0.0052 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1705   0.9500   0.0000   0.0000 &   6.6264 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3494   0.9500            3.9955 &  10.6219 r
  mprj/la_data_out[17] (net)                             1   0.4339 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &  10.6219 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -7.1728   7.3545   0.9500  -4.0110  -4.1020 &   6.5199 r
  data arrival time                                                                                                  6.5199

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.7654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7654 

  slack (with derating applied) (MET)                                                                     8.4199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1853 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4079   0.9500   0.0000   0.5001 &   3.5632 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2129   0.9500            0.9917 &   4.5550 r
  mprj/o_q[45] (net)                                     2   0.0091 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2129   0.9500   0.0000   0.0001 &   4.5551 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1602   0.9500            2.1095 &   6.6645 r
  mprj/o_q_dly[45] (net)                                 1   0.0045 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1602   0.9500   0.0000   0.0000 &   6.6646 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5343   0.9500            4.0870 &  10.7516 r
  mprj/la_data_out[13] (net)                             1   0.4446 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &  10.7516 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -7.1924   7.5401   0.9500  -4.0388  -4.1226 &   6.6290 r
  data arrival time                                                                                                  6.6290

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.7741 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7741 

  slack (with derating applied) (MET)                                                                     8.5290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3031 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4077   0.9500   0.0000   0.5004 &   3.5635 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1826   0.9500            0.9734 &   4.5369 r
  mprj/o_q[48] (net)                                     1   0.0071 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1826   0.9500   0.0000   0.0001 &   4.5370 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3406   0.9500            2.2164 &   6.7534 r
  mprj/o_q_dly[48] (net)                                 2   0.0164 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0186   0.3406   0.9500  -0.0020  -0.0020 &   6.7515 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1909   0.9500            3.9201 &  10.6716 r
  mprj/la_data_out[16] (net)                             1   0.4235 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &  10.6716 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -6.8633   7.1958   0.9500  -3.8476  -3.9333 &   6.7383 r
  data arrival time                                                                                                  6.7383

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.7599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7599 

  slack (with derating applied) (MET)                                                                     8.6383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3982 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4077   0.9500   0.0000   0.5004 &   3.5635 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2474   0.9500            1.0110 &   4.5745 r
  mprj/o_q[47] (net)                                     2   0.0113 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0141   0.2474   0.9500  -0.0013  -0.0013 &   4.5732 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3026   0.9500            2.2010 &   6.7742 r
  mprj/o_q_dly[47] (net)                                 2   0.0139 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3026   0.9500   0.0000   0.0002 &   6.7743 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2358   0.9500            3.9402 &  10.7146 r
  mprj/la_data_out[15] (net)                             1   0.4262 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &  10.7146 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -6.7323   7.2408   0.9500  -3.7843  -3.8649 &   6.8497 r
  data arrival time                                                                                                  6.8497

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.7590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7590 

  slack (with derating applied) (MET)                                                                     8.7497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5088 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4078   0.9500   0.0000   0.5002 &   3.5634 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2346   0.9500            1.0038 &   4.5672 r
  mprj/o_q[46] (net)                                     2   0.0105 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0138   0.2346   0.9500  -0.0016  -0.0016 &   4.5656 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1777   0.9500            2.1233 &   6.6889 r
  mprj/o_q_dly[46] (net)                                 1   0.0057 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1777   0.9500   0.0000   0.0000 &   6.6890 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.7408   0.9500            3.1473 &   9.8362 r
  mprj/la_data_out[14] (net)                             1   0.3379 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.8362 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -4.0363   5.7454   0.9500  -2.2494  -2.2714 &   7.5648 r
  data arrival time                                                                                                  7.5648

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4648

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6351 

  slack (with derating applied) (MET)                                                                     9.4648 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1000 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4076   0.9500   0.0000   0.5006 &   3.5637 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1708   0.9500            0.8800 &   4.4437 f
  mprj/o_q[50] (net)                                     2   0.0110 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1708   0.9500   0.0000   0.0001 &   4.4438 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1997   0.9500            2.2125 &   6.6563 f
  mprj/o_q_dly[50] (net)                                 1   0.0043 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1997   0.9500   0.0000   0.0000 &   6.6564 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3281   0.9500            2.0595 &   8.7159 f
  mprj/la_data_out[18] (net)                             1   0.3264 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.7159 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -1.7638   3.3353   0.9500  -1.0682  -1.0342 &   7.6817 f
  data arrival time                                                                                                  7.6817

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6817
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5168 

  slack (with derating applied) (MET)                                                                     9.5817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0985 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4104   0.9500   0.0000   0.5468 &   3.6100 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1180   0.9500            0.8392 &   4.4492 f
  mprj/o_q[125] (net)                                    1   0.0053 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1180   0.9500   0.0000   0.0001 &   4.4493 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3347   0.9500            2.3207 &   6.7700 f
  mprj/o_q_dly[125] (net)                                2   0.0175 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3347   0.9500   0.0000   0.0002 &   6.7702 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7979   0.9500            2.3374 &   9.1076 f
  mprj/io_out[26] (net)                                  1   0.3749 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   9.1076 f
  io_out[26] (net) 
  io_out[26] (out)                                                   -2.2202   3.8078   0.9500  -1.2926  -1.2430 &   7.8646 f
  data arrival time                                                                                                  7.8646

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5500 

  slack (with derating applied) (MET)                                                                     9.7646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3147 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3891   0.9500   0.0000   0.3933 &   3.4564 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1922   0.9500            0.8956 &   4.3520 f
  mprj/o_q[41] (net)                                     2   0.0135 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1922   0.9500   0.0000   0.0002 &   4.3522 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2703   0.9500            2.2862 &   6.6383 f
  mprj/o_q_dly[41] (net)                                 2   0.0108 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2704   0.9500   0.0000   0.0001 &   6.6385 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7477   0.9500            1.7573 &   8.3958 f
  mprj/la_data_out[9] (net)                              1   0.2685 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   8.3958 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.8259   2.7551   0.9500  -0.5159  -0.4624 &   7.9334 f
  data arrival time                                                                                                  7.9334

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4719 

  slack (with derating applied) (MET)                                                                     9.8334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3053 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3927   0.9500   0.0000   0.4208 &   3.4839 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1297   0.9500            0.8485 &   4.3323 f
  mprj/o_q[35] (net)                                     1   0.0065 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1297   0.9500   0.0000   0.0001 &   4.3324 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2997   0.9500            2.2924 &   6.6248 f
  mprj/o_q_dly[35] (net)                                 2   0.0138 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2997   0.9500   0.0000   0.0001 &   6.6249 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9564   0.9500            1.8608 &   8.4857 f
  mprj/la_data_out[3] (net)                              1   0.2907 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   8.4857 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -1.0634   2.9665   0.9500  -0.6111  -0.5448 &   7.9410 f
  data arrival time                                                                                                  7.9410

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4823 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4823 

  slack (with derating applied) (MET)                                                                     9.8410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3233 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4076   0.9500   0.0000   0.5005 &   3.5637 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2962   0.9500            1.0384 &   4.6020 r
  mprj/o_q[51] (net)                                     2   0.0144 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2962   0.9500   0.0000   0.0001 &   4.6021 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1568   0.9500            2.1163 &   6.7184 r
  mprj/o_q_dly[51] (net)                                 1   0.0043 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1568   0.9500   0.0000   0.0000 &   6.7185 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.8674   0.9500            3.2096 &   9.9281 r
  mprj/la_data_out[19] (net)                             1   0.3453 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.9281 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -3.4170   5.8724   0.9500  -1.9829  -1.9859 &   7.9422 r
  data arrival time                                                                                                  7.9422

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6268 

  slack (with derating applied) (MET)                                                                     9.8422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4690 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3912   0.9500   0.0000   0.5165 &   3.5797 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1192   0.9500            0.8400 &   4.4197 f
  mprj/o_q[155] (net)                                    1   0.0054 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1192   0.9500   0.0000   0.0001 &   4.4197 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3279   0.9500            2.3149 &   6.7347 f
  mprj/o_q_dly[155] (net)                                2   0.0168 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3279   0.9500   0.0000   0.0002 &   6.7348 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6925   0.9500            1.2091 &   7.9440 f
  mprj/io_oeb[18] (net)                                  1   0.1653 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9440 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                   -0.0164   1.6942   0.9500  -0.0013   0.0274 &   7.9714 f
  data arrival time                                                                                                  7.9714

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9714
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4197 

  slack (with derating applied) (MET)                                                                     9.8714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2911 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4263   0.9500   0.0000   0.5971 &   3.6602 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1913   0.9500            0.9791 &   4.6393 r
  mprj/o_q[56] (net)                                     1   0.0077 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0426   0.1913   0.9500  -0.0048  -0.0050 &   4.6344 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2870   0.9500            2.1858 &   6.8201 r
  mprj/o_q_dly[56] (net)                                 2   0.0129 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2870   0.9500   0.0000   0.0001 &   6.8203 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6090   0.9500            3.0894 &   9.9096 r
  mprj/la_data_out[24] (net)                             1   0.3298 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.9096 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -3.4252   5.6132   0.9500  -1.9262  -1.9375 &   7.9722 r
  data arrival time                                                                                                  7.9722

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6229 

  slack (with derating applied) (MET)                                                                     9.8722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4951 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4065   0.9500   0.0000   0.4760 &   3.5391 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1587   0.9500            0.8711 &   4.4102 f
  mprj/o_q[138] (net)                                    2   0.0096 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1587   0.9500   0.0000   0.0001 &   4.4103 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1950   0.9500            2.2039 &   6.6143 f
  mprj/o_q_dly[138] (net)                                1   0.0039 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1950   0.9500   0.0000   0.0000 &   6.6143 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5919   0.9500            3.2081 &   9.8224 f
  mprj/io_oeb[1] (net)                                   1   0.5494 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   9.8224 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -3.7870   5.6212   0.9500  -2.0002  -1.8411 &   7.9813 f
  data arrival time                                                                                                  7.9813

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8813

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6307 

  slack (with derating applied) (MET)                                                                     9.8813 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.5120 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3743   0.9500   0.0000   0.2778 &   3.3409 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1241   0.9500            0.8438 &   4.1847 f
  mprj/o_q[27] (net)                                     1   0.0059 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1241   0.9500   0.0000   0.0001 &   4.1848 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2064   0.9500            2.2044 &   6.3892 f
  mprj/o_q_dly[27] (net)                                 1   0.0049 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2064   0.9500   0.0000   0.0001 &   6.3892 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0316   0.9500            1.8962 &   8.2855 f
  mprj/wbs_dat_o[27] (net)                               1   0.2969 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.2855 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.6028   3.0392   0.9500  -0.3574  -0.2850 &   8.0005 f
  data arrival time                                                                                                  8.0005

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4588 

  slack (with derating applied) (MET)                                                                     9.9005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3593 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   0.9500   0.0000   0.2573 &   3.3204 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1757   0.9500            0.8833 &   4.2037 f
  mprj/o_q[29] (net)                                     2   0.0116 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0443   0.1757   0.9500  -0.0050  -0.0051 &   4.1986 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1869   0.9500            2.2019 &   6.4005 f
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1869   0.9500   0.0000   0.0000 &   6.4005 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8987   0.9500            1.7887 &   8.1892 f
  mprj/wbs_dat_o[29] (net)                               1   0.2846 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.1892 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.4758   2.9104   0.9500  -0.2766  -0.1884 &   8.0008 f
  data arrival time                                                                                                  8.0008

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4508 

  slack (with derating applied) (MET)                                                                     9.9008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3516 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3879   0.9500   0.0000   0.5259 &   3.5890 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1102   0.9500            0.8328 &   4.4218 f
  mprj/o_q[118] (net)                                    1   0.0044 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1102   0.9500   0.0000   0.0000 &   4.4219 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3585   0.9500            2.3395 &   6.7614 f
  mprj/o_q_dly[118] (net)                                2   0.0200 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3585   0.9500   0.0000   0.0002 &   6.7616 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6970   0.9500            1.2190 &   7.9806 f
  mprj/io_out[19] (net)                                  1   0.1656 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9806 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0741   1.6990   0.9500  -0.0061   0.0243 &   8.0049 f
  data arrival time                                                                                                  8.0049

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4220 

  slack (with derating applied) (MET)                                                                     9.9049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3269 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4263   0.9500   0.0000   0.5972 &   3.6603 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1387   0.9500            0.9460 &   4.6063 r
  mprj/o_q[59] (net)                                     1   0.0041 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1387   0.9500   0.0000   0.0000 &   4.6064 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2464   0.9500            2.1559 &   6.7622 r
  mprj/o_q_dly[59] (net)                                 2   0.0102 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2464   0.9500   0.0000   0.0001 &   6.7623 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4349   0.9500            2.9968 &   9.7591 r
  mprj/la_data_out[27] (net)                             1   0.3198 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.7591 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -3.0832   5.4387   0.9500  -1.7420  -1.7473 &   8.0119 r
  data arrival time                                                                                                  8.0119

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6051 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6051 

  slack (with derating applied) (MET)                                                                     9.9119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.5170 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   0.9500   0.0000   0.5395 &   3.6026 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1105   0.9500            0.8332 &   4.4358 f
  mprj/o_q[124] (net)                                    1   0.0045 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1105   0.9500   0.0000   0.0000 &   4.4359 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4102   0.9500            2.3812 &   6.8171 f
  mprj/o_q_dly[124] (net)                                2   0.0259 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0650   0.4102   0.9500  -0.0076  -0.0075 &   6.8096 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8383   0.9500            2.3767 &   9.1863 f
  mprj/io_out[25] (net)                                  1   0.3787 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   9.1863 f
  io_out[25] (net) 
  io_out[25] (out)                                                   -2.1042   3.8491   0.9500  -1.2176  -1.1581 &   8.0282 f
  data arrival time                                                                                                  8.0282

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5516 

  slack (with derating applied) (MET)                                                                     9.9282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4798 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   0.9500   0.0000   0.2576 &   3.3207 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1276   0.9500            0.8466 &   4.1673 f
  mprj/o_q[26] (net)                                     1   0.0063 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1276   0.9500   0.0000   0.0001 &   4.1674 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2005   0.9500            2.1996 &   6.3670 f
  mprj/o_q_dly[26] (net)                                 1   0.0044 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2005   0.9500   0.0000   0.0000 &   6.3671 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6133   0.9500            1.6485 &   8.0156 f
  mprj/wbs_dat_o[26] (net)                               1   0.2568 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.0156 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.1187   2.6219   0.9500  -0.0653   0.0171 &   8.0327 f
  data arrival time                                                                                                  8.0327

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4297 

  slack (with derating applied) (MET)                                                                     9.9327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3624 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.3898   0.9500   0.0000   0.5206 &   3.5837 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1022   0.9500            0.8264 &   4.4102 f
  mprj/o_q[156] (net)                                    1   0.0036 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1022   0.9500   0.0000   0.0000 &   4.4102 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3185   0.9500            2.3017 &   6.7118 f
  mprj/o_q_dly[156] (net)                                2   0.0158 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3185   0.9500   0.0000   0.0002 &   6.7120 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8683   0.9500            1.3027 &   8.0147 f
  mprj/io_oeb[19] (net)                                  1   0.1828 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.0147 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                   -0.0228   1.8706   0.9500  -0.0130   0.0222 &   8.0369 f
  data arrival time                                                                                                  8.0369

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4244 

  slack (with derating applied) (MET)                                                                     9.9369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3613 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.4103   0.9500   0.0000   0.5425 &   3.6056 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1151   0.9500            0.8369 &   4.4425 f
  mprj/o_q[126] (net)                                    1   0.0049 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1151   0.9500   0.0000   0.0001 &   4.4426 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2991   0.9500            2.2878 &   6.7304 f
  mprj/o_q_dly[126] (net)                                2   0.0138 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2991   0.9500   0.0000   0.0002 &   6.7305 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1148   0.9500            1.9729 &   8.7035 f
  mprj/io_out[27] (net)                                  1   0.3054 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.7035 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -1.1936   3.1214   0.9500  -0.7140  -0.6631 &   8.0404 f
  data arrival time                                                                                                  8.0404

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4984 

  slack (with derating applied) (MET)                                                                     9.9404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4388 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   0.9500   0.0000   0.2606 &   3.3237 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1514   0.9500            0.8655 &   4.1892 f
  mprj/o_q[23] (net)                                     2   0.0088 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0176   0.1514   0.9500  -0.0017  -0.0017 &   4.1875 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2251   0.9500            2.2304 &   6.4179 f
  mprj/o_q_dly[23] (net)                                 1   0.0065 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2251   0.9500   0.0000   0.0001 &   6.4180 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8252   0.9500            1.7680 &   8.1860 f
  mprj/wbs_dat_o[23] (net)                               1   0.2777 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.1860 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.3537   2.8351   0.9500  -0.2109  -0.1261 &   8.0599 f
  data arrival time                                                                                                  8.0599

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4466 

  slack (with derating applied) (MET)                                                                     9.9599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4066 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.4085   0.9500   0.0000   0.4994 &   3.5625 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1618   0.9500            0.8734 &   4.4359 f
  mprj/o_q[44] (net)                                     2   0.0100 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1618   0.9500   0.0000   0.0001 &   4.4360 f
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1985   0.9500            2.2083 &   6.6443 f
  mprj/o_q_dly[44] (net)                                 1   0.0042 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1985   0.9500   0.0000   0.0000 &   6.6444 f
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4301   0.9500            1.5521 &   8.1964 f
  mprj/la_data_out[12] (net)                             1   0.2388 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1964 f
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -0.3062   2.4374   0.9500  -0.1899  -0.1273 &   8.0691 f
  data arrival time                                                                                                  8.0691

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4447 

  slack (with derating applied) (MET)                                                                     9.9691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4139 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3534   0.9500   0.0000   0.2081 &   3.2712 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1362   0.9500            0.8534 &   4.1247 f
  mprj/o_q[18] (net)                                     1   0.0072 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1362   0.9500   0.0000   0.0001 &   4.1247 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2425   0.9500            2.2424 &   6.3671 f
  mprj/o_q_dly[18] (net)                                 1   0.0080 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2425   0.9500   0.0000   0.0001 &   6.3672 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7762   0.9500            1.7474 &   8.1146 f
  mprj/wbs_dat_o[18] (net)                               1   0.2729 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.1146 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.2357   2.7859   0.9500  -0.1309  -0.0437 &   8.0708 f
  data arrival time                                                                                                  8.0708

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4386 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4386 

  slack (with derating applied) (MET)                                                                     9.9708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4095 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2680 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0018   0.1521   0.9500  -0.0005   0.0707 &   0.0707 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.2662   0.9500            2.9924 &   3.0631 r
  mprj/clk (net)                                       826   2.8106 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3683   0.9500   0.0000   0.2588 &   3.3219 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1075   0.9500            0.8305 &   4.1524 f
  mprj/o_q[25] (net)                                     1   0.0041 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1075   0.9500   0.0000   0.0000 &   4.1524 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2116   0.9500            2.2047 &   6.3572 f
  mprj/o_q_dly[25] (net)                                 1   0.0053 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2116   0.9500   0.0000   0.0001 &   6.3572 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6710   0.9500            1.6838 &   8.0410 f
  mprj/wbs_dat_o[25] (net)                               1   0.2625 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.0410 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1150   2.6792   0.9500  -0.0432   0.0414 &   8.0824 f
  data arrival time                                                                                                  8.0824

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9824

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4300 

  slack (with derating applied) (MET)                                                                     9.9824 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4124 



1
