

================================================================
== Vivado HLS Report for 'load_conv1x1_weights'
================================================================
* Date:           Fri Dec 11 05:19:49 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13| 52.000 ns | 52.000 ns |   13|   13|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         3|          1|          1|     2|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1374|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|    1587|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1587|   1472|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln155_fu_613_p2                |     *    |      0|  0|  12|           3|           4|
    |add_ln158_1_fu_658_p2              |     +    |      0|  0|  34|          27|          27|
    |add_ln158_fu_644_p2                |     +    |      0|  0|  15|           5|           5|
    |i_fu_680_p2                        |     +    |      0|  0|   9|           2|           1|
    |tmp_fu_623_p2                      |     +    |      0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln156_fu_674_p2               |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln414_10_fu_1111_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln414_11_fu_1137_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln414_12_fu_1163_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln414_13_fu_1189_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln414_14_fu_1215_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln414_15_fu_1241_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln414_1_fu_877_p2             |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln414_2_fu_903_p2             |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln414_3_fu_929_p2             |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln414_4_fu_955_p2             |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln414_5_fu_981_p2             |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln414_6_fu_1007_p2            |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln414_7_fu_1033_p2            |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln414_8_fu_1059_p2            |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln414_9_fu_1085_p2            |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln414_fu_851_p2               |   icmp   |      0|  0|  11|           5|           1|
    |or_ln414_10_fu_1131_p2             |    or    |      0|  0|   5|           5|           4|
    |or_ln414_11_fu_1157_p2             |    or    |      0|  0|   5|           5|           4|
    |or_ln414_12_fu_1183_p2             |    or    |      0|  0|   5|           5|           4|
    |or_ln414_13_fu_1209_p2             |    or    |      0|  0|   5|           5|           4|
    |or_ln414_14_fu_1235_p2             |    or    |      0|  0|   5|           5|           4|
    |or_ln414_1_fu_897_p2               |    or    |      0|  0|   5|           5|           2|
    |or_ln414_2_fu_923_p2               |    or    |      0|  0|   5|           5|           2|
    |or_ln414_3_fu_949_p2               |    or    |      0|  0|   5|           5|           3|
    |or_ln414_4_fu_975_p2               |    or    |      0|  0|   5|           5|           3|
    |or_ln414_5_fu_1001_p2              |    or    |      0|  0|   5|           5|           3|
    |or_ln414_6_fu_1027_p2              |    or    |      0|  0|   5|           5|           3|
    |or_ln414_7_fu_1053_p2              |    or    |      0|  0|   5|           5|           4|
    |or_ln414_8_fu_1079_p2              |    or    |      0|  0|   5|           5|           4|
    |or_ln414_9_fu_1105_p2              |    or    |      0|  0|   5|           5|           4|
    |or_ln414_fu_871_p2                 |    or    |      0|  0|   5|           5|           1|
    |select_ln414_10_fu_987_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln414_11_fu_994_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln414_12_fu_1013_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_13_fu_1020_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_14_fu_1039_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_15_fu_1046_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_16_fu_1065_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_17_fu_1072_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_18_fu_1091_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_19_fu_1098_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_1_fu_864_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_20_fu_1117_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_21_fu_1124_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_22_fu_1143_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_23_fu_1150_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_24_fu_1169_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_25_fu_1176_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_26_fu_1195_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_27_fu_1202_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_28_fu_1221_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_29_fu_1228_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_2_fu_883_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_30_fu_1247_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_31_fu_1254_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln414_3_fu_890_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_4_fu_909_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_5_fu_916_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_6_fu_935_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_7_fu_942_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_8_fu_961_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_9_fu_968_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln414_fu_857_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1374|         235|        1172|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |conv_weight_1x1_all_V_blk_n_AR  |   9|          2|    1|          2|
    |conv_weight_1x1_all_V_blk_n_R   |   9|          2|    1|          2|
    |i_0_reg_598                     |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  98|         22|    7|         24|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln158_1_reg_1458                |  27|   0|   27|          0|
    |ap_CS_fsm                           |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |i_0_reg_598                         |   2|   0|    2|          0|
    |icmp_ln156_reg_1469                 |   1|   0|    1|          0|
    |icmp_ln156_reg_1469_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_ln155_reg_1453                  |   4|   0|    4|          0|
    |trunc_ln414_reg_1478                |   1|   0|    1|          0|
    |trunc_ln414_reg_1478_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln647_reg_1483                |  32|   0|   32|          0|
    |weight1x1_tile_buffe_10_reg_334     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_11_reg_346     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_12_reg_358     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_13_reg_370     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_14_reg_382     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_15_reg_394     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_16_reg_406     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_17_reg_418     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_18_reg_430     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_19_reg_442     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_1_reg_226      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_20_reg_454     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_21_reg_466     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_22_reg_478     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_23_reg_490     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_24_reg_502     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_25_reg_514     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_26_reg_526     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_27_reg_538     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_28_reg_550     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_29_reg_562     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_2_reg_238      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_30_reg_574     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_31_reg_586     |  32|   0|   32|          0|
    |weight1x1_tile_buffe_32_reg_1495    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_33_reg_1501    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_34_reg_1507    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_35_reg_1513    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_36_reg_1519    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_37_reg_1525    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_38_reg_1531    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_39_reg_1537    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_3_reg_250      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_40_reg_1543    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_41_reg_1549    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_42_reg_1555    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_43_reg_1561    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_44_reg_1567    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_45_reg_1573    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_46_reg_1489    |  32|   0|   32|          0|
    |weight1x1_tile_buffe_4_reg_262      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_5_reg_274      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_6_reg_286      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_7_reg_298      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_8_reg_310      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_9_reg_322      |  32|   0|   32|          0|
    |weight1x1_tile_buffe_reg_214        |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1587|   0| 1587|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_rst                                |  in |    1| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_start                              |  in |    1| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_done                               | out |    1| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_idle                               | out |    1| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_ready                              | out |    1| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_0                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_1                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_2                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_3                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_4                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_5                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_6                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_7                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_8                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_9                           | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_10                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_11                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_12                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_13                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_14                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_15                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_16                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_17                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_18                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_19                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_20                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_21                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_22                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_23                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_24                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_25                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_26                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_27                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_28                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_29                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_30                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|ap_return_31                          | out |   32| ap_ctrl_hs |     load_conv1x1_weights     | return value |
|m_axi_conv_weight_1x1_all_V_AWVALID   | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWREADY   |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWADDR    | out |   32|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWID      | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWLEN     | out |   32|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWSIZE    | out |    3|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWBURST   | out |    2|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWLOCK    | out |    2|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWCACHE   | out |    4|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWPROT    | out |    3|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWQOS     | out |    4|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWREGION  | out |    4|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_AWUSER    | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_WVALID    | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_WREADY    |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_WDATA     | out |  512|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_WSTRB     | out |   64|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_WLAST     | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_WID       | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_WUSER     | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARVALID   | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARREADY   |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARADDR    | out |   32|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARID      | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARLEN     | out |   32|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARSIZE    | out |    3|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARBURST   | out |    2|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARLOCK    | out |    2|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARCACHE   | out |    4|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARPROT    | out |    3|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARQOS     | out |    4|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARREGION  | out |    4|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_ARUSER    | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_RVALID    |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_RREADY    | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_RDATA     |  in |  512|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_RLAST     |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_RID       |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_RUSER     |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_RRESP     |  in |    2|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_BVALID    |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_BREADY    | out |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_BRESP     |  in |    2|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_BID       |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|m_axi_conv_weight_1x1_all_V_BUSER     |  in |    1|    m_axi   |     conv_weight_1x1_all_V    |    pointer   |
|conv_weight_1x1_all_V_offset          |  in |   26|   ap_none  | conv_weight_1x1_all_V_offset |    scalar    |
|conv1x1_weight_ptr                    |  in |    5|   ap_none  |      conv1x1_weight_ptr      |    scalar    |
|c_out                                 |  in |    3|   ap_none  |             c_out            |    scalar    |
|c_in                                  |  in |    2|   ap_none  |             c_in             |    scalar    |
|in_channels_after_pa                  |  in |    4|   ap_none  |     in_channels_after_pa     |    scalar    |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+

