-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pFFT_pow_generic_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    exp : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of pFFT_pow_generic_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv71_58B90BFBE8E7BCD5E4 : STD_LOGIC_VECTOR (70 downto 0) := "10110001011100100001011111110111110100011100111101111001101010111100100";
    constant ap_const_lv120_2C5C85FDF473DE6AF : STD_LOGIC_VECTOR (119 downto 0) := "000000000000000000000000000000000000000000000000000000101100010111001000010111111101111101000111001111011110011010101111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_3FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv58_10 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_7FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0111111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv13_1C01 : STD_LOGIC_VECTOR (12 downto 0) := "1110000000001";
    constant ap_const_lv31_5C55 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000101110001010101";

attribute shreg_extract : string;
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0 : STD_LOGIC_VECTOR (57 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0 : STD_LOGIC_VECTOR (25 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1 : STD_LOGIC_VECTOR (25 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0 : STD_LOGIC_VECTOR (41 downto 0);
    signal es_sign_fu_295_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal es_sign_reg_1190_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_reg_1190_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal es_exp_reg_1197 : STD_LOGIC_VECTOR (10 downto 0);
    signal es_exp_reg_1197_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln18_1_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_reg_1205 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_reg_1205_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_reg_1210 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_reg_1210_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal e_frac_2_fu_345_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal e_frac_2_reg_1215 : STD_LOGIC_VECTOR (53 downto 0);
    signal m_frac_l_fu_286_p2 : STD_LOGIC_VECTOR (119 downto 0);
    signal m_frac_l_reg_1220 : STD_LOGIC_VECTOR (119 downto 0);
    signal tmp_10_reg_1226 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1226_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_reg_1231_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_1236_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_reg_1243_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal m_fix_reg_1249 : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_1249_pp0_iter3_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_1249_pp0_iter4_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_1249_pp0_iter5_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_1249_pp0_iter6_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_5_reg_1254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1254_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1264_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_reg_1269_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_fu_659_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1279 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1279_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1279_pp0_iter7_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1279_pp0_iter8_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1279_pp0_iter9_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_1279_pp0_iter10_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal m_fix_a_reg_1286 : STD_LOGIC_VECTOR (58 downto 0);
    signal m_diff_hi_reg_1291 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_reg_1291_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_1296 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_1296_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_1296_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_fu_705_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_reg_1303 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z4_fu_715_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal Z4_reg_1308 : STD_LOGIC_VECTOR (34 downto 0);
    signal exp_Z4_m_1_fu_756_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z4_m_1_reg_1323 : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z3_m_1_fu_762_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal exp_Z3_m_1_reg_1328 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_s_reg_1333 : STD_LOGIC_VECTOR (19 downto 0);
    signal exp_Z2P_m_1_fu_814_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2P_m_1_reg_1348 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_2_fu_820_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_2_reg_1353 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_7_reg_1358 : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z1_reg_1363 : STD_LOGIC_VECTOR (57 downto 0);
    signal mul_ln616_fu_282_p2 : STD_LOGIC_VECTOR (98 downto 0);
    signal mul_ln616_reg_1368 : STD_LOGIC_VECTOR (98 downto 0);
    signal zext_ln249_fu_729_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln254_fu_734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln273_fu_791_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln611_fu_795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local : STD_LOGIC;
    signal mul_ln258_fu_274_p0 : STD_LOGIC_VECTOR (42 downto 0);
    signal mul_ln258_fu_274_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln277_fu_278_p0 : STD_LOGIC_VECTOR (48 downto 0);
    signal mul_ln277_fu_278_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln616_fu_282_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln616_fu_282_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal m_frac_l_fu_286_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal data_fu_291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal es_sig_fu_311_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal e_frac_fu_327_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln532_fu_335_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal e_frac_1_fu_339_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln486_fu_365_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln18_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_NaN_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_exp_fu_368_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln545_fu_414_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_fu_406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln545_fu_419_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln545_fu_423_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln545_1_fu_431_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln539_1_fu_400_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal zext_ln545_fu_435_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal ashr_ln545_fu_439_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal shl_ln545_fu_445_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal trunc_ln545_fu_451_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal trunc_ln545_1_fu_455_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal m_fix_l_fu_459_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal zext_ln546_fu_467_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal shl_ln546_fu_471_p2 : STD_LOGIC_VECTOR (129 downto 0);
    signal ashr_ln546_fu_477_p2 : STD_LOGIC_VECTOR (129 downto 0);
    signal sext_ln552_fu_491_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln552_fu_495_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal tmp_4_fu_505_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln553_fu_513_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln553_fu_521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln553_fu_525_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal shl_ln553_fu_529_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal ashr_ln553_fu_535_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal select_ln553_1_fu_541_p3 : STD_LOGIC_VECTOR (130 downto 0);
    signal shl_ln552_fu_499_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal m_fix_0_in_in_v_v_fu_549_p3 : STD_LOGIC_VECTOR (130 downto 0);
    signal empty_fu_557_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal zext_ln549_fu_561_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal m_fix_hi_fu_575_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln539_2_fu_403_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal m_fix_back_fu_483_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal shl_ln_fu_609_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1179_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln563_fu_636_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_cast_fu_620_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln563_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln563_1_fu_645_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln563_fu_651_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln568_fu_269_p2 : STD_LOGIC_VECTOR (70 downto 0);
    signal sub_ln574_fu_681_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal Z4_ind_fu_719_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_Z4_fu_739_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln250_fu_749_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln250_1_fu_752_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln258_fu_274_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln261_1_fu_802_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln261_fu_805_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln261_fu_810_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln255_fu_799_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2_m_1_fu_830_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal mul_ln277_fu_278_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal and_ln_fu_859_p5 : STD_LOGIC_VECTOR (50 downto 0);
    signal zext_ln280_2_fu_873_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln280_fu_876_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln280_1_fu_881_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln280_fu_869_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_Z1P_m_1_l_fu_885_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_Z1_hi_fu_901_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal exp_Z1P_m_1_fu_891_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal add_ln616_fu_937_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal shl_ln1_fu_942_p3 : STD_LOGIC_VECTOR (106 downto 0);
    signal zext_ln616_2_fu_950_p1 : STD_LOGIC_VECTOR (106 downto 0);
    signal add_ln616_1_fu_953_p2 : STD_LOGIC_VECTOR (106 downto 0);
    signal tmp_8_fu_959_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_1_fu_967_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_2_fu_972_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_983_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln628_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_2_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1012_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_1_fu_1022_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln657_fu_1040_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_exp_fu_1044_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_sig_fu_1032_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal t_fu_1050_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln479_fu_1058_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln413_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln378_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln431_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln431_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln438_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_1_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_2_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln628_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln645_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln628_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln645_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln431_1_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln628_1_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln645_1_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal UnifiedRetVal_fu_1151_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal UnifiedRetVal_fu_1151_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal UnifiedRetVal_fu_1151_p8 : STD_LOGIC_VECTOR (63 downto 0);
    signal UnifiedRetVal_fu_1151_p11 : STD_LOGIC_VECTOR (63 downto 0);
    signal UnifiedRetVal_fu_1151_p12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1179_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal UnifiedRetVal_fu_1151_p13 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_int_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln258_fu_274_p00 : STD_LOGIC_VECTOR (78 downto 0);
    signal mul_ln258_fu_274_p10 : STD_LOGIC_VECTOR (78 downto 0);
    signal mul_ln277_fu_278_p00 : STD_LOGIC_VECTOR (92 downto 0);
    signal mul_ln277_fu_278_p10 : STD_LOGIC_VECTOR (92 downto 0);
    signal mul_ln616_fu_282_p00 : STD_LOGIC_VECTOR (98 downto 0);
    signal mul_ln616_fu_282_p10 : STD_LOGIC_VECTOR (98 downto 0);
    signal UnifiedRetVal_fu_1151_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal UnifiedRetVal_fu_1151_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal UnifiedRetVal_fu_1151_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal UnifiedRetVal_fu_1151_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal UnifiedRetVal_fu_1151_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pFFT_mul_13s_71s_71_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (70 downto 0);
        dout : OUT STD_LOGIC_VECTOR (70 downto 0) );
    end component;


    component pFFT_mul_43ns_36ns_79_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (42 downto 0);
        din1 : IN STD_LOGIC_VECTOR (35 downto 0);
        dout : OUT STD_LOGIC_VECTOR (78 downto 0) );
    end component;


    component pFFT_mul_49ns_44ns_93_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (48 downto 0);
        din1 : IN STD_LOGIC_VECTOR (43 downto 0);
        dout : OUT STD_LOGIC_VECTOR (92 downto 0) );
    end component;


    component pFFT_mul_50ns_50ns_99_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (49 downto 0);
        din1 : IN STD_LOGIC_VECTOR (49 downto 0);
        dout : OUT STD_LOGIC_VECTOR (98 downto 0) );
    end component;


    component pFFT_mul_54s_67ns_120_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (53 downto 0);
        din1 : IN STD_LOGIC_VECTOR (66 downto 0);
        dout : OUT STD_LOGIC_VECTOR (119 downto 0) );
    end component;


    component pFFT_sparsemux_11_4_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        def : IN STD_LOGIC_VECTOR (63 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pFFT_mac_muladd_16s_15ns_19s_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;



begin
    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U : component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe
    generic map (
        DataWidth => 58,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0,
        ce0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0);

    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U : component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg
    generic map (
        DataWidth => 26,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0,
        ce0 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0,
        address1 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1,
        ce1 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local,
        q1 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1);

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U : component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi
    generic map (
        DataWidth => 42,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0,
        ce0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0);

    mul_13s_71s_71_1_1_U35 : component pFFT_mul_13s_71s_71_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 71,
        dout_WIDTH => 71)
    port map (
        din0 => r_exp_reg_1279,
        din1 => ap_const_lv71_58B90BFBE8E7BCD5E4,
        dout => mul_ln568_fu_269_p2);

    mul_43ns_36ns_79_1_1_U36 : component pFFT_mul_43ns_36ns_79_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 43,
        din1_WIDTH => 36,
        dout_WIDTH => 79)
    port map (
        din0 => mul_ln258_fu_274_p0,
        din1 => mul_ln258_fu_274_p1,
        dout => mul_ln258_fu_274_p2);

    mul_49ns_44ns_93_1_1_U37 : component pFFT_mul_49ns_44ns_93_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 49,
        din1_WIDTH => 44,
        dout_WIDTH => 93)
    port map (
        din0 => mul_ln277_fu_278_p0,
        din1 => mul_ln277_fu_278_p1,
        dout => mul_ln277_fu_278_p2);

    mul_50ns_50ns_99_1_1_U38 : component pFFT_mul_50ns_50ns_99_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 50,
        din1_WIDTH => 50,
        dout_WIDTH => 99)
    port map (
        din0 => mul_ln616_fu_282_p0,
        din1 => mul_ln616_fu_282_p1,
        dout => mul_ln616_fu_282_p2);

    mul_54s_67ns_120_1_1_U39 : component pFFT_mul_54s_67ns_120_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 54,
        din1_WIDTH => 67,
        dout_WIDTH => 120)
    port map (
        din0 => e_frac_2_reg_1215,
        din1 => m_frac_l_fu_286_p1,
        dout => m_frac_l_fu_286_p2);

    sparsemux_11_4_64_1_1_U40 : component pFFT_sparsemux_11_4_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1000",
        din0_WIDTH => 64,
        CASE1 => "0100",
        din1_WIDTH => 64,
        CASE2 => "0010",
        din2_WIDTH => 64,
        CASE3 => "0001",
        din3_WIDTH => 64,
        CASE4 => "0000",
        din4_WIDTH => 64,
        def_WIDTH => 64,
        sel_WIDTH => 4,
        dout_WIDTH => 64)
    port map (
        din0 => UnifiedRetVal_fu_1151_p2,
        din1 => ap_const_lv64_7FF0000000000000,
        din2 => UnifiedRetVal_fu_1151_p6,
        din3 => UnifiedRetVal_fu_1151_p8,
        din4 => ap_const_lv64_0,
        def => UnifiedRetVal_fu_1151_p11,
        sel => UnifiedRetVal_fu_1151_p12,
        dout => UnifiedRetVal_fu_1151_p13);

    mac_muladd_16s_15ns_19s_31_4_1_U41 : component pFFT_mac_muladd_16s_15ns_19s_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 19,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => m_fix_hi_fu_575_p4,
        din1 => grp_fu_1179_p1,
        din2 => shl_ln_fu_609_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1179_p3);





    exp_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            exp_int_reg <= exp;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                Z2_reg_1296 <= sub_ln574_fu_681_p2(50 downto 43);
                Z2_reg_1296_pp0_iter8_reg <= Z2_reg_1296;
                Z2_reg_1296_pp0_iter9_reg <= Z2_reg_1296_pp0_iter8_reg;
                Z3_reg_1303 <= sub_ln574_fu_681_p2(42 downto 35);
                Z4_reg_1308 <= Z4_fu_715_p1;
                e_frac_2_reg_1215 <= e_frac_2_fu_345_p3;
                es_exp_reg_1197 <= data_fu_291_p1(62 downto 52);
                es_exp_reg_1197_pp0_iter1_reg <= es_exp_reg_1197;
                es_sign_reg_1190 <= data_fu_291_p1(63 downto 63);
                es_sign_reg_1190_pp0_iter10_reg <= es_sign_reg_1190_pp0_iter9_reg;
                es_sign_reg_1190_pp0_iter1_reg <= es_sign_reg_1190;
                es_sign_reg_1190_pp0_iter2_reg <= es_sign_reg_1190_pp0_iter1_reg;
                es_sign_reg_1190_pp0_iter3_reg <= es_sign_reg_1190_pp0_iter2_reg;
                es_sign_reg_1190_pp0_iter4_reg <= es_sign_reg_1190_pp0_iter3_reg;
                es_sign_reg_1190_pp0_iter5_reg <= es_sign_reg_1190_pp0_iter4_reg;
                es_sign_reg_1190_pp0_iter6_reg <= es_sign_reg_1190_pp0_iter5_reg;
                es_sign_reg_1190_pp0_iter7_reg <= es_sign_reg_1190_pp0_iter6_reg;
                es_sign_reg_1190_pp0_iter8_reg <= es_sign_reg_1190_pp0_iter7_reg;
                es_sign_reg_1190_pp0_iter9_reg <= es_sign_reg_1190_pp0_iter8_reg;
                exp_Z1_reg_1363 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
                exp_Z2P_m_1_reg_1348 <= exp_Z2P_m_1_fu_814_p2;
                    exp_Z3_m_1_reg_1328(25 downto 0) <= exp_Z3_m_1_fu_762_p4(25 downto 0);    exp_Z3_m_1_reg_1328(42 downto 35) <= exp_Z3_m_1_fu_762_p4(42 downto 35);
                exp_Z4_m_1_reg_1323 <= exp_Z4_m_1_fu_756_p2;
                icmp_ln18_1_reg_1205 <= icmp_ln18_1_fu_315_p2;
                icmp_ln18_1_reg_1205_pp0_iter1_reg <= icmp_ln18_1_reg_1205;
                icmp_ln18_2_reg_1210 <= icmp_ln18_2_fu_321_p2;
                icmp_ln18_2_reg_1210_pp0_iter1_reg <= icmp_ln18_2_reg_1210;
                icmp_ln628_1_reg_1269 <= icmp_ln628_1_fu_603_p2;
                icmp_ln628_1_reg_1269_pp0_iter10_reg <= icmp_ln628_1_reg_1269_pp0_iter9_reg;
                icmp_ln628_1_reg_1269_pp0_iter3_reg <= icmp_ln628_1_reg_1269;
                icmp_ln628_1_reg_1269_pp0_iter4_reg <= icmp_ln628_1_reg_1269_pp0_iter3_reg;
                icmp_ln628_1_reg_1269_pp0_iter5_reg <= icmp_ln628_1_reg_1269_pp0_iter4_reg;
                icmp_ln628_1_reg_1269_pp0_iter6_reg <= icmp_ln628_1_reg_1269_pp0_iter5_reg;
                icmp_ln628_1_reg_1269_pp0_iter7_reg <= icmp_ln628_1_reg_1269_pp0_iter6_reg;
                icmp_ln628_1_reg_1269_pp0_iter8_reg <= icmp_ln628_1_reg_1269_pp0_iter7_reg;
                icmp_ln628_1_reg_1269_pp0_iter9_reg <= icmp_ln628_1_reg_1269_pp0_iter8_reg;
                icmp_ln628_reg_1264 <= icmp_ln628_fu_597_p2;
                icmp_ln628_reg_1264_pp0_iter10_reg <= icmp_ln628_reg_1264_pp0_iter9_reg;
                icmp_ln628_reg_1264_pp0_iter3_reg <= icmp_ln628_reg_1264;
                icmp_ln628_reg_1264_pp0_iter4_reg <= icmp_ln628_reg_1264_pp0_iter3_reg;
                icmp_ln628_reg_1264_pp0_iter5_reg <= icmp_ln628_reg_1264_pp0_iter4_reg;
                icmp_ln628_reg_1264_pp0_iter6_reg <= icmp_ln628_reg_1264_pp0_iter5_reg;
                icmp_ln628_reg_1264_pp0_iter7_reg <= icmp_ln628_reg_1264_pp0_iter6_reg;
                icmp_ln628_reg_1264_pp0_iter8_reg <= icmp_ln628_reg_1264_pp0_iter7_reg;
                icmp_ln628_reg_1264_pp0_iter9_reg <= icmp_ln628_reg_1264_pp0_iter8_reg;
                m_diff_hi_reg_1291 <= sub_ln574_fu_681_p2(58 downto 51);
                m_diff_hi_reg_1291_pp0_iter8_reg <= m_diff_hi_reg_1291;
                m_fix_a_reg_1286 <= mul_ln568_fu_269_p2(70 downto 12);
                m_fix_reg_1249 <= m_fix_0_in_in_v_v_fu_549_p3(117 downto 59);
                m_fix_reg_1249_pp0_iter3_reg <= m_fix_reg_1249;
                m_fix_reg_1249_pp0_iter4_reg <= m_fix_reg_1249_pp0_iter3_reg;
                m_fix_reg_1249_pp0_iter5_reg <= m_fix_reg_1249_pp0_iter4_reg;
                m_fix_reg_1249_pp0_iter6_reg <= m_fix_reg_1249_pp0_iter5_reg;
                m_frac_l_reg_1220 <= m_frac_l_fu_286_p2;
                mul_ln616_reg_1368 <= mul_ln616_fu_282_p2;
                or_ln378_reg_1243 <= or_ln378_fu_394_p2;
                or_ln378_reg_1243_pp0_iter10_reg <= or_ln378_reg_1243_pp0_iter9_reg;
                or_ln378_reg_1243_pp0_iter3_reg <= or_ln378_reg_1243;
                or_ln378_reg_1243_pp0_iter4_reg <= or_ln378_reg_1243_pp0_iter3_reg;
                or_ln378_reg_1243_pp0_iter5_reg <= or_ln378_reg_1243_pp0_iter4_reg;
                or_ln378_reg_1243_pp0_iter6_reg <= or_ln378_reg_1243_pp0_iter5_reg;
                or_ln378_reg_1243_pp0_iter7_reg <= or_ln378_reg_1243_pp0_iter6_reg;
                or_ln378_reg_1243_pp0_iter8_reg <= or_ln378_reg_1243_pp0_iter7_reg;
                or_ln378_reg_1243_pp0_iter9_reg <= or_ln378_reg_1243_pp0_iter8_reg;
                r_exp_reg_1279 <= r_exp_fu_659_p3;
                r_exp_reg_1279_pp0_iter10_reg <= r_exp_reg_1279_pp0_iter9_reg;
                r_exp_reg_1279_pp0_iter6_reg <= r_exp_reg_1279;
                r_exp_reg_1279_pp0_iter7_reg <= r_exp_reg_1279_pp0_iter6_reg;
                r_exp_reg_1279_pp0_iter8_reg <= r_exp_reg_1279_pp0_iter7_reg;
                r_exp_reg_1279_pp0_iter9_reg <= r_exp_reg_1279_pp0_iter8_reg;
                tmp_10_reg_1226 <= m_frac_l_fu_286_p2(119 downto 119);
                tmp_10_reg_1226_pp0_iter10_reg <= tmp_10_reg_1226_pp0_iter9_reg;
                tmp_10_reg_1226_pp0_iter2_reg <= tmp_10_reg_1226;
                tmp_10_reg_1226_pp0_iter3_reg <= tmp_10_reg_1226_pp0_iter2_reg;
                tmp_10_reg_1226_pp0_iter4_reg <= tmp_10_reg_1226_pp0_iter3_reg;
                tmp_10_reg_1226_pp0_iter5_reg <= tmp_10_reg_1226_pp0_iter4_reg;
                tmp_10_reg_1226_pp0_iter6_reg <= tmp_10_reg_1226_pp0_iter5_reg;
                tmp_10_reg_1226_pp0_iter7_reg <= tmp_10_reg_1226_pp0_iter6_reg;
                tmp_10_reg_1226_pp0_iter8_reg <= tmp_10_reg_1226_pp0_iter7_reg;
                tmp_10_reg_1226_pp0_iter9_reg <= tmp_10_reg_1226_pp0_iter8_reg;
                tmp_2_reg_1353 <= pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0(41 downto 2);
                tmp_5_reg_1254 <= zext_ln549_fu_561_p1(129 downto 129);
                tmp_5_reg_1254_pp0_iter3_reg <= tmp_5_reg_1254;
                tmp_7_reg_1358 <= mul_ln277_fu_278_p2(92 downto 57);
                tmp_s_reg_1333 <= mul_ln258_fu_274_p2(78 downto 59);
                y_is_0_reg_1231 <= y_is_0_fu_374_p2;
                y_is_0_reg_1231_pp0_iter10_reg <= y_is_0_reg_1231_pp0_iter9_reg;
                y_is_0_reg_1231_pp0_iter3_reg <= y_is_0_reg_1231;
                y_is_0_reg_1231_pp0_iter4_reg <= y_is_0_reg_1231_pp0_iter3_reg;
                y_is_0_reg_1231_pp0_iter5_reg <= y_is_0_reg_1231_pp0_iter4_reg;
                y_is_0_reg_1231_pp0_iter6_reg <= y_is_0_reg_1231_pp0_iter5_reg;
                y_is_0_reg_1231_pp0_iter7_reg <= y_is_0_reg_1231_pp0_iter6_reg;
                y_is_0_reg_1231_pp0_iter8_reg <= y_is_0_reg_1231_pp0_iter7_reg;
                y_is_0_reg_1231_pp0_iter9_reg <= y_is_0_reg_1231_pp0_iter8_reg;
                y_is_inf_reg_1236 <= y_is_inf_fu_384_p2;
                y_is_inf_reg_1236_pp0_iter10_reg <= y_is_inf_reg_1236_pp0_iter9_reg;
                y_is_inf_reg_1236_pp0_iter3_reg <= y_is_inf_reg_1236;
                y_is_inf_reg_1236_pp0_iter4_reg <= y_is_inf_reg_1236_pp0_iter3_reg;
                y_is_inf_reg_1236_pp0_iter5_reg <= y_is_inf_reg_1236_pp0_iter4_reg;
                y_is_inf_reg_1236_pp0_iter6_reg <= y_is_inf_reg_1236_pp0_iter5_reg;
                y_is_inf_reg_1236_pp0_iter7_reg <= y_is_inf_reg_1236_pp0_iter6_reg;
                y_is_inf_reg_1236_pp0_iter8_reg <= y_is_inf_reg_1236_pp0_iter7_reg;
                y_is_inf_reg_1236_pp0_iter9_reg <= y_is_inf_reg_1236_pp0_iter8_reg;
            end if;
        end if;
    end process;
    exp_Z3_m_1_reg_1328(34 downto 26) <= "000000000";
    UnifiedRetVal_fu_1151_p11 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    UnifiedRetVal_fu_1151_p12 <= (((or_ln378_reg_1243_pp0_iter10_reg & and_ln431_1_fu_1077_p2) & and_ln628_1_fu_1110_p2) & and_ln645_1_fu_1134_p2);
    UnifiedRetVal_fu_1151_p2 <= 
        ap_const_lv64_3FF0000000000000 when (y_is_0_reg_1231_pp0_iter10_reg(0) = '1') else 
        ap_const_lv64_7FFFFFFFFFFFFFFF;
    UnifiedRetVal_fu_1151_p6 <= 
        ap_const_lv64_0 when (tmp_10_reg_1226_pp0_iter10_reg(0) = '1') else 
        ap_const_lv64_7FF0000000000000;
    UnifiedRetVal_fu_1151_p8 <= zext_ln479_fu_1058_p1;
    Z3_fu_705_p4 <= sub_ln574_fu_681_p2(42 downto 35);
    Z4_fu_715_p1 <= sub_ln574_fu_681_p2(35 - 1 downto 0);
    Z4_ind_fu_719_p4 <= sub_ln574_fu_681_p2(34 downto 27);
    add_ln261_fu_805_p2 <= std_logic_vector(unsigned(exp_Z4_m_1_reg_1323) + unsigned(zext_ln261_1_fu_802_p1));
    add_ln280_fu_876_p2 <= std_logic_vector(unsigned(exp_Z2P_m_1_reg_1348) + unsigned(zext_ln280_2_fu_873_p1));
    add_ln563_1_fu_645_p2 <= std_logic_vector(unsigned(tmp_9_cast_fu_620_p4) + unsigned(ap_const_lv13_1));
    add_ln616_1_fu_953_p2 <= std_logic_vector(unsigned(shl_ln1_fu_942_p3) + unsigned(zext_ln616_2_fu_950_p1));
    add_ln616_fu_937_p2 <= std_logic_vector(unsigned(exp_Z1_reg_1363) + unsigned(ap_const_lv58_10));
    and_ln431_1_fu_1077_p2 <= (y_is_inf_reg_1236_pp0_iter10_reg and and_ln431_fu_1071_p2);
    and_ln431_fu_1071_p2 <= (xor_ln413_fu_928_p2 and xor_ln378_fu_1066_p2);
    and_ln438_1_fu_1098_p2 <= (xor_ln438_fu_1092_p2 and xor_ln378_fu_1066_p2);
    and_ln438_2_fu_1104_p2 <= (or_ln431_fu_1087_p2 and and_ln438_1_fu_1098_p2);
    and_ln438_fu_933_p2 <= (y_is_inf_reg_1236_pp0_iter10_reg and es_sign_reg_1190_pp0_iter10_reg);
    and_ln628_1_fu_1110_p2 <= (or_ln628_fu_999_p2 and and_ln438_2_fu_1104_p2);
    and_ln628_fu_979_p2 <= (icmp_ln628_reg_1264_pp0_iter10_reg and icmp_ln628_1_reg_1269_pp0_iter10_reg);
    and_ln645_1_fu_1134_p2 <= (and_ln645_fu_1128_p2 and and_ln438_2_fu_1104_p2);
    and_ln645_fu_1128_p2 <= (xor_ln628_fu_1116_p2 and icmp_ln645_fu_1122_p2);
    and_ln_fu_859_p5 <= (((Z2_reg_1296_pp0_iter9_reg & ap_const_lv1_0) & tmp_2_reg_1353) & ap_const_lv2_0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= UnifiedRetVal_fu_1151_p13;
    ashr_ln545_fu_439_p2 <= std_logic_vector(shift_right(signed(sext_ln539_1_fu_400_p1),to_integer(unsigned('0' & zext_ln545_fu_435_p1(31-1 downto 0)))));
    ashr_ln546_fu_477_p2 <= std_logic_vector(shift_right(signed(m_fix_l_fu_459_p3),to_integer(unsigned('0' & zext_ln546_fu_467_p1(31-1 downto 0)))));
    ashr_ln553_fu_535_p2 <= std_logic_vector(shift_right(signed(sext_ln539_1_fu_400_p1),to_integer(unsigned('0' & zext_ln553_fu_525_p1(31-1 downto 0)))));
    data_fu_291_p1 <= exp_int_reg;
    e_frac_1_fu_339_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln532_fu_335_p1));
    e_frac_2_fu_345_p3 <= 
        e_frac_1_fu_339_p2 when (es_sign_fu_295_p3(0) = '1') else 
        zext_ln532_fu_335_p1;
    e_frac_fu_327_p3 <= (ap_const_lv1_1 & es_sig_fu_311_p1);
    empty_fu_557_p1 <= m_fix_0_in_in_v_v_fu_549_p3(130 - 1 downto 0);
    es_sig_fu_311_p1 <= data_fu_291_p1(52 - 1 downto 0);
    es_sign_fu_295_p3 <= data_fu_291_p1(63 downto 63);
    exp_Z1P_m_1_fu_891_p4 <= exp_Z1P_m_1_l_fu_885_p2(51 downto 2);
    exp_Z1P_m_1_l_fu_885_p2 <= std_logic_vector(unsigned(zext_ln280_1_fu_881_p1) + unsigned(zext_ln280_fu_869_p1));
    exp_Z1_hi_fu_901_p4 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0(57 downto 8);
    exp_Z2P_m_1_fu_814_p2 <= std_logic_vector(unsigned(zext_ln261_fu_810_p1) + unsigned(zext_ln255_fu_799_p1));
    exp_Z2_m_1_fu_830_p4 <= ((Z2_reg_1296_pp0_iter8_reg & ap_const_lv1_0) & tmp_2_fu_820_p4);
    exp_Z3_m_1_fu_762_p4 <= ((Z3_reg_1303 & ap_const_lv9_0) & pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0);
    exp_Z4_m_1_fu_756_p2 <= std_logic_vector(unsigned(zext_ln250_fu_749_p1) + unsigned(zext_ln250_1_fu_752_p1));
    f_Z4_fu_739_p4 <= pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1(25 downto 16);
    grp_fu_1179_p1 <= ap_const_lv31_5C55(15 - 1 downto 0);
    icmp_ln18_1_fu_315_p2 <= "1" when (es_sig_fu_311_p1 = ap_const_lv52_0) else "0";
    icmp_ln18_2_fu_321_p2 <= "0" when (es_sig_fu_311_p1 = ap_const_lv52_0) else "1";
    icmp_ln18_fu_379_p2 <= "1" when (es_exp_reg_1197_pp0_iter1_reg = ap_const_lv11_7FF) else "0";
    icmp_ln563_fu_639_p2 <= "0" when (trunc_ln563_fu_636_p1 = ap_const_lv18_0) else "1";
    icmp_ln628_1_fu_603_p2 <= "0" when (sext_ln539_2_fu_403_p1 = m_fix_back_fu_483_p3) else "1";
    icmp_ln628_2_fu_993_p2 <= "1" when (signed(tmp_9_fu_983_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln628_fu_597_p2 <= "1" when (signed(m_exp_fu_368_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln645_fu_1122_p2 <= "1" when (signed(r_exp_2_fu_972_p3) > signed(ap_const_lv13_1C01)) else "0";
    m_exp_fu_368_p2 <= std_logic_vector(unsigned(zext_ln486_fu_365_p1) + unsigned(ap_const_lv12_C01));
    m_fix_0_in_in_v_v_fu_549_p3 <= 
        select_ln553_1_fu_541_p3 when (tmp_3_fu_406_p3(0) = '1') else 
        shl_ln552_fu_499_p2;
    m_fix_back_fu_483_p3 <= 
        shl_ln546_fu_471_p2 when (tmp_3_fu_406_p3(0) = '1') else 
        ashr_ln546_fu_477_p2;
    m_fix_hi_fu_575_p4 <= m_fix_0_in_in_v_v_fu_549_p3(129 downto 114);
    m_fix_l_fu_459_p3 <= 
        trunc_ln545_fu_451_p1 when (tmp_3_fu_406_p3(0) = '1') else 
        trunc_ln545_1_fu_455_p1;
    m_frac_l_fu_286_p1 <= ap_const_lv120_2C5C85FDF473DE6AF(67 - 1 downto 0);
    mul_ln258_fu_274_p0 <= mul_ln258_fu_274_p00(43 - 1 downto 0);
    mul_ln258_fu_274_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z3_m_1_fu_762_p4),79));
    mul_ln258_fu_274_p1 <= mul_ln258_fu_274_p10(36 - 1 downto 0);
    mul_ln258_fu_274_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z4_m_1_fu_756_p2),79));
    mul_ln277_fu_278_p0 <= mul_ln277_fu_278_p00(49 - 1 downto 0);
    mul_ln277_fu_278_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z2_m_1_fu_830_p4),93));
    mul_ln277_fu_278_p1 <= mul_ln277_fu_278_p10(44 - 1 downto 0);
    mul_ln277_fu_278_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z2P_m_1_fu_814_p2),93));
    mul_ln616_fu_282_p0 <= mul_ln616_fu_282_p00(50 - 1 downto 0);
    mul_ln616_fu_282_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1P_m_1_fu_891_p4),99));
    mul_ln616_fu_282_p1 <= mul_ln616_fu_282_p10(50 - 1 downto 0);
    mul_ln616_fu_282_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_hi_fu_901_p4),99));
    or_ln378_fu_394_p2 <= (y_is_NaN_fu_389_p2 or y_is_0_fu_374_p2);
    or_ln431_fu_1087_p2 <= (xor_ln431_fu_1082_p2 or es_sign_reg_1190_pp0_iter10_reg);
    or_ln628_fu_999_p2 <= (icmp_ln628_2_fu_993_p2 or and_ln628_fu_979_p2);
    out_exp_fu_1044_p2 <= std_logic_vector(unsigned(trunc_ln657_fu_1040_p1) + unsigned(ap_const_lv11_3FF));
    out_sig_fu_1032_p3 <= 
        tmp_fu_1012_p4 when (tmp_8_fu_959_p3(0) = '1') else 
        tmp_1_fu_1022_p4;
    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 <= zext_ln611_fu_795_p1(8 - 1 downto 0);

    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 <= zext_ln273_fu_791_p1(8 - 1 downto 0);

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0 <= zext_ln254_fu_734_p1(8 - 1 downto 0);
    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1 <= zext_ln249_fu_729_p1(8 - 1 downto 0);

    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    r_exp_1_fu_967_p2 <= std_logic_vector(signed(r_exp_reg_1279_pp0_iter10_reg) + signed(ap_const_lv13_1FFF));
    r_exp_2_fu_972_p3 <= 
        r_exp_reg_1279_pp0_iter10_reg when (tmp_8_fu_959_p3(0) = '1') else 
        r_exp_1_fu_967_p2;
    r_exp_fu_659_p3 <= 
        select_ln563_fu_651_p3 when (tmp_6_fu_629_p3(0) = '1') else 
        tmp_9_cast_fu_620_p4;
    select_ln545_fu_423_p3 <= 
        sext_ln545_fu_419_p1 when (tmp_3_fu_406_p3(0) = '1') else 
        m_exp_fu_368_p2;
    select_ln553_1_fu_541_p3 <= 
        shl_ln553_fu_529_p2 when (tmp_4_fu_505_p3(0) = '1') else 
        ashr_ln553_fu_535_p2;
    select_ln553_fu_513_p3 <= 
        m_exp_fu_368_p2 when (tmp_4_fu_505_p3(0) = '1') else 
        sext_ln545_fu_419_p1;
    select_ln563_fu_651_p3 <= 
        add_ln563_1_fu_645_p2 when (icmp_ln563_fu_639_p2(0) = '1') else 
        tmp_9_cast_fu_620_p4;
        sext_ln539_1_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_frac_l_reg_1220),131));

        sext_ln539_2_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_frac_l_reg_1220),130));

        sext_ln545_1_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln545_fu_423_p3),32));

        sext_ln545_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln545_fu_414_p2),12));

        sext_ln552_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_exp_fu_368_p2),32));

        sext_ln553_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln553_fu_513_p3),32));

    shl_ln1_fu_942_p3 <= (add_ln616_fu_937_p2 & ap_const_lv49_0);
    shl_ln545_fu_445_p2 <= std_logic_vector(shift_left(unsigned(sext_ln539_1_fu_400_p1),to_integer(unsigned('0' & zext_ln545_fu_435_p1(31-1 downto 0)))));
    shl_ln546_fu_471_p2 <= std_logic_vector(shift_left(unsigned(m_fix_l_fu_459_p3),to_integer(unsigned('0' & zext_ln546_fu_467_p1(31-1 downto 0)))));
    shl_ln552_fu_499_p2 <= std_logic_vector(shift_left(unsigned(sext_ln539_1_fu_400_p1),to_integer(unsigned('0' & zext_ln552_fu_495_p1(31-1 downto 0)))));
    shl_ln553_fu_529_p2 <= std_logic_vector(shift_left(unsigned(sext_ln539_1_fu_400_p1),to_integer(unsigned('0' & zext_ln553_fu_525_p1(31-1 downto 0)))));
    shl_ln_fu_609_p3 <= (tmp_5_reg_1254_pp0_iter3_reg & ap_const_lv18_20000);
    sub_ln545_fu_414_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(es_exp_reg_1197_pp0_iter1_reg));
    sub_ln574_fu_681_p2 <= std_logic_vector(unsigned(m_fix_reg_1249_pp0_iter6_reg) - unsigned(m_fix_a_reg_1286));
    t_fu_1050_p3 <= (out_exp_fu_1044_p2 & out_sig_fu_1032_p3);
    tmp_1_fu_1022_p4 <= add_ln616_1_fu_953_p2(104 downto 53);
    tmp_2_fu_820_p4 <= pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0(41 downto 2);
    tmp_3_fu_406_p3 <= m_exp_fu_368_p2(11 downto 11);
    tmp_4_fu_505_p3 <= sub_ln545_fu_414_p2(10 downto 10);
    tmp_6_fu_629_p3 <= grp_fu_1179_p3(30 downto 30);
    tmp_8_fu_959_p3 <= add_ln616_1_fu_953_p2(106 downto 106);
    tmp_9_cast_fu_620_p4 <= grp_fu_1179_p3(30 downto 18);
    tmp_9_fu_983_p4 <= r_exp_2_fu_972_p3(12 downto 10);
    tmp_fu_1012_p4 <= add_ln616_1_fu_953_p2(105 downto 54);
    trunc_ln545_1_fu_455_p1 <= shl_ln545_fu_445_p2(130 - 1 downto 0);
    trunc_ln545_fu_451_p1 <= ashr_ln545_fu_439_p2(130 - 1 downto 0);
    trunc_ln563_fu_636_p1 <= grp_fu_1179_p3(18 - 1 downto 0);
    trunc_ln657_fu_1040_p1 <= r_exp_2_fu_972_p3(11 - 1 downto 0);
    xor_ln378_fu_1066_p2 <= (or_ln378_reg_1243_pp0_iter10_reg xor ap_const_lv1_1);
    xor_ln413_fu_928_p2 <= (es_sign_reg_1190_pp0_iter10_reg xor ap_const_lv1_1);
    xor_ln431_fu_1082_p2 <= (y_is_inf_reg_1236_pp0_iter10_reg xor ap_const_lv1_1);
    xor_ln438_fu_1092_p2 <= (ap_const_lv1_1 xor and_ln438_fu_933_p2);
    xor_ln628_fu_1116_p2 <= (or_ln628_fu_999_p2 xor ap_const_lv1_1);
    y_is_0_fu_374_p2 <= "1" when (es_exp_reg_1197_pp0_iter1_reg = ap_const_lv11_0) else "0";
    y_is_NaN_fu_389_p2 <= (icmp_ln18_fu_379_p2 and icmp_ln18_2_reg_1210_pp0_iter1_reg);
    y_is_inf_fu_384_p2 <= (icmp_ln18_fu_379_p2 and icmp_ln18_1_reg_1205_pp0_iter1_reg);
    zext_ln249_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_ind_fu_719_p4),64));
    zext_ln250_1_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_Z4_fu_739_p4),36));
    zext_ln250_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_reg_1308),36));
    zext_ln254_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z3_fu_705_p4),64));
    zext_ln255_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z3_m_1_reg_1328),44));
    zext_ln261_1_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_1333),36));
    zext_ln261_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln261_fu_805_p2),44));
    zext_ln273_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z2_reg_1296),64));
    zext_ln280_1_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln280_fu_876_p2),52));
    zext_ln280_2_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_1358),44));
    zext_ln280_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_859_p5),52));
    zext_ln479_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_fu_1050_p3),64));
    zext_ln486_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(es_exp_reg_1197_pp0_iter1_reg),12));
    zext_ln532_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(e_frac_fu_327_p3),54));
    zext_ln545_fu_435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln545_1_fu_431_p1),131));
    zext_ln546_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln545_1_fu_431_p1),130));
    zext_ln549_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_557_p1),131));
    zext_ln552_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln552_fu_491_p1),131));
    zext_ln553_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln553_fu_521_p1),131));
    zext_ln611_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_hi_reg_1291_pp0_iter8_reg),64));
    zext_ln616_2_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln616_reg_1368),107));
end behav;
