
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.209080                       # Number of seconds simulated
sim_ticks                                209079868500                       # Number of ticks simulated
final_tick                               209079868500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47349                       # Simulator instruction rate (inst/s)
host_op_rate                                    86668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               98996746                       # Simulator tick rate (ticks/s)
host_mem_usage                                2215516                       # Number of bytes of host memory used
host_seconds                                  2111.99                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042321                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             47488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            548864                       # Number of bytes read from this memory
system.physmem.bytes_read::total               596352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        47488                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           47488                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                742                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               8576                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9318                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               227129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2625140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2852269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          227129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             227129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              227129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2625140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2852269                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       5372.666372                       # Cycle average of tags in use
system.l2.total_refs                           272250                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9169                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.692442                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4682.696597                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             556.771239                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             133.198536                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.285809                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.033983                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008130                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.327922                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                67089                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                71582                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  138671                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           142068                       # number of Writeback hits
system.l2.Writeback_hits::total                142068                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              62793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62793                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 67089                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                134375                       # number of demand (read+write) hits
system.l2.demand_hits::total                   201464                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                67089                       # number of overall hits
system.l2.overall_hits::cpu.data               134375                       # number of overall hits
system.l2.overall_hits::total                  201464                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                742                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                151                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   893                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             8425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8425                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 742                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                8576                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9318                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                742                       # number of overall misses
system.l2.overall_misses::cpu.data               8576                       # number of overall misses
system.l2.overall_misses::total                  9318                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     39100000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      7980000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        47080000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    439716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     439716000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      39100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     447696000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        486796000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     39100000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    447696000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       486796000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            67831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            71733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              139564                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       142068                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            142068                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          71218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71218                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             67831                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            142951                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210782                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            67831                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           142951                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210782                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.010939                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.006398                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.118299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118299                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.010939                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.059993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044207                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.010939                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.059993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044207                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52695.417790                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52847.682119                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52721.164614                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52191.810089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52191.810089                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52695.417790                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52203.358209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52242.541318                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52695.417790                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52203.358209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52242.541318                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           742                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              893                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         8425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8425                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           8576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9318                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          8576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9318                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     30040000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      6132000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36172000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    337053500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    337053500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     30040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    343185500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    373225500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     30040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    343185500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    373225500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.010939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.006398                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.118299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118299                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.010939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.059993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.010939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.059993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044207                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40485.175202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40609.271523                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40506.159015                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40006.350148                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40006.350148                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40485.175202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40016.965951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40054.249839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40485.175202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40016.965951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40054.249839                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16704463                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16704463                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1109983                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11350368                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9624954                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.798607                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        418159738                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16544141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      102111183                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16704463                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9624954                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      99434333                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2219968                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              300542579                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  14303093                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                107950                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          417631037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.446719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.822775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                320815709     76.82%     76.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7067077      1.69%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 89748251     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            417631037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.039948                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.244192                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 83600807                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             236529591                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  68603494                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27787161                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1109984                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              185802738                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1109984                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                105962373                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               180209800                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1649                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  40755330                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              89591901                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              184824629                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               52772669                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                    22                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           203725641                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             441469938                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        311631434                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         129838504                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638970                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2086665                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 121214358                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21555942                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11148786                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  183880089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  98                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 183718695                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             64071                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          392774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       570696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     417631037                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.439907                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.549163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           245437235     58.77%     58.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           160668909     38.47%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11524893      2.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       417631037                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                12673486     68.49%     68.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               5830040     31.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            367903      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             106952500     58.22%     58.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            43772890     23.83%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             21478554     11.69%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11146848      6.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              183718695                       # Type of FU issued
system.cpu.iq.rate                           0.439351                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    18503526                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.100717                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          689004429                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         129621507                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    129063005                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           114631595                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54651454                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54210461                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              141642641                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                60211677                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           448161                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       125824                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        23195                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1109984                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                19331056                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7650275                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           183880187                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            411006                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21555942                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11148786                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 87                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4926576                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         639759                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       470224                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1109983                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             183298969                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              21455621                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            419726                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32581213                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16476661                       # Number of branches executed
system.cpu.iew.exec_stores                   11125592                       # Number of stores executed
system.cpu.iew.exec_rate                     0.438347                       # Inst execution rate
system.cpu.iew.wb_sent                      183273467                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     183273466                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  37472021                       # num instructions producing a value
system.cpu.iew.wb_consumers                  43213864                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.438286                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.867130                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          837865                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1109983                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    416521053                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.439455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.561087                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    247741416     59.48%     59.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    154516953     37.10%     96.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14262684      3.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    416521053                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042321                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801028                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              14262684                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    586138555                       # The number of ROB reads
system.cpu.rob.rob_writes                   368870358                       # The number of ROB writes
system.cpu.timesIdled                           70410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          528701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042321                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.181597                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.181597                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.239143                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.239143                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                275706255                       # number of integer regfile reads
system.cpu.int_regfile_writes               151939069                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94112870                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49934550                       # number of floating regfile writes
system.cpu.misc_regfile_reads                68864553                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  67348                       # number of replacements
system.cpu.icache.tagsinuse                424.921002                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14235232                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  67831                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 209.863219                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     424.921002                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.829924                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.829924                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14235232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14235232                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14235232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14235232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14235232                       # number of overall hits
system.cpu.icache.overall_hits::total        14235232                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        67861                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67861                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        67861                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67861                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        67861                       # number of overall misses
system.cpu.icache.overall_misses::total         67861                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    914931000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    914931000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    914931000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    914931000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    914931000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    914931000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14303093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14303093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14303093                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14303093                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14303093                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14303093                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004744                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004744                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004744                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004744                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13482.427315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13482.427315                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13482.427315                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13482.427315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13482.427315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13482.427315                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        67831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67831                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        67831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        67831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67831                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    777822500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    777822500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    777822500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    777822500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    777822500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    777822500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004742                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004742                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004742                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004742                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11467.065206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11467.065206                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11467.065206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11467.065206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11467.065206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11467.065206                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 142439                       # number of replacements
system.cpu.dcache.tagsinuse                503.595009                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32022771                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 142951                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 224.012221                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            14186599000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     503.595009                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.983584                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.983584                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20968398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20968398                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054373                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32022771                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32022771                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32022771                       # number of overall hits
system.cpu.dcache.overall_hits::total        32022771                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        71830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71830                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        71218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        71218                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       143048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         143048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       143048                       # number of overall misses
system.cpu.dcache.overall_misses::total        143048                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    943333500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    943333500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1281302500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1281302500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2224636000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2224636000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2224636000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2224636000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21040228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21040228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32165819                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32165819                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32165819                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32165819                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003414                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006401                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006401                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004447                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004447                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004447                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13132.862314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13132.862314                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17991.273274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17991.273274                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15551.674962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15551.674962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15551.674962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15551.674962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       142068                       # number of writebacks
system.cpu.dcache.writebacks::total            142068                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           94                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           97                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        71736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        71736                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        71215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71215                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       142951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       142951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       142951                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       142951                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    796527000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    796527000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1138832500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1138832500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1935359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1935359500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1935359500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1935359500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004444                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11103.588157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11103.588157                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15991.469494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15991.469494                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13538.621626                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13538.621626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13538.621626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13538.621626                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
