# RISC-V
This RISC-V Processor design project written in verilog defines the structural and behavioral components of the processor, including the datapath, control unit, and memory.
