-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_QPSK_Modulator_Baseband.vhd
-- Created: 2025-09-17 13:27:52
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_QPSK_Modulator_Baseband
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/QPSK Tx/QPSK Modulator/QPSK Modulator Baseband
-- Hierarchy Level: 3
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.QPSK_src_QPSK_pkg.ALL;

ENTITY QPSK_src_QPSK_Modulator_Baseband IS
  PORT( in0                               :   IN    std_logic_vector(1 DOWNTO 0);  -- boolean [2]
        out0_re                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        out0_im                           :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
        );
END QPSK_src_QPSK_Modulator_Baseband;


ARCHITECTURE rtl OF QPSK_src_QPSK_Modulator_Baseband IS

  -- Constants
  CONSTANT t1_re                          : vector_of_signed16(0 TO 3) := 
    (to_signed(16#5A82#, 16), to_signed(-16#5A82#, 16), to_signed(16#5A82#, 16), to_signed(-16#5A82#, 16));  -- sfix16 [4]
  CONSTANT t1_im                          : vector_of_signed16(0 TO 3) := 
    (to_signed(16#5A82#, 16), to_signed(16#5A82#, 16), to_signed(-16#5A82#, 16), to_signed(-16#5A82#, 16));  -- sfix16 [4]

  -- Signals
  SIGNAL constellationLUTaddress          : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL out0_re_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL out0_im_tmp                      : signed(15 DOWNTO 0);  -- sfix16_En15

BEGIN
  constellationLUTaddress <= unsigned'(in0(0) & in0(1));

  out0_re_tmp <= t1_re(to_integer(constellationLUTaddress));
  out0_im_tmp <= t1_im(to_integer(constellationLUTaddress));

  out0_re <= std_logic_vector(out0_re_tmp);

  out0_im <= std_logic_vector(out0_im_tmp);

END rtl;

