{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702608872317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702608872333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 10:54:31 2023 " "Processing started: Fri Dec 15 10:54:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702608872333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608872333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signal_generator -c signal_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off signal_generator -c signal_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608872333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702608873005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702608873006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "source/rom/rom.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/rom/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702608884622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "source/signal_generator.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/signal_generator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702608884626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/logic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/logic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl " "Found entity 1: logic_ctrl" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702608884631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file source/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "source/debounce.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702608884634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "source/dds.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/dds.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702608884638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dac081s101_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dac081s101_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac081s101_driver " "Found entity 1: dac081s101_driver" {  } { { "source/dac081s101_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/dac081s101_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702608884642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/amp_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/amp_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_encoder " "Found entity 1: amp_encoder" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702608884646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "signal_generator " "Elaborating entity \"signal_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702608884712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp_encoder amp_encoder:u1 " "Elaborating entity \"amp_encoder\" for hierarchy \"amp_encoder:u1\"" {  } { { "source/signal_generator.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/signal_generator.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884715 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A_state amp_encoder.v(64) " "Verilog HDL Always Construct warning at amp_encoder.v(64): variable \"A_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702608884717 "|signal_generator|amp_encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_state amp_encoder.v(60) " "Verilog HDL Always Construct warning at amp_encoder.v(60): inferring latch(es) for variable \"A_state\", which holds its previous value in one or more paths through the always construct" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702608884717 "|signal_generator|amp_encoder:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_state amp_encoder.v(82) " "Verilog HDL Always Construct warning at amp_encoder.v(82): variable \"B_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702608884717 "|signal_generator|amp_encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_state amp_encoder.v(78) " "Verilog HDL Always Construct warning at amp_encoder.v(78): inferring latch(es) for variable \"B_state\", which holds its previous value in one or more paths through the always construct" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702608884717 "|signal_generator|amp_encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_state amp_encoder.v(78) " "Inferred latch for \"B_state\" at amp_encoder.v(78)" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884717 "|signal_generator|amp_encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_state amp_encoder.v(60) " "Inferred latch for \"A_state\" at amp_encoder.v(60)" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884717 "|signal_generator|amp_encoder:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u2 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u2\"" {  } { { "source/signal_generator.v" "u2" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/signal_generator.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_ctrl logic_ctrl:u3 " "Elaborating entity \"logic_ctrl\" for hierarchy \"logic_ctrl:u3\"" {  } { { "source/signal_generator.v" "u3" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/signal_generator.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884721 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_inc logic_ctrl.v(50) " "Verilog HDL Always Construct warning at logic_ctrl.v(50): inferring latch(es) for variable \"f_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[0\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[0\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[1\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[1\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[2\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[2\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[3\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[3\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[4\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[4\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[5\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[5\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[6\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[6\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[7\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[7\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[8\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[8\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[9\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[9\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[10\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[10\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[11\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[11\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[12\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[12\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[13\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[13\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[14\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[14\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_inc\[15\] logic_ctrl.v(50) " "Inferred latch for \"f_inc\[15\]\" at logic_ctrl.v(50)" {  } { { "source/logic_ctrl.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/logic_ctrl.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884723 "|signal_generator|logic_ctrl:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:u4 " "Elaborating entity \"dds\" for hierarchy \"dds:u4\"" {  } { { "source/signal_generator.v" "u4" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/signal_generator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom dds:u4\|rom:u1 " "Elaborating entity \"rom\" for hierarchy \"dds:u4\|rom:u1\"" {  } { { "source/dds.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/dds.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds:u4\|rom:u1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds:u4\|rom:u1\|altsyncram:altsyncram_component\"" {  } { { "source/rom/rom.v" "altsyncram_component" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/rom/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:u4\|rom:u1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds:u4\|rom:u1\|altsyncram:altsyncram_component\"" {  } { { "source/rom/rom.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/rom/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:u4\|rom:u1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds:u4\|rom:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/rom/sin.mif " "Parameter \"init_file\" = \"./source/rom/sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702608884865 ""}  } { { "source/rom/rom.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/rom/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702608884865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd91 " "Found entity 1: altsyncram_qd91" {  } { { "db/altsyncram_qd91.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/db/altsyncram_qd91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702608884947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608884947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd91 dds:u4\|rom:u1\|altsyncram:altsyncram_component\|altsyncram_qd91:auto_generated " "Elaborating entity \"altsyncram_qd91\" for hierarchy \"dds:u4\|rom:u1\|altsyncram:altsyncram_component\|altsyncram_qd91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac081s101_driver dac081s101_driver:u5 " "Elaborating entity \"dac081s101_driver\" for hierarchy \"dac081s101_driver:u5\"" {  } { { "source/signal_generator.v" "u5" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/signal_generator.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608884982 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702608885744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "amp_encoder:u1\|B_state " "Latch amp_encoder:u1\|B_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA amp_encoder:u1\|key_b_r1 " "Ports D and ENA on the latch are fed by the same signal amp_encoder:u1\|key_b_r1" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702608885754 ""}  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702608885754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "amp_encoder:u1\|A_state " "Latch amp_encoder:u1\|A_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA amp_encoder:u1\|key_a_r1 " "Ports D and ENA on the latch are fed by the same signal amp_encoder:u1\|key_a_r1" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702608885754 ""}  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/amp_encoder.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702608885754 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/dac081s101_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/dac081s101_driver.v" 25 -1 0 } } { "source/debounce.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/debounce.v" 54 -1 0 } } { "source/debounce.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab7_signal_generator/source/debounce.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702608885756 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702608885756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702608885940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702608886742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702608886742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702608886819 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702608886819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702608886819 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702608886819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702608886819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702608886843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 10:54:46 2023 " "Processing ended: Fri Dec 15 10:54:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702608886843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702608886843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702608886843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702608886843 ""}
