<html><body><samp><pre>
<!@TC:1585370884>
#Build: Synplify Pro (R) P-2019.03G, Build 307R, Sep 25 2019
#install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
#OS: Linux 
#Hostname: rochor-Swift-SF315-51G

# Sat Mar 28 12:48:04 2020

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585370909> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585370909> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1585370909> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1585370909> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v" (library work)
@I:"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/ArchDef.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v" (library work)
Verilog syntax check successful!
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:6:7:6:14:@N:CG364:@XP_MSG">instRom.v(6)</a><!@TM:1585370909> | Synthesizing module instRom in library work.
Running optimization stage 1 on instRom .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:6:7:6:10:@N:CG364:@XP_MSG">cpu.v(6)</a><!@TM:1585370909> | Synthesizing module cpu in library work.
Running optimization stage 1 on cpu .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:1:7:1:10:@N:CG364:@XP_MSG">top.v(1)</a><!@TM:1585370909> | Synthesizing module top in library work.
Running optimization stage 1 on top .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@N:CL189:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Register bit cpu_din[8] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:21:2:21:8:@W:CL279:@XP_MSG">top.v(21)</a><!@TM:1585370909> | Pruning register bits 31 to 3 of cpu_din[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 2 on top .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v:4:10:4:17:@N:CL159:@XP_MSG">top.v(4)</a><!@TM:1585370909> | Input buttonB is unused.
Running optimization stage 2 on cpu .......
Running optimization stage 2 on instRom .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 312MB peak: 312MB)

Process took 0h:00m:23s realtime, 0h:00m:23s cputime

Process completed successfully.
# Sat Mar 28 12:48:28 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585370909> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 12:48:29 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.rt.csv:@XP_FILE">Test_CPU_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 55MB peak: 55MB)

Process took 0h:00m:24s realtime, 0h:00m:24s cputime

Process completed successfully.
# Sat Mar 28 12:48:29 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585370884>
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06</a>

@N: : <!@TM:1585370910> | Running in 64-bit mode 
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 12:48:30 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585370884>
# Sat Mar 28 12:48:30 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1585370913> | No constraint file specified. 
Linked File:  <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt:@XP_FILE">Test_CPU_scck.rpt</a>
Printing clock  summary report in "/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1585370913> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1585370913> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1585370913> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 234MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 234MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 235MB peak: 235MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585370913> | Applying initial value "1" on instance led_B. 
<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1585370913> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585370913> | Applying initial value "1" on instance led_G. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1585370913> | Applying initial value "1" on instance led_R. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370913> | Removing sequential instance read (in view: work.cpu(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 331MB peak: 331MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       top|clk     95.8 MHz      10.438        inferred     Autoconstr_clkgroup_0     519  
==============================================================================================



Clock Load Summary
***********************

            Clock     Source        Clock Pin          Non-clock Pin     Non-clock Pin    
Clock       Load      Pin           Seq Example        Seq Example       Comb Example     
------------------------------------------------------------------------------------------
top|clk     519       clk(port)     cpu_din[2:0].C     -                 un1_clk.I[0](inv)
==========================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@W:MT529:@XP_MSG">cpu.v(64)</a><!@TM:1585370913> | Found inferred clock top|clk which controls 519 sequential elements including cpu_instance.ir_addr[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 519 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
<a href="@|L:/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_prem.srm@|S:clk@|E:cpu_instance.ir_addr[31:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk                 port                   519        cpu_instance.ir_addr[31:0]
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1585370913> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1585370913> | Writing default property annotation file /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 331MB peak: 331MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 331MB peak: 331MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 331MB peak: 331MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 331MB peak: 331MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Mar 28 12:48:33 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1585370884>
# Sat Mar 28 12:48:33 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1585370964> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1585370964> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1585370964> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 241MB peak: 241MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 326MB peak: 326MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1585370964> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@W:FA239:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | ROM inst_1[0] (in view: work.instRom(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@N:MO106:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | Found ROM inst_1[0] (in view: work.instRom(verilog)) with 11 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:4:65:6:@W:BN132:@XP_MSG">cpu.v(65)</a><!@TM:1585370964> | Removing user instance cpu_instance.rf_data[19]_41[31:0] because it is equivalent to instance cpu_instance.rf_data[18]_41[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:4:65:6:@W:BN132:@XP_MSG">cpu.v(65)</a><!@TM:1585370964> | Removing user instance cpu_instance.rf_data[18]_41[31:0] because it is equivalent to instance cpu_instance.rf_data[16]_41[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@W:BN132:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance cpu_instance.rf_data[19][31:0] because it is equivalent to instance cpu_instance.rf_data[18][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@W:BN132:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance cpu_instance.rf_data[18][31:0] because it is equivalent to instance cpu_instance.rf_data[16][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:65:4:65:6:@W:BN132:@XP_MSG">cpu.v(65)</a><!@TM:1585370964> | Removing user instance cpu_instance.rf_data[17]_41[31:0] because it is equivalent to instance cpu_instance.rf_data[16]_41[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@W:BN132:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance cpu_instance.rf_data[17][31:0] because it is equivalent to instance cpu_instance.rf_data[16][31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 326MB peak: 326MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[3] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[4] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[5] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[6] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[7] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[8] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[9] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[10] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[11] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[12] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[13] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[14] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[15] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[16] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[17] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[18] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[19] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[20] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[21] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[22] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[23] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[24] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[25] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[26] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[27] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[28] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[29] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[30] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:64:2:64:8:@N:BN362:@XP_MSG">cpu.v(64)</a><!@TM:1585370964> | Removing sequential instance dout[31] (in view: work.cpu(verilog)) because it does not drive other instances.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:99:25:99:52:@N:MF179:@XP_MSG">cpu.v(99)</a><!@TM:1585370964> | Found 32 by 32 bit equality operator ('==') rf_data\[31\]_12[0] (in view: work.cpu(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v:101:14:101:39:@N:MF179:@XP_MSG">cpu.v(101)</a><!@TM:1585370964> | Found 32 by 32 bit equality operator ('==') PC10 (in view: work.cpu(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 331MB peak: 331MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 346MB peak: 346MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 354MB peak: 354MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 354MB peak: 354MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 354MB peak: 354MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 354MB peak: 354MB)

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@W:FA239:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | ROM iR.inst_1_0[23:21] (in view: work.cpu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@N:MO106:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | Found ROM iR.inst_1_0[23:21] (in view: work.cpu(verilog)) with 11 words by 3 bits.
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@W:FA239:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | ROM iR.inst_1_0[30:26] (in view: work.cpu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@N:MO106:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | Found ROM iR.inst_1_0[30:26] (in view: work.cpu(verilog)) with 11 words by 5 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@W:BN132:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | Removing sequential instance cpu_instance.iR.inst_1_0_areg_0[3:0] because it is equivalent to instance cpu_instance.iR.inst_1_0_areg[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@W:BN132:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | Removing instance cpu_instance.iR.inst_1_0_areg[0] because it is equivalent to instance cpu_instance.ir_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@W:BN132:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | Removing instance cpu_instance.iR.inst_1_0_areg[1] because it is equivalent to instance cpu_instance.ir_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@W:BN132:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | Removing instance cpu_instance.iR.inst_1_0_areg[2] because it is equivalent to instance cpu_instance.ir_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v:39:4:39:8:@W:BN132:@XP_MSG">instRom.v(39)</a><!@TM:1585370964> | Removing instance cpu_instance.iR.inst_1_0_areg[3] because it is equivalent to instance cpu_instance.ir_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 354MB peak: 354MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 399MB peak: 399MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -7.44ns		3388 /       394
   2		0h:00m:11s		    -7.44ns		3361 /       394
   3		0h:00m:18s		    -7.33ns		3508 /       394
   4		0h:00m:21s		    -7.08ns		3501 /       394
   5		0h:00m:26s		    -6.93ns		3583 /       394
   6		0h:00m:29s		    -7.18ns		3583 /       394
   7		0h:00m:30s		    -6.93ns		3581 /       394
   8		0h:00m:34s		    -6.99ns		3580 /       394
   9		0h:00m:36s		    -6.93ns		3580 /       394

  10		0h:00m:41s		    -6.67ns		3583 /       394
  11		0h:00m:41s		    -6.93ns		3585 /       394
  12		0h:00m:42s		    -6.93ns		3587 /       394


  13		0h:00m:44s		    -6.41ns		3599 /       394
  14		0h:00m:44s		    -6.67ns		3603 /       394
  15		0h:00m:45s		    -6.61ns		3604 /       394
  16		0h:00m:45s		    -6.61ns		3604 /       394
  17		0h:00m:45s		    -6.56ns		3604 /       394

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 411MB peak: 411MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1585370964> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to output port. Because it's a pure output port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 
<font color=#A52A2A>@W: : <!@TM:1585370964> | Converting bidirection inout port to inpure port. Because it's a pure input port</font> 

Finished restoring hierarchy (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 413MB peak: 413MB)


Start Writing Netlists (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:47s; Memory used current: 414MB peak: 414MB)

Writing Analyst data base /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:48s; Memory used current: 414MB peak: 414MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 414MB peak: 414MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1585370964> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1585370964> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 414MB peak: 414MB)


Start final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 414MB peak: 414MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1585370964> | Found inferred clock top|clk with period 22.42ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sat Mar 28 12:49:24 2020
#


Top view:               top
Requested Frequency:    44.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1585370964> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1585370964> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -3.957

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            44.6 MHz      37.9 MHz      22.421        26.378        -3.957     inferred     Autoconstr_clkgroup_0
System             100.0 MHz     NA            10.000        NA            20.901     system       system_clkgroup      
========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
------------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
------------------------------------------------------------------------------------------------------------
System    top|clk  |  22.421      20.901  |  No paths    -      |  22.421      21.267  |  No paths    -     
top|clk   System   |  22.421      21.033  |  No paths    -      |  No paths    -       |  22.421      21.033
top|clk   top|clk  |  22.421      -3.957  |  No paths    -      |  11.211      4.313   |  11.211      3.153 
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top|clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                       Arrival           
Instance                     Reference     Type     Pin     Net             Time        Slack 
                             Clock                                                            
----------------------------------------------------------------------------------------------
cpu_instance.ir_addr[21]     top|clk       DFFE     Q       ir_addr[21]     0.367       -3.957
cpu_instance.ir_addr[14]     top|clk       DFFE     Q       ir_addr[14]     0.367       -3.892
cpu_instance.ir_addr[17]     top|clk       DFFE     Q       ir_addr[17]     0.367       -3.890
cpu_instance.ir_addr[20]     top|clk       DFFE     Q       ir_addr[20]     0.367       -3.890
cpu_instance.ir_addr[13]     top|clk       DFFE     Q       ir_addr[13]     0.367       -3.825
cpu_instance.ir_addr[16]     top|clk       DFFE     Q       ir_addr[16]     0.367       -3.823
cpu_instance.ir_addr[22]     top|clk       DFFE     Q       ir_addr[22]     0.367       -3.680
cpu_instance.ir_addr[25]     top|clk       DFFE     Q       ir_addr[25]     0.367       -3.680
cpu_instance.ir_addr[15]     top|clk       DFFE     Q       ir_addr[15]     0.367       -3.615
cpu_instance.ir_addr[18]     top|clk       DFFE     Q       ir_addr[18]     0.367       -3.613
==============================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                Required           
Instance                          Reference     Type      Pin     Net                     Time         Slack 
                                  Clock                                                                      
-------------------------------------------------------------------------------------------------------------
cpu_instance.rf_data\[0\][27]     top|clk       DFFRE     D       rf_data\[0\]_41[27]     22.288       -3.957
cpu_instance.rf_data\[1\][27]     top|clk       DFFRE     D       rf_data\[1\]_41[27]     22.288       -3.957
cpu_instance.rf_data\[2\][27]     top|clk       DFFRE     D       rf_data\[2\]_41[27]     22.288       -3.957
cpu_instance.rf_data\[3\][27]     top|clk       DFFRE     D       rf_data\[3\]_41[27]     22.288       -3.957
cpu_instance.rf_data\[4\][27]     top|clk       DFFRE     D       rf_data\[4\]_41[27]     22.288       -3.957
cpu_instance.rf_data\[6\][27]     top|clk       DFFRE     D       rf_data\[6\]_41[27]     22.288       -3.957
cpu_instance.rf_data\[7\][27]     top|clk       DFFRE     D       rf_data\[7\]_41[27]     22.288       -3.957
cpu_instance.rf_data\[0\][11]     top|clk       DFFRE     D       rf_data\[0\]_41[11]     22.288       -3.814
cpu_instance.rf_data\[1\][11]     top|clk       DFFRE     D       rf_data\[1\]_41[11]     22.288       -3.747
cpu_instance.rf_data\[2\][11]     top|clk       DFFRE     D       rf_data\[2\]_41[11]     22.288       -3.747
=============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srr:srsf/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srs:fp:45809:50135:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      22.421
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.288

    - Propagation time:                      26.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.957

    Number of logic level(s):                13
    Starting point:                          cpu_instance.ir_addr[21] / Q
    Ending point:                            cpu_instance.rf_data\[0\][27] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[21]                   DFFE      Q        Out     0.367     0.367       -         
ir_addr[21]                                Net       -        -       1.021     -           1         
cpu_instance.iR.inst28_30_9                LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                LUT4      F        Out     1.099     2.487       -         
inst28_30_9                                Net       -        -       0.766     -           1         
cpu_instance.iR.inst28_30                  LUT4      I1       In      -         3.253       -         
cpu_instance.iR.inst28_30                  LUT4      F        Out     1.099     4.352       -         
inst28_30                                  Net       -        -       1.082     -           15        
cpu_instance.iR.inst32                     LUT4      I2       In      -         5.434       -         
cpu_instance.iR.inst32                     LUT4      F        Out     0.822     6.256       -         
inst32                                     Net       -        -       1.539     -           111       
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      I2       In      -         7.795       -         
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      F        Out     0.822     8.617       -         
un4_address_6_mb_1[27]                     Net       -        -       0.766     -           1         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      I0       In      -         9.382       -         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      F        Out     1.032     10.414      -         
N_5541                                     Net       -        -       1.021     -           5         
cpu_instance.iR.un4_address_7[27]          LUT3      I1       In      -         11.435      -         
cpu_instance.iR.un4_address_7[27]          LUT3      F        Out     1.099     12.534      -         
un843_rf_data_axb_27_i                     Net       -        -       1.082     -           14        
cpu_instance.m27_0_0                       LUT3      I2       In      -         13.616      -         
cpu_instance.m27_0_0                       LUT3      F        Out     0.822     14.438      -         
m27_0                                      Net       -        -       1.021     -           3         
cpu_instance.m27_0_03                      LUT3      I0       In      -         15.459      -         
cpu_instance.m27_0_03                      LUT3      F        Out     1.032     16.491      -         
m27_0_03                                   Net       -        -       1.021     -           3         
cpu_instance.m27_2_01                      LUT3      I0       In      -         17.512      -         
cpu_instance.m27_2_01                      LUT3      F        Out     1.032     18.544      -         
m27_2_01                                   Net       -        -       1.021     -           2         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      I0       In      -         19.565      -         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      F        Out     1.032     20.597      -         
rf_data\[0\]_41_9[27]                      Net       -        -       0.766     -           1         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      I0       In      -         21.363      -         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      F        Out     1.032     22.395      -         
rf_data\[0\]_41_10[27]                     Net       -        -       1.021     -           9         
cpu_instance.rf_data\[0\]_41_11[27]        LUT3      I0       In      -         23.416      -         
cpu_instance.rf_data\[0\]_41_11[27]        LUT3      F        Out     1.032     24.448      -         
rf_data\[0\]_41_11[27]                     Net       -        -       0.766     -           1         
cpu_instance.rf_data\[0\]_41_18[27]        LUT4      I0       In      -         25.213      -         
cpu_instance.rf_data\[0\]_41_18[27]        LUT4      F        Out     1.032     26.245      -         
rf_data\[0\]_41[27]                        Net       -        -       0.000     -           1         
cpu_instance.rf_data\[0\][27]              DFFRE     D        In      -         26.245      -         
======================================================================================================
Total path delay (propagation time + setup) of 26.378 is 13.486(51.1%) logic and 12.892(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.421
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.288

    - Propagation time:                      26.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.957

    Number of logic level(s):                13
    Starting point:                          cpu_instance.ir_addr[21] / Q
    Ending point:                            cpu_instance.rf_data\[3\][27] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[21]                   DFFE      Q        Out     0.367     0.367       -         
ir_addr[21]                                Net       -        -       1.021     -           1         
cpu_instance.iR.inst28_30_9                LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                LUT4      F        Out     1.099     2.487       -         
inst28_30_9                                Net       -        -       0.766     -           1         
cpu_instance.iR.inst28_30                  LUT4      I1       In      -         3.253       -         
cpu_instance.iR.inst28_30                  LUT4      F        Out     1.099     4.352       -         
inst28_30                                  Net       -        -       1.082     -           15        
cpu_instance.iR.inst32                     LUT4      I2       In      -         5.434       -         
cpu_instance.iR.inst32                     LUT4      F        Out     0.822     6.256       -         
inst32                                     Net       -        -       1.539     -           111       
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      I2       In      -         7.795       -         
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      F        Out     0.822     8.617       -         
un4_address_6_mb_1[27]                     Net       -        -       0.766     -           1         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      I0       In      -         9.382       -         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      F        Out     1.032     10.414      -         
N_5541                                     Net       -        -       1.021     -           5         
cpu_instance.iR.un4_address_7[27]          LUT3      I1       In      -         11.435      -         
cpu_instance.iR.un4_address_7[27]          LUT3      F        Out     1.099     12.534      -         
un843_rf_data_axb_27_i                     Net       -        -       1.082     -           14        
cpu_instance.m27_0_0                       LUT3      I2       In      -         13.616      -         
cpu_instance.m27_0_0                       LUT3      F        Out     0.822     14.438      -         
m27_0                                      Net       -        -       1.021     -           3         
cpu_instance.m27_0_03                      LUT3      I0       In      -         15.459      -         
cpu_instance.m27_0_03                      LUT3      F        Out     1.032     16.491      -         
m27_0_03                                   Net       -        -       1.021     -           3         
cpu_instance.m27_2_01                      LUT3      I0       In      -         17.512      -         
cpu_instance.m27_2_01                      LUT3      F        Out     1.032     18.544      -         
m27_2_01                                   Net       -        -       1.021     -           2         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      I0       In      -         19.565      -         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      F        Out     1.032     20.597      -         
rf_data\[0\]_41_9[27]                      Net       -        -       0.766     -           1         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      I0       In      -         21.363      -         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      F        Out     1.032     22.395      -         
rf_data\[0\]_41_10[27]                     Net       -        -       1.021     -           9         
cpu_instance.rf_data\[3\]_41_11[27]        LUT3      I0       In      -         23.416      -         
cpu_instance.rf_data\[3\]_41_11[27]        LUT3      F        Out     1.032     24.448      -         
rf_data\[3\]_41_11[27]                     Net       -        -       0.766     -           1         
cpu_instance.rf_data\[3\]_41_18[27]        LUT4      I0       In      -         25.213      -         
cpu_instance.rf_data\[3\]_41_18[27]        LUT4      F        Out     1.032     26.245      -         
rf_data\[3\]_41[27]                        Net       -        -       0.000     -           1         
cpu_instance.rf_data\[3\][27]              DFFRE     D        In      -         26.245      -         
======================================================================================================
Total path delay (propagation time + setup) of 26.378 is 13.486(51.1%) logic and 12.892(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.421
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.288

    - Propagation time:                      26.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.957

    Number of logic level(s):                13
    Starting point:                          cpu_instance.ir_addr[21] / Q
    Ending point:                            cpu_instance.rf_data\[7\][27] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[21]                   DFFE      Q        Out     0.367     0.367       -         
ir_addr[21]                                Net       -        -       1.021     -           1         
cpu_instance.iR.inst28_30_9                LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                LUT4      F        Out     1.099     2.487       -         
inst28_30_9                                Net       -        -       0.766     -           1         
cpu_instance.iR.inst28_30                  LUT4      I1       In      -         3.253       -         
cpu_instance.iR.inst28_30                  LUT4      F        Out     1.099     4.352       -         
inst28_30                                  Net       -        -       1.082     -           15        
cpu_instance.iR.inst32                     LUT4      I2       In      -         5.434       -         
cpu_instance.iR.inst32                     LUT4      F        Out     0.822     6.256       -         
inst32                                     Net       -        -       1.539     -           111       
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      I2       In      -         7.795       -         
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      F        Out     0.822     8.617       -         
un4_address_6_mb_1[27]                     Net       -        -       0.766     -           1         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      I0       In      -         9.382       -         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      F        Out     1.032     10.414      -         
N_5541                                     Net       -        -       1.021     -           5         
cpu_instance.iR.un4_address_7[27]          LUT3      I1       In      -         11.435      -         
cpu_instance.iR.un4_address_7[27]          LUT3      F        Out     1.099     12.534      -         
un843_rf_data_axb_27_i                     Net       -        -       1.082     -           14        
cpu_instance.m27_0_0                       LUT3      I2       In      -         13.616      -         
cpu_instance.m27_0_0                       LUT3      F        Out     0.822     14.438      -         
m27_0                                      Net       -        -       1.021     -           3         
cpu_instance.m27_0_03                      LUT3      I0       In      -         15.459      -         
cpu_instance.m27_0_03                      LUT3      F        Out     1.032     16.491      -         
m27_0_03                                   Net       -        -       1.021     -           3         
cpu_instance.m27_2_01                      LUT3      I0       In      -         17.512      -         
cpu_instance.m27_2_01                      LUT3      F        Out     1.032     18.544      -         
m27_2_01                                   Net       -        -       1.021     -           2         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      I0       In      -         19.565      -         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      F        Out     1.032     20.597      -         
rf_data\[0\]_41_9[27]                      Net       -        -       0.766     -           1         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      I0       In      -         21.363      -         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      F        Out     1.032     22.395      -         
rf_data\[0\]_41_10[27]                     Net       -        -       1.021     -           9         
cpu_instance.rf_data\[7\]_41_11[27]        LUT3      I0       In      -         23.416      -         
cpu_instance.rf_data\[7\]_41_11[27]        LUT3      F        Out     1.032     24.448      -         
rf_data\[7\]_41_11[27]                     Net       -        -       0.766     -           1         
cpu_instance.rf_data\[7\]_41_18[27]        LUT4      I0       In      -         25.213      -         
cpu_instance.rf_data\[7\]_41_18[27]        LUT4      F        Out     1.032     26.245      -         
rf_data\[7\]_41[27]                        Net       -        -       0.000     -           1         
cpu_instance.rf_data\[7\][27]              DFFRE     D        In      -         26.245      -         
======================================================================================================
Total path delay (propagation time + setup) of 26.378 is 13.486(51.1%) logic and 12.892(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.421
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.288

    - Propagation time:                      26.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.957

    Number of logic level(s):                13
    Starting point:                          cpu_instance.ir_addr[21] / Q
    Ending point:                            cpu_instance.rf_data\[4\][27] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[21]                   DFFE      Q        Out     0.367     0.367       -         
ir_addr[21]                                Net       -        -       1.021     -           1         
cpu_instance.iR.inst28_30_9                LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                LUT4      F        Out     1.099     2.487       -         
inst28_30_9                                Net       -        -       0.766     -           1         
cpu_instance.iR.inst28_30                  LUT4      I1       In      -         3.253       -         
cpu_instance.iR.inst28_30                  LUT4      F        Out     1.099     4.352       -         
inst28_30                                  Net       -        -       1.082     -           15        
cpu_instance.iR.inst32                     LUT4      I2       In      -         5.434       -         
cpu_instance.iR.inst32                     LUT4      F        Out     0.822     6.256       -         
inst32                                     Net       -        -       1.539     -           111       
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      I2       In      -         7.795       -         
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      F        Out     0.822     8.617       -         
un4_address_6_mb_1[27]                     Net       -        -       0.766     -           1         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      I0       In      -         9.382       -         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      F        Out     1.032     10.414      -         
N_5541                                     Net       -        -       1.021     -           5         
cpu_instance.iR.un4_address_7[27]          LUT3      I1       In      -         11.435      -         
cpu_instance.iR.un4_address_7[27]          LUT3      F        Out     1.099     12.534      -         
un843_rf_data_axb_27_i                     Net       -        -       1.082     -           14        
cpu_instance.m27_0_0                       LUT3      I2       In      -         13.616      -         
cpu_instance.m27_0_0                       LUT3      F        Out     0.822     14.438      -         
m27_0                                      Net       -        -       1.021     -           3         
cpu_instance.m27_0_03                      LUT3      I0       In      -         15.459      -         
cpu_instance.m27_0_03                      LUT3      F        Out     1.032     16.491      -         
m27_0_03                                   Net       -        -       1.021     -           3         
cpu_instance.m27_2_01                      LUT3      I0       In      -         17.512      -         
cpu_instance.m27_2_01                      LUT3      F        Out     1.032     18.544      -         
m27_2_01                                   Net       -        -       1.021     -           2         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      I0       In      -         19.565      -         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      F        Out     1.032     20.597      -         
rf_data\[0\]_41_9[27]                      Net       -        -       0.766     -           1         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      I0       In      -         21.363      -         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      F        Out     1.032     22.395      -         
rf_data\[0\]_41_10[27]                     Net       -        -       1.021     -           9         
cpu_instance.rf_data\[4\]_41_11[27]        LUT3      I0       In      -         23.416      -         
cpu_instance.rf_data\[4\]_41_11[27]        LUT3      F        Out     1.032     24.448      -         
rf_data\[4\]_41_11[27]                     Net       -        -       0.766     -           1         
cpu_instance.rf_data\[4\]_41_18[27]        LUT4      I0       In      -         25.213      -         
cpu_instance.rf_data\[4\]_41_18[27]        LUT4      F        Out     1.032     26.245      -         
rf_data\[4\]_41[27]                        Net       -        -       0.000     -           1         
cpu_instance.rf_data\[4\][27]              DFFRE     D        In      -         26.245      -         
======================================================================================================
Total path delay (propagation time + setup) of 26.378 is 13.486(51.1%) logic and 12.892(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.421
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.288

    - Propagation time:                      26.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.957

    Number of logic level(s):                13
    Starting point:                          cpu_instance.ir_addr[21] / Q
    Ending point:                            cpu_instance.rf_data\[6\][27] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[21]                   DFFE      Q        Out     0.367     0.367       -         
ir_addr[21]                                Net       -        -       1.021     -           1         
cpu_instance.iR.inst28_30_9                LUT4      I1       In      -         1.388       -         
cpu_instance.iR.inst28_30_9                LUT4      F        Out     1.099     2.487       -         
inst28_30_9                                Net       -        -       0.766     -           1         
cpu_instance.iR.inst28_30                  LUT4      I1       In      -         3.253       -         
cpu_instance.iR.inst28_30                  LUT4      F        Out     1.099     4.352       -         
inst28_30                                  Net       -        -       1.082     -           15        
cpu_instance.iR.inst32                     LUT4      I2       In      -         5.434       -         
cpu_instance.iR.inst32                     LUT4      F        Out     0.822     6.256       -         
inst32                                     Net       -        -       1.539     -           111       
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      I2       In      -         7.795       -         
cpu_instance.iR.un4_address_6_mb_1[27]     LUT4      F        Out     0.822     8.617       -         
un4_address_6_mb_1[27]                     Net       -        -       0.766     -           1         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      I0       In      -         9.382       -         
cpu_instance.iR.un4_address_6_mb[27]       LUT4      F        Out     1.032     10.414      -         
N_5541                                     Net       -        -       1.021     -           5         
cpu_instance.iR.un4_address_7[27]          LUT3      I1       In      -         11.435      -         
cpu_instance.iR.un4_address_7[27]          LUT3      F        Out     1.099     12.534      -         
un843_rf_data_axb_27_i                     Net       -        -       1.082     -           14        
cpu_instance.m27_0_0                       LUT3      I2       In      -         13.616      -         
cpu_instance.m27_0_0                       LUT3      F        Out     0.822     14.438      -         
m27_0                                      Net       -        -       1.021     -           3         
cpu_instance.m27_0_03                      LUT3      I0       In      -         15.459      -         
cpu_instance.m27_0_03                      LUT3      F        Out     1.032     16.491      -         
m27_0_03                                   Net       -        -       1.021     -           3         
cpu_instance.m27_2_01                      LUT3      I0       In      -         17.512      -         
cpu_instance.m27_2_01                      LUT3      F        Out     1.032     18.544      -         
m27_2_01                                   Net       -        -       1.021     -           2         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      I0       In      -         19.565      -         
cpu_instance.rf_data\[0\]_41_9[27]         LUT3      F        Out     1.032     20.597      -         
rf_data\[0\]_41_9[27]                      Net       -        -       0.766     -           1         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      I0       In      -         21.363      -         
cpu_instance.rf_data\[0\]_41_10[27]        LUT4      F        Out     1.032     22.395      -         
rf_data\[0\]_41_10[27]                     Net       -        -       1.021     -           9         
cpu_instance.rf_data\[6\]_41_11[27]        LUT3      I0       In      -         23.416      -         
cpu_instance.rf_data\[6\]_41_11[27]        LUT3      F        Out     1.032     24.448      -         
rf_data\[6\]_41_11[27]                     Net       -        -       0.766     -           1         
cpu_instance.rf_data\[6\]_41_18[27]        LUT4      I0       In      -         25.213      -         
cpu_instance.rf_data\[6\]_41_18[27]        LUT4      F        Out     1.032     26.245      -         
rf_data\[6\]_41[27]                        Net       -        -       0.000     -           1         
cpu_instance.rf_data\[6\][27]              DFFRE     D        In      -         26.245      -         
======================================================================================================
Total path delay (propagation time + setup) of 26.378 is 13.486(51.1%) logic and 12.892(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                         Arrival           
Instance               Reference     Type     Pin     Net               Time        Slack 
                       Clock                                                              
------------------------------------------------------------------------------------------
cpu_instance.rst_i     System        INV      O       rst_i             0.000       20.901
cpu_dout_i[0]          System        INV      O       cpu_dout_i[0]     0.000       21.267
cpu_dout_i[1]          System        INV      O       cpu_dout_i[1]     0.000       21.267
cpu_dout_i[2]          System        INV      O       cpu_dout_i[2]     0.000       21.267
led_B_c_i              System        INV      O       led_B_c_i         0.000       21.267
led_G_c_i              System        INV      O       led_G_c_i         0.000       21.267
led_R_c_i              System        INV      O       led_R_c_i         0.000       21.267
==========================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                 Required           
Instance                    Reference     Type     Pin     Net       Time         Slack 
                            Clock                                                       
----------------------------------------------------------------------------------------
cpu_instance.address[0]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[1]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[2]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[3]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[4]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[5]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[6]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[7]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[8]     System        DFFE     CE      rst_i     22.288       20.901
cpu_instance.address[9]     System        DFFE     CE      rst_i     22.288       20.901
========================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srr:srsf/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.srs:fp:77152:77413:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      22.421
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.288

    - Propagation time:                      1.387
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 20.901

    Number of logic level(s):                0
    Starting point:                          cpu_instance.rst_i / O
    Ending point:                            cpu_instance.address[0] / CE
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
cpu_instance.rst_i          INV      O        Out     0.000     0.000       -         
rst_i                       Net      -        -       1.387     -           68        
cpu_instance.address[0]     DFFE     CE       In      -         1.387       -         
======================================================================================
Total path delay (propagation time + setup) of 1.520 is 0.133(8.7%) logic and 1.387(91.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 414MB peak: 414MB)


Finished timing report (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 414MB peak: 414MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for top </a>

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             268 uses
DFFE            68 uses
DFFN            3 uses
DFFNSE          3 uses
DFFR            32 uses
DFFRE           288 uses
GSR             1 use
INV             7 uses
MUX2_LUT5       522 uses
MUX2_LUT6       38 uses
LUT2            118 uses
LUT3            1906 uses
LUT4            1407 uses

I/O ports: 6
I/O primitives: 5
IBUF           2 uses
OBUF           3 uses

I/O Register bits:                  0
Register bits not including I/Os:   394 of 864 (45%)
Total load per clock:
   top|clk: 394

@S |Mapping Summary:
Total  LUTs: 3431 (297%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:50s; Memory used current: 414MB peak: 414MB)

Process took 0h:00m:51s realtime, 0h:00m:50s cputime
# Sat Mar 28 12:49:24 2020

###########################################################]

</pre></samp></body></html>
