/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [28:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_48z;
  reg [7:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  reg [7:0] celloutsig_1_16z;
  reg [3:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_2z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z[5] & celloutsig_1_7z[2]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z & in_data[63]);
  assign celloutsig_0_19z = ~(celloutsig_0_8z[0] & celloutsig_0_7z[9]);
  assign celloutsig_0_23z = ~(celloutsig_0_6z & in_data[16]);
  assign celloutsig_0_28z = ~(celloutsig_0_21z[0] & celloutsig_0_15z);
  assign celloutsig_0_34z = ~(celloutsig_0_3z & celloutsig_0_28z);
  assign celloutsig_1_19z = { celloutsig_1_13z[8:1], celloutsig_1_10z } / { 1'h1, celloutsig_1_17z[1:0], celloutsig_1_18z, celloutsig_1_1z };
  assign celloutsig_0_13z = { in_data[6], celloutsig_0_0z, celloutsig_0_6z } / { 1'h1, in_data[16:15] };
  assign celloutsig_0_20z = { celloutsig_0_2z[4:2], celloutsig_0_12z, celloutsig_0_11z } / { 1'h1, celloutsig_0_5z[2:0], celloutsig_0_11z[5:1], in_data[0] };
  assign celloutsig_0_21z = celloutsig_0_14z[3:1] / { 1'h1, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[170:147] == in_data[121:98];
  assign celloutsig_0_12z = in_data[38:36] == { celloutsig_0_7z[4:3], celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_10z[11:9] == celloutsig_0_8z;
  assign celloutsig_0_0z = ! in_data[20:7];
  assign celloutsig_1_9z = ! { celloutsig_1_2z[19:1], celloutsig_1_8z };
  assign celloutsig_1_10z = ! { celloutsig_1_0z[1:0], celloutsig_1_6z };
  assign celloutsig_0_29z = ! { celloutsig_0_14z[6:1], celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_26z };
  assign celloutsig_0_37z = celloutsig_0_16z[2] & ~(celloutsig_0_10z[12]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[31]);
  assign celloutsig_0_27z = celloutsig_0_16z[2] & ~(celloutsig_0_26z[0]);
  assign celloutsig_0_48z = celloutsig_0_41z[3:1] % { 1'h1, celloutsig_0_13z[1:0] };
  assign celloutsig_1_18z = celloutsig_1_16z[4:0] % { 1'h1, celloutsig_1_15z[0], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_8z = in_data[13:11] % { 1'h1, in_data[20:19] };
  assign celloutsig_0_10z = { in_data[18:7], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z } % { 1'h1, celloutsig_0_9z[9:2], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_12z } % { 1'h1, celloutsig_0_2z[4], celloutsig_0_7z };
  assign celloutsig_0_30z = celloutsig_0_7z[6:1] % { 1'h1, celloutsig_0_18z[10:6] };
  assign celloutsig_0_5z = { in_data[14:12], celloutsig_0_4z } * celloutsig_0_2z[5:2];
  assign celloutsig_1_0z = in_data[183:181] * in_data[137:135];
  assign celloutsig_1_2z = { in_data[137:125], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } * in_data[164:141];
  assign celloutsig_1_6z = in_data[172:169] * celloutsig_1_4z[7:4];
  assign celloutsig_1_13z = { celloutsig_1_2z[22:1], celloutsig_1_10z } * in_data[183:161];
  assign celloutsig_1_14z = { celloutsig_1_13z[20:10], celloutsig_1_3z } * celloutsig_1_13z[22:11];
  assign celloutsig_1_15z = { in_data[134:133], celloutsig_1_0z } * celloutsig_1_14z[8:4];
  assign celloutsig_0_9z = { in_data[60:50], celloutsig_0_4z } * in_data[54:43];
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z } * { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_9z[9:7], celloutsig_0_12z } * celloutsig_0_10z[12:9];
  assign celloutsig_0_2z = in_data[62:57] * { in_data[51:47], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_11z[5:4], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z } * { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_16z[2:0], celloutsig_0_12z, celloutsig_0_23z } * { celloutsig_0_5z[0], celloutsig_0_16z };
  assign celloutsig_0_41z = - { celloutsig_0_34z, celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_40z };
  assign celloutsig_1_4z = - { in_data[166:157], celloutsig_1_0z };
  assign celloutsig_1_7z = - celloutsig_1_2z[22:20];
  assign celloutsig_0_7z = - { celloutsig_0_5z[3:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_33z = - { celloutsig_0_30z[4:1], celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_0_40z = & { celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_24z[3:1], celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_6z, in_data[17] };
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[156:135] };
  assign celloutsig_0_17z = & celloutsig_0_7z[8:6];
  assign celloutsig_0_3z = & { celloutsig_0_2z[3:1], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_49z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_49z = celloutsig_0_10z[25:18];
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z };
  always_latch
    if (clkin_data[64]) celloutsig_1_17z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_17z = celloutsig_1_14z[9:6];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_11z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = celloutsig_0_2z;
  assign { out_data[132:128], out_data[104:96], out_data[34:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
