/*
 * Copyright (c) 2026 Alibaba Group.
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef COMMON_CMO_CMO_H
#define COMMON_CMO_CMO_H

/* ===================================================================
 * RISC-V CMO (Cache Management Operations) Definitions
 *
 * Provides:
 *   - envcfg CBIE/CBCFE/CBZE field definitions
 *   - CBO instruction inline assembly macros
 *   - Prefetch instruction inline assembly macros
 *   - Cache block size discovery helpers
 *
 * Reference: SPEC/riscv-isa-manual/src/unpriv/cmo.adoc
 * =================================================================== */

#include "types.h"
#include "sm_defs.h"
#include "ss_defs.h"

/* ===================================================================
 * envcfg CMO field definitions
 *
 * menvcfg/senvcfg/henvcfg share the same bit positions for CMO fields:
 *   CBIE  [5:4]  - cbo.inval control (2-bit WARL)
 *   CBCFE [6]    - cbo.clean/cbo.flush enable
 *   CBZE  [7]    - cbo.zero enable
 * =================================================================== */

#define ENVCFG_CBIE_SHIFT   4
#define ENVCFG_CBIE_MASK    (3ULL << ENVCFG_CBIE_SHIFT)  /* bits [5:4] */
#define ENVCFG_CBCFE        (1ULL << 6)                   /* bit [6] */
#define ENVCFG_CBZE         (1ULL << 7)                   /* bit [7] */

/* CBIE encoding values */
#define CBIE_DISABLE        0   /* 00: raise exception */
#define CBIE_FLUSH          1   /* 01: perform flush instead of invalidate */
#define CBIE_RESERVED       2   /* 10: reserved */
#define CBIE_INVAL          3   /* 11: perform invalidate */

/* ===================================================================
 * CBO Instruction Encodings
 *
 * All Zicbom/Zicboz instructions use MISC-MEM opcode (0x0F):
 *   [6:0]   = 0x0F (MISC-MEM)
 *   [11:7]  = 0x00 (rd=0)
 *   [14:12] = 0x2  (funct3=CBO)
 *   [19:15] = rs1  (base address)
 *   [31:20] = operation
 *
 * Operation encodings:
 *   cbo.inval = 0x000
 *   cbo.clean = 0x001
 *   cbo.flush = 0x002
 *   cbo.zero  = 0x004
 * =================================================================== */

#define CBO_OPCODE    0x0F
#define CBO_FUNCT3    0x2
#define CBO_OP_INVAL  0x000
#define CBO_OP_CLEAN  0x001
#define CBO_OP_FLUSH  0x002
#define CBO_OP_ZERO   0x004

/* Construct a CBO instruction word */
#define CBO_INSN(op, rs1_num) \
    ((uint32_t)(CBO_OPCODE) | \
     ((uint32_t)(CBO_FUNCT3) << 12) | \
     ((uint32_t)(rs1_num) << 15) | \
     ((uint32_t)(op) << 20))

/* ===================================================================
 * Prefetch Instruction Encodings (Zicbop)
 *
 * Encoded as ORI with rd=0:
 *   [6:0]   = 0x13 (OP-IMM)
 *   [11:7]  = 0x00 (rd=0, also imm[4:0]=0)
 *   [14:12] = 0x6  (funct3=ORI)
 *   [19:15] = rs1  (base address)
 *   [31:20] = imm[11:0] where imm[11:5] encodes prefetch type
 *
 * Prefetch type (imm[11:5]):
 *   prefetch.i = 0x00
 *   prefetch.r = 0x01
 *   prefetch.w = 0x03
 * =================================================================== */

#define PREFETCH_OPCODE   0x13
#define PREFETCH_FUNCT3   0x6
#define PREFETCH_TYPE_I   0x00
#define PREFETCH_TYPE_R   0x01
#define PREFETCH_TYPE_W   0x03

/* ===================================================================
 * CBO Instruction Macros (inline assembly)
 *
 * These macros emit the actual CBO instructions using .insn
 * directive to avoid assembler version dependencies.
 * =================================================================== */

/**
 * cbo.inval - Invalidate cache block containing address in rs1
 *
 * Encoding: 0x0000200F | (rs1 << 15)
 */
#define CBO_INVAL(addr) ({ \
    register uintptr_t __rs1 asm("a0") = (uintptr_t)(addr); \
    asm volatile(".insn i 0x0F, 0x2, x0, %0, 0x000" :: "r"(__rs1) : "memory"); \
})

/**
 * cbo.clean - Clean cache block containing address in rs1
 *
 * Encoding: 0x0010200F | (rs1 << 15)
 */
#define CBO_CLEAN(addr) ({ \
    register uintptr_t __rs1 asm("a0") = (uintptr_t)(addr); \
    asm volatile(".insn i 0x0F, 0x2, x0, %0, 0x001" :: "r"(__rs1) : "memory"); \
})

/**
 * cbo.flush - Flush cache block containing address in rs1
 *
 * Encoding: 0x0020200F | (rs1 << 15)
 */
#define CBO_FLUSH(addr) ({ \
    register uintptr_t __rs1 asm("a0") = (uintptr_t)(addr); \
    asm volatile(".insn i 0x0F, 0x2, x0, %0, 0x002" :: "r"(__rs1) : "memory"); \
})

/**
 * cbo.zero - Zero cache block containing address in rs1
 *
 * Encoding: 0x0040200F | (rs1 << 15)
 */
#define CBO_ZERO(addr) ({ \
    register uintptr_t __rs1 asm("a0") = (uintptr_t)(addr); \
    asm volatile(".insn i 0x0F, 0x2, x0, %0, 0x004" :: "r"(__rs1) : "memory"); \
})

/* ===================================================================
 * Prefetch Instruction Macros (Zicbop)
 *
 * prefetch.{r,w,i} offset(base)
 * Encoded as ORI with rd=0, imm = (type << 5) | (offset & 0xFE0)
 * =================================================================== */

/**
 * prefetch.r - Prefetch for data read
 */
#define PREFETCH_R(addr) ({ \
    register uintptr_t __rs1 asm("a0") = (uintptr_t)(addr); \
    asm volatile(".insn i 0x13, 0x6, x0, %0, 0x020" :: "r"(__rs1) : "memory"); \
})

/**
 * prefetch.w - Prefetch for data write
 */
#define PREFETCH_W(addr) ({ \
    register uintptr_t __rs1 asm("a0") = (uintptr_t)(addr); \
    asm volatile(".insn i 0x13, 0x6, x0, %0, 0x060" :: "r"(__rs1) : "memory"); \
})

/**
 * prefetch.i - Prefetch for instruction fetch
 */
#define PREFETCH_I(addr) ({ \
    register uintptr_t __rs1 asm("a0") = (uintptr_t)(addr); \
    asm volatile(".insn i 0x13, 0x6, x0, %0, 0x000" :: "r"(__rs1) : "memory"); \
})

/* ===================================================================
 * envcfg CMO field access helpers
 * =================================================================== */

static inline uintptr_t menvcfg_get_cbie(void)
{
    uintptr_t val;
    asm volatile("csrr %0, 0x30A" : "=r"(val));
    return (val & ENVCFG_CBIE_MASK) >> ENVCFG_CBIE_SHIFT;
}

static inline void menvcfg_set_cbie(unsigned cbie)
{
    uintptr_t val;
    asm volatile("csrr %0, 0x30A" : "=r"(val));
    val = (val & ~ENVCFG_CBIE_MASK) | ((uintptr_t)cbie << ENVCFG_CBIE_SHIFT);
    asm volatile("csrw 0x30A, %0" :: "r"(val));
}

static inline uintptr_t menvcfg_get_cbcfe(void)
{
    uintptr_t val;
    asm volatile("csrr %0, 0x30A" : "=r"(val));
    return (val & ENVCFG_CBCFE) ? 1 : 0;
}

static inline void menvcfg_set_cbcfe(unsigned en)
{
    if (en)
        asm volatile("csrs 0x30A, %0" :: "r"(ENVCFG_CBCFE));
    else
        asm volatile("csrc 0x30A, %0" :: "r"(ENVCFG_CBCFE));
}

static inline uintptr_t menvcfg_get_cbze(void)
{
    uintptr_t val;
    asm volatile("csrr %0, 0x30A" : "=r"(val));
    return (val & ENVCFG_CBZE) ? 1 : 0;
}

static inline void menvcfg_set_cbze(unsigned en)
{
    if (en)
        asm volatile("csrs 0x30A, %0" :: "r"(ENVCFG_CBZE));
    else
        asm volatile("csrc 0x30A, %0" :: "r"(ENVCFG_CBZE));
}

static inline uintptr_t senvcfg_get_cbie(void)
{
    uintptr_t val;
    asm volatile("csrr %0, 0x10A" : "=r"(val));
    return (val & ENVCFG_CBIE_MASK) >> ENVCFG_CBIE_SHIFT;
}

static inline void senvcfg_set_cbie(unsigned cbie)
{
    uintptr_t val;
    asm volatile("csrr %0, 0x10A" : "=r"(val));
    val = (val & ~ENVCFG_CBIE_MASK) | ((uintptr_t)cbie << ENVCFG_CBIE_SHIFT);
    asm volatile("csrw 0x10A, %0" :: "r"(val));
}

static inline uintptr_t senvcfg_get_cbcfe(void)
{
    uintptr_t val;
    asm volatile("csrr %0, 0x10A" : "=r"(val));
    return (val & ENVCFG_CBCFE) ? 1 : 0;
}

static inline void senvcfg_set_cbcfe(unsigned en)
{
    if (en)
        asm volatile("csrs 0x10A, %0" :: "r"(ENVCFG_CBCFE));
    else
        asm volatile("csrc 0x10A, %0" :: "r"(ENVCFG_CBCFE));
}

static inline uintptr_t senvcfg_get_cbze(void)
{
    uintptr_t val;
    asm volatile("csrr %0, 0x10A" : "=r"(val));
    return (val & ENVCFG_CBZE) ? 1 : 0;
}

static inline void senvcfg_set_cbze(unsigned en)
{
    if (en)
        asm volatile("csrs 0x10A, %0" :: "r"(ENVCFG_CBZE));
    else
        asm volatile("csrc 0x10A, %0" :: "r"(ENVCFG_CBZE));
}

/* ===================================================================
 * Cache block size
 *
 * The cache block size is implementation-specific. On most platforms
 * it is 64 bytes. This default can be overridden by platform config.
 * =================================================================== */

#ifndef CMO_CACHE_BLOCK_SIZE
#define CMO_CACHE_BLOCK_SIZE  64
#endif

/* Align address down to cache block boundary */
#define CBO_ALIGN_DOWN(addr) \
    ((uintptr_t)(addr) & ~((uintptr_t)CMO_CACHE_BLOCK_SIZE - 1))

/* Align address up to cache block boundary */
#define CBO_ALIGN_UP(addr) \
    (((uintptr_t)(addr) + CMO_CACHE_BLOCK_SIZE - 1) & ~((uintptr_t)CMO_CACHE_BLOCK_SIZE - 1))

#endif /* COMMON_CMO_CMO_H */
