#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Nov 03 15:11:32 2019
# Process ID: 11212
# Current directory: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25356 H:\FPGA\ZYNQ_PSPL\X_Ubuntu_lcd\X_Ubuntu\X_Ubuntu.xpr
# Log file: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/vivado.log
# Journal file: H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.xpr
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {PL_LED4[2]}]]
set_property IOSTANDARD {} [get_ports [list led_o]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_fpga_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list led_o]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {PL_LED4[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {PL_LED4[1]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins v_tc_0/s_axi_aresetn]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclken] [get_bd_pins v_tc_0/clken]
save_bd_design
validate_bd_design
disconnect_bd_net /rst_processing_system7_0_100M_peripheral_aresetn [get_bd_pins v_tc_0/resetn]
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins clk_wiz_0/locked]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins v_tc_0/clken]
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins v_tc_0/resetn]
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins v_tc_0/s_axi_aclken]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false}] [get_bd_cells v_tc_0]
delete_bd_objs [get_bd_nets v_tc_0_irq] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
endgroup
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_tc_0/resetn] [get_bd_pins clk_wiz_0/locked]
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.NUM_PORTS {2}] [get_bd_cells xlconcat_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {true}] [get_bd_cells v_tc_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins v_tc_0/ctrl]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

launch_sdk -workspace H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk -hwspec H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf
launch_sdk -workspace H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk -hwspec H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {497.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {19.875} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.CLKOUT1_JITTER {191.014} CONFIG.CLKOUT1_PHASE_ERROR {157.402} CONFIG.CLKOUT2_JITTER {120.488} CONFIG.CLKOUT2_PHASE_ERROR {157.402}] [get_ips clk_lvds]
generate_target all [get_files  H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci]
export_ip_user_files -of_objects [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci] -no_script -force -quiet
reset_run clk_lvds_synth_1
launch_run -jobs 6 clk_lvds_synth_1
export_simulation -of_objects [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci] -directory H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {350.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {21.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.CLKOUT1_JITTER {187.143} CONFIG.CLKOUT1_PHASE_ERROR {164.344} CONFIG.CLKOUT2_JITTER {125.822} CONFIG.CLKOUT2_PHASE_ERROR {164.344}] [get_ips clk_lvds]
generate_target all [get_files  H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci]
export_ip_user_files -of_objects [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci] -no_script -force -quiet
reset_run clk_lvds_synth_1
launch_run -jobs 6 clk_lvds_synth_1
export_simulation -of_objects [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/ip/clk_lvds/clk_lvds.xci] -directory H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_1
endgroup
delete_bd_objs [get_bd_cells axi_dynclk_1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {350.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {21} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {178.308} CONFIG.CLKOUT1_PHASE_ERROR {164.344} CONFIG.CLKOUT2_JITTER {122.718} CONFIG.CLKOUT2_PHASE_ERROR {164.344}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_port -dir O -type clk clk_350m
connect_bd_net [get_bd_pins /clk_wiz_0/clk_out2] [get_bd_ports clk_350m]
endgroup
save_bd_design
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

open_run synth_1 -name synth_1
set_property IOSTANDARD TMDS_33 [get_ports [list {lvds_data_p_o[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {lvds_data_p_o[2]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list lvds_clk_p_o]]
set_property IOSTANDARD TMDS_33 [get_ports [list {lvds_data_p_o[1]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {lvds_data_p_o[3]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file mkdir H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv w ]
add_files -fileset sim_1 H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv
set_property file_type Verilog [get_files  H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sim_1/new/lvds_lcd_controller_tb.sv]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/new/vga_drv.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lvds_lcd_controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.runs/impl_1/lcd_dis_system_top.sysdef H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.sdk/lcd_dis_system_top.hdf

refresh_design
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_design
set_property IOSTANDARD BLVDS_25 [get_ports [list {lvds_data_p_o[3]}]]
set_property IOSTANDARD HSTL_II [get_ports [list {PL_LED4[1]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list {lvds_data_p_o[2]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list {lvds_data_p_o[1]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list {lvds_data_p_o[0]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list lvds_clk_p_o]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {PL_LED4[1]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {H:/FPGA/ZYNQ_PSPL/X_Ubuntu_lcd/X_Ubuntu/X_Ubuntu.srcs/sources_1/bd/ps_pl_hdmi/ps_pl_hdmi.bd}
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
reset_project
save_bd_design
