{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521134526651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521134526652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 14:22:06 2018 " "Processing started: Thu Mar 15 14:22:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521134526652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134526652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134526652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521134526880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521134526881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 0 0 " "Found 0 design units, including 0 entities, in source file main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(20) " "Verilog HDL Expression warning at ALU.v(20): truncated literal to match 8 bits" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521134541396 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(31) " "Verilog HDL Expression warning at ALU.v(31): truncated literal to match 8 bits" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521134541396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521134541398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521134541460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(20) " "Verilog HDL assignment warning at ALU.v(20): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521134541461 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(31) " "Verilog HDL assignment warning at ALU.v(31): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521134541461 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(39) " "Verilog HDL assignment warning at ALU.v(39): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521134541462 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(15) " "Verilog HDL Case Statement warning at ALU.v(15): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1521134541462 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataC ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"dataC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521134541463 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"error\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521134541463 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521134541463 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(13) " "Inferred latch for \"overflow\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541465 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error ALU.v(13) " "Inferred latch for \"error\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541465 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[0\] ALU.v(13) " "Inferred latch for \"dataC\[0\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541465 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[1\] ALU.v(13) " "Inferred latch for \"dataC\[1\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541465 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[2\] ALU.v(13) " "Inferred latch for \"dataC\[2\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541465 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[3\] ALU.v(13) " "Inferred latch for \"dataC\[3\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541465 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[4\] ALU.v(13) " "Inferred latch for \"dataC\[4\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541465 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[5\] ALU.v(13) " "Inferred latch for \"dataC\[5\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[6\] ALU.v(13) " "Inferred latch for \"dataC\[6\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[7\] ALU.v(13) " "Inferred latch for \"dataC\[7\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[8\] ALU.v(13) " "Inferred latch for \"dataC\[8\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[9\] ALU.v(13) " "Inferred latch for \"dataC\[9\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[10\] ALU.v(13) " "Inferred latch for \"dataC\[10\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[11\] ALU.v(13) " "Inferred latch for \"dataC\[11\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[12\] ALU.v(13) " "Inferred latch for \"dataC\[12\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[13\] ALU.v(13) " "Inferred latch for \"dataC\[13\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[14\] ALU.v(13) " "Inferred latch for \"dataC\[14\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541466 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[15\] ALU.v(13) " "Inferred latch for \"dataC\[15\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[16\] ALU.v(13) " "Inferred latch for \"dataC\[16\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[17\] ALU.v(13) " "Inferred latch for \"dataC\[17\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[18\] ALU.v(13) " "Inferred latch for \"dataC\[18\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[19\] ALU.v(13) " "Inferred latch for \"dataC\[19\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[20\] ALU.v(13) " "Inferred latch for \"dataC\[20\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[21\] ALU.v(13) " "Inferred latch for \"dataC\[21\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[22\] ALU.v(13) " "Inferred latch for \"dataC\[22\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[23\] ALU.v(13) " "Inferred latch for \"dataC\[23\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[24\] ALU.v(13) " "Inferred latch for \"dataC\[24\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541467 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[25\] ALU.v(13) " "Inferred latch for \"dataC\[25\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541468 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[26\] ALU.v(13) " "Inferred latch for \"dataC\[26\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541468 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[27\] ALU.v(13) " "Inferred latch for \"dataC\[27\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541468 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[28\] ALU.v(13) " "Inferred latch for \"dataC\[28\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541468 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[29\] ALU.v(13) " "Inferred latch for \"dataC\[29\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541468 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[30\] ALU.v(13) " "Inferred latch for \"dataC\[30\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541468 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[31\] ALU.v(13) " "Inferred latch for \"dataC\[31\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134541468 "|ALU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ALU.v" "Div0" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521134541991 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ALU.v" "Mult0" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521134541991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ALU.v" "Mod0" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1521134541991 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1521134541991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521134542042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542042 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521134542042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521134542089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134542089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521134542093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134542093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521134542167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134542167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521134542235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134542235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521134542280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134542280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521134542294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542294 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521134542294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521134542341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134542341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521134542348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521134542348 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521134542348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521134542394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134542394 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/leonardo/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 30 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521134542684 "|ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/leonardo/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 30 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1521134542684 "|ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1521134542684 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1521134542684 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1521134543048 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1521134543048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[20\]\$latch " "Latch dataC\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543062 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[21\]\$latch " "Latch dataC\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543062 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[19\]\$latch " "Latch dataC\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543062 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[18\]\$latch " "Latch dataC\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543062 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[17\]\$latch " "Latch dataC\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543062 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[16\]\$latch " "Latch dataC\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[15\]\$latch " "Latch dataC\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[14\]\$latch " "Latch dataC\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[6\]\$latch " "Latch dataC\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[13\]\$latch " "Latch dataC\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[12\]\$latch " "Latch dataC\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[11\]\$latch " "Latch dataC\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[10\]\$latch " "Latch dataC\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[9\]\$latch " "Latch dataC\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[8\]\$latch " "Latch dataC\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[7\]\$latch " "Latch dataC\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543063 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[3\]\$latch " "Latch dataC\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[23\]\$latch " "Latch dataC\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[31\]\$latch " "Latch dataC\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[0\]\$latch " "Latch dataC\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[30\]\$latch " "Latch dataC\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[1\]\$latch " "Latch dataC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[29\]\$latch " "Latch dataC\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[2\]\$latch " "Latch dataC\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[28\]\$latch " "Latch dataC\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[27\]\$latch " "Latch dataC\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[4\]\$latch " "Latch dataC\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543064 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[26\]\$latch " "Latch dataC\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543065 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[5\]\$latch " "Latch dataC\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543065 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[25\]\$latch " "Latch dataC\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543065 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[24\]\$latch " "Latch dataC\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543065 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataC\[22\]\$latch " "Latch dataC\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[4\] " "Ports D and ENA on the latch are fed by the same signal opCode\[4\]" {  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521134543065 ""}  } { { "ALU.v" "" { Text "/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU.v" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521134543065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521134550493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521134556737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521134556737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3194 " "Implemented 3194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521134556979 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521134556979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3084 " "Implemented 3084 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521134556979 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1521134556979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521134556979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521134556997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 14:22:36 2018 " "Processing ended: Thu Mar 15 14:22:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521134556997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521134556997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521134556997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521134556997 ""}
