{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 15 12:27:43 2016 " "Info: Processing started: Fri Jan 15 12:27:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off watch_cnt -c watch_cnt " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off watch_cnt -c watch_cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1Khz " "Info: Assuming node \"clk_1Khz\" is an undefined clock" {  } { { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 16 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1Khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_5\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_5\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_5\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Six_counter:bit_4\|FULL " "Info: Detected ripple clock \"Six_counter:bit_4\|FULL\" as buffer" {  } { { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Six_counter:bit_4\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_3\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_3\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_3\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_2\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_2\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_2\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_1\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_1\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_1\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "decimal_counter:bit_0\|FULL " "Info: Detected ripple clock \"decimal_counter:bit_0\|FULL\" as buffer" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decimal_counter:bit_0\|FULL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1Khz register decimal_counter:bit_5\|out_dat\[2\] register decimal_counter:bit_5\|FULL 175.44 MHz 5.7 ns Internal " "Info: Clock \"clk_1Khz\" has Internal fmax of 175.44 MHz between source register \"decimal_counter:bit_5\|out_dat\[2\]\" and destination register \"decimal_counter:bit_5\|FULL\" (period= 5.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.700 ns + Longest register register " "Info: + Longest register to register delay is 3.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decimal_counter:bit_5\|out_dat\[2\] 1 REG LC6_B35 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B35; Fanout = 5; REG Node = 'decimal_counter:bit_5\|out_dat\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { decimal_counter:bit_5|out_dat[2] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.700 ns) 2.000 ns decimal_counter:bit_5\|Equal0~0 2 COMB LC1_B35 2 " "Info: 2: + IC(0.300 ns) + CELL(1.700 ns) = 2.000 ns; Loc. = LC1_B35; Fanout = 2; COMB Node = 'decimal_counter:bit_5\|Equal0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { decimal_counter:bit_5|out_dat[2] decimal_counter:bit_5|Equal0~0 } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.800 ns) 3.700 ns decimal_counter:bit_5\|FULL 3 REG LC4_B36 4 " "Info: 3: + IC(0.900 ns) + CELL(0.800 ns) = 3.700 ns; Loc. = LC4_B36; Fanout = 4; REG Node = 'decimal_counter:bit_5\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { decimal_counter:bit_5|Equal0~0 decimal_counter:bit_5|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 67.57 % ) " "Info: Total cell delay = 2.500 ns ( 67.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 32.43 % ) " "Info: Total interconnect delay = 1.200 ns ( 32.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { decimal_counter:bit_5|out_dat[2] decimal_counter:bit_5|Equal0~0 decimal_counter:bit_5|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { decimal_counter:bit_5|out_dat[2] {} decimal_counter:bit_5|Equal0~0 {} decimal_counter:bit_5|FULL {} } { 0.000ns 0.300ns 0.900ns } { 0.000ns 1.700ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.900 ns - Smallest " "Info: - Smallest clock skew is -0.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1Khz destination 17.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1Khz\" to destination register is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1Khz 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk_1Khz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Khz } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns decimal_counter:bit_0\|FULL 2 REG LC5_F36 5 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC5_F36; Fanout = 5; REG Node = 'decimal_counter:bit_0\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_1Khz decimal_counter:bit_0|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.500 ns) 6.700 ns decimal_counter:bit_1\|FULL 3 REG LC4_C1 5 " "Info: 3: + IC(3.300 ns) + CELL(0.500 ns) = 6.700 ns; Loc. = LC4_C1; Fanout = 5; REG Node = 'decimal_counter:bit_1\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.500 ns) 10.300 ns decimal_counter:bit_2\|FULL 4 REG LC6_F36 5 " "Info: 4: + IC(3.100 ns) + CELL(0.500 ns) = 10.300 ns; Loc. = LC6_F36; Fanout = 5; REG Node = 'decimal_counter:bit_2\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(0.500 ns) 14.000 ns decimal_counter:bit_3\|FULL 5 REG LC8_C1 5 " "Info: 5: + IC(3.200 ns) + CELL(0.500 ns) = 14.000 ns; Loc. = LC8_C1; Fanout = 5; REG Node = 'decimal_counter:bit_3\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.500 ns) 17.500 ns Six_counter:bit_4\|FULL 6 REG LC1_B36 5 " "Info: 6: + IC(3.000 ns) + CELL(0.500 ns) = 17.500 ns; Loc. = LC1_B36; Fanout = 5; REG Node = 'Six_counter:bit_4\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { decimal_counter:bit_3|FULL Six_counter:bit_4|FULL } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.000 ns) 17.800 ns decimal_counter:bit_5\|FULL 7 REG LC4_B36 4 " "Info: 7: + IC(0.300 ns) + CELL(0.000 ns) = 17.800 ns; Loc. = LC4_B36; Fanout = 4; REG Node = 'decimal_counter:bit_5\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { Six_counter:bit_4|FULL decimal_counter:bit_5|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 25.28 % ) " "Info: Total cell delay = 4.500 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.300 ns ( 74.72 % ) " "Info: Total interconnect delay = 13.300 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 0.300ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1Khz source 18.700 ns - Longest register " "Info: - Longest clock path from clock \"clk_1Khz\" to source register is 18.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1Khz 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk_1Khz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Khz } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns decimal_counter:bit_0\|FULL 2 REG LC5_F36 5 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC5_F36; Fanout = 5; REG Node = 'decimal_counter:bit_0\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_1Khz decimal_counter:bit_0|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.500 ns) 6.700 ns decimal_counter:bit_1\|FULL 3 REG LC4_C1 5 " "Info: 3: + IC(3.300 ns) + CELL(0.500 ns) = 6.700 ns; Loc. = LC4_C1; Fanout = 5; REG Node = 'decimal_counter:bit_1\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.500 ns) 10.300 ns decimal_counter:bit_2\|FULL 4 REG LC6_F36 5 " "Info: 4: + IC(3.100 ns) + CELL(0.500 ns) = 10.300 ns; Loc. = LC6_F36; Fanout = 5; REG Node = 'decimal_counter:bit_2\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(0.500 ns) 14.000 ns decimal_counter:bit_3\|FULL 5 REG LC8_C1 5 " "Info: 5: + IC(3.200 ns) + CELL(0.500 ns) = 14.000 ns; Loc. = LC8_C1; Fanout = 5; REG Node = 'decimal_counter:bit_3\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.500 ns) 17.500 ns Six_counter:bit_4\|FULL 6 REG LC1_B36 5 " "Info: 6: + IC(3.000 ns) + CELL(0.500 ns) = 17.500 ns; Loc. = LC1_B36; Fanout = 5; REG Node = 'Six_counter:bit_4\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { decimal_counter:bit_3|FULL Six_counter:bit_4|FULL } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 18.700 ns decimal_counter:bit_5\|out_dat\[2\] 7 REG LC6_B35 5 " "Info: 7: + IC(1.200 ns) + CELL(0.000 ns) = 18.700 ns; Loc. = LC6_B35; Fanout = 5; REG Node = 'decimal_counter:bit_5\|out_dat\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Six_counter:bit_4|FULL decimal_counter:bit_5|out_dat[2] } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 24.06 % ) " "Info: Total cell delay = 4.500 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.200 ns ( 75.94 % ) " "Info: Total interconnect delay = 14.200 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|out_dat[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|out_dat[2] {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 1.200ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 0.300ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|out_dat[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|out_dat[2] {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 1.200ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { decimal_counter:bit_5|out_dat[2] decimal_counter:bit_5|Equal0~0 decimal_counter:bit_5|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.700 ns" { decimal_counter:bit_5|out_dat[2] {} decimal_counter:bit_5|Equal0~0 {} decimal_counter:bit_5|FULL {} } { 0.000ns 0.300ns 0.900ns } { 0.000ns 1.700ns 0.800ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 0.300ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|out_dat[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|out_dat[2] {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 1.200ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "decimal_counter:bit_0\|FULL EN clk_1Khz 1.400 ns register " "Info: tsu for register \"decimal_counter:bit_0\|FULL\" (data pin = \"EN\", clock pin = \"clk_1Khz\") is 1.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns + Longest pin register " "Info: + Longest pin to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns EN 1 PIN PIN_54 34 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 34; PIN Node = 'EN'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 3.200 ns decimal_counter:bit_0\|FULL 2 REG LC5_F36 5 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 3.200 ns; Loc. = LC5_F36; Fanout = 5; REG Node = 'decimal_counter:bit_0\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { EN decimal_counter:bit_0|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 93.75 % ) " "Info: Total cell delay = 3.000 ns ( 93.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 6.25 % ) " "Info: Total interconnect delay = 0.200 ns ( 6.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { EN decimal_counter:bit_0|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { EN {} EN~out {} decimal_counter:bit_0|FULL {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 2.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1Khz destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1Khz\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1Khz 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk_1Khz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Khz } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns decimal_counter:bit_0\|FULL 2 REG LC5_F36 5 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC5_F36; Fanout = 5; REG Node = 'decimal_counter:bit_0\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { clk_1Khz decimal_counter:bit_0|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_1Khz decimal_counter:bit_0|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { EN decimal_counter:bit_0|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { EN {} EN~out {} decimal_counter:bit_0|FULL {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 2.000ns 1.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk_1Khz decimal_counter:bit_0|FULL } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1Khz dispbuf\[20\] Six_counter:bit_6\|out_dat\[0\] 28.700 ns register " "Info: tco from clock \"clk_1Khz\" to destination pin \"dispbuf\[20\]\" through register \"Six_counter:bit_6\|out_dat\[0\]\" is 28.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1Khz source 20.500 ns + Longest register " "Info: + Longest clock path from clock \"clk_1Khz\" to source register is 20.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1Khz 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk_1Khz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Khz } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns decimal_counter:bit_0\|FULL 2 REG LC5_F36 5 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC5_F36; Fanout = 5; REG Node = 'decimal_counter:bit_0\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_1Khz decimal_counter:bit_0|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.500 ns) 6.700 ns decimal_counter:bit_1\|FULL 3 REG LC4_C1 5 " "Info: 3: + IC(3.300 ns) + CELL(0.500 ns) = 6.700 ns; Loc. = LC4_C1; Fanout = 5; REG Node = 'decimal_counter:bit_1\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.500 ns) 10.300 ns decimal_counter:bit_2\|FULL 4 REG LC6_F36 5 " "Info: 4: + IC(3.100 ns) + CELL(0.500 ns) = 10.300 ns; Loc. = LC6_F36; Fanout = 5; REG Node = 'decimal_counter:bit_2\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(0.500 ns) 14.000 ns decimal_counter:bit_3\|FULL 5 REG LC8_C1 5 " "Info: 5: + IC(3.200 ns) + CELL(0.500 ns) = 14.000 ns; Loc. = LC8_C1; Fanout = 5; REG Node = 'decimal_counter:bit_3\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.500 ns) 17.500 ns Six_counter:bit_4\|FULL 6 REG LC1_B36 5 " "Info: 6: + IC(3.000 ns) + CELL(0.500 ns) = 17.500 ns; Loc. = LC1_B36; Fanout = 5; REG Node = 'Six_counter:bit_4\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { decimal_counter:bit_3|FULL Six_counter:bit_4|FULL } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.500 ns) 18.300 ns decimal_counter:bit_5\|FULL 7 REG LC4_B36 4 " "Info: 7: + IC(0.300 ns) + CELL(0.500 ns) = 18.300 ns; Loc. = LC4_B36; Fanout = 4; REG Node = 'decimal_counter:bit_5\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Six_counter:bit_4|FULL decimal_counter:bit_5|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 20.500 ns Six_counter:bit_6\|out_dat\[0\] 8 REG LC2_E26 6 " "Info: 8: + IC(2.200 ns) + CELL(0.000 ns) = 20.500 ns; Loc. = LC2_E26; Fanout = 6; REG Node = 'Six_counter:bit_6\|out_dat\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 24.39 % ) " "Info: Total cell delay = 5.000 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.500 ns ( 75.61 % ) " "Info: Total interconnect delay = 15.500 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} Six_counter:bit_6|out_dat[0] {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 0.300ns 2.200ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.700 ns + Longest register pin " "Info: + Longest register to pin delay is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Six_counter:bit_6\|out_dat\[0\] 1 REG LC2_E26 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E26; Fanout = 6; REG Node = 'Six_counter:bit_6\|out_dat\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(6.300 ns) 7.700 ns dispbuf\[20\] 2 PIN PIN_27 0 " "Info: 2: + IC(1.400 ns) + CELL(6.300 ns) = 7.700 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'dispbuf\[20\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { Six_counter:bit_6|out_dat[0] dispbuf[20] } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 81.82 % ) " "Info: Total cell delay = 6.300 ns ( 81.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 18.18 % ) " "Info: Total interconnect delay = 1.400 ns ( 18.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { Six_counter:bit_6|out_dat[0] dispbuf[20] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { Six_counter:bit_6|out_dat[0] {} dispbuf[20] {} } { 0.000ns 1.400ns } { 0.000ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} Six_counter:bit_6|out_dat[0] {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 0.300ns 2.200ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { Six_counter:bit_6|out_dat[0] dispbuf[20] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { Six_counter:bit_6|out_dat[0] {} dispbuf[20] {} } { 0.000ns 1.400ns } { 0.000ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Six_counter:bit_6\|out_dat\[0\] EN clk_1Khz 18.400 ns register " "Info: th for register \"Six_counter:bit_6\|out_dat\[0\]\" (data pin = \"EN\", clock pin = \"clk_1Khz\") is 18.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1Khz destination 20.500 ns + Longest register " "Info: + Longest clock path from clock \"clk_1Khz\" to destination register is 20.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1Khz 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clk_1Khz'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1Khz } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns decimal_counter:bit_0\|FULL 2 REG LC5_F36 5 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC5_F36; Fanout = 5; REG Node = 'decimal_counter:bit_0\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { clk_1Khz decimal_counter:bit_0|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(0.500 ns) 6.700 ns decimal_counter:bit_1\|FULL 3 REG LC4_C1 5 " "Info: 3: + IC(3.300 ns) + CELL(0.500 ns) = 6.700 ns; Loc. = LC4_C1; Fanout = 5; REG Node = 'decimal_counter:bit_1\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.500 ns) 10.300 ns decimal_counter:bit_2\|FULL 4 REG LC6_F36 5 " "Info: 4: + IC(3.100 ns) + CELL(0.500 ns) = 10.300 ns; Loc. = LC6_F36; Fanout = 5; REG Node = 'decimal_counter:bit_2\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(0.500 ns) 14.000 ns decimal_counter:bit_3\|FULL 5 REG LC8_C1 5 " "Info: 5: + IC(3.200 ns) + CELL(0.500 ns) = 14.000 ns; Loc. = LC8_C1; Fanout = 5; REG Node = 'decimal_counter:bit_3\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.500 ns) 17.500 ns Six_counter:bit_4\|FULL 6 REG LC1_B36 5 " "Info: 6: + IC(3.000 ns) + CELL(0.500 ns) = 17.500 ns; Loc. = LC1_B36; Fanout = 5; REG Node = 'Six_counter:bit_4\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { decimal_counter:bit_3|FULL Six_counter:bit_4|FULL } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.500 ns) 18.300 ns decimal_counter:bit_5\|FULL 7 REG LC4_B36 4 " "Info: 7: + IC(0.300 ns) + CELL(0.500 ns) = 18.300 ns; Loc. = LC4_B36; Fanout = 4; REG Node = 'decimal_counter:bit_5\|FULL'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Six_counter:bit_4|FULL decimal_counter:bit_5|FULL } "NODE_NAME" } } { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/decimal_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 20.500 ns Six_counter:bit_6\|out_dat\[0\] 8 REG LC2_E26 6 " "Info: 8: + IC(2.200 ns) + CELL(0.000 ns) = 20.500 ns; Loc. = LC2_E26; Fanout = 6; REG Node = 'Six_counter:bit_6\|out_dat\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 24.39 % ) " "Info: Total cell delay = 5.000 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.500 ns ( 75.61 % ) " "Info: Total interconnect delay = 15.500 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} Six_counter:bit_6|out_dat[0] {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 0.300ns 2.200ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns EN 1 PIN PIN_54 34 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 34; PIN Node = 'EN'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.000 ns) 3.400 ns Six_counter:bit_6\|out_dat\[0\] 2 REG LC2_E26 6 " "Info: 2: + IC(0.400 ns) + CELL(1.000 ns) = 3.400 ns; Loc. = LC2_E26; Fanout = 6; REG Node = 'Six_counter:bit_6\|out_dat\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { EN Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/Six_counter.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 88.24 % ) " "Info: Total cell delay = 3.000 ns ( 88.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 11.76 % ) " "Info: Total interconnect delay = 0.400 ns ( 11.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { EN Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { EN {} EN~out {} Six_counter:bit_6|out_dat[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { clk_1Khz decimal_counter:bit_0|FULL decimal_counter:bit_1|FULL decimal_counter:bit_2|FULL decimal_counter:bit_3|FULL Six_counter:bit_4|FULL decimal_counter:bit_5|FULL Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { clk_1Khz {} clk_1Khz~out {} decimal_counter:bit_0|FULL {} decimal_counter:bit_1|FULL {} decimal_counter:bit_2|FULL {} decimal_counter:bit_3|FULL {} Six_counter:bit_4|FULL {} decimal_counter:bit_5|FULL {} Six_counter:bit_6|out_dat[0] {} } { 0.000ns 0.000ns 0.400ns 3.300ns 3.100ns 3.200ns 3.000ns 0.300ns 2.200ns } { 0.000ns 2.000ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { EN Six_counter:bit_6|out_dat[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { EN {} EN~out {} Six_counter:bit_6|out_dat[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 15 12:27:43 2016 " "Info: Processing ended: Fri Jan 15 12:27:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
