#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Apr 25 15:28:38 2025
# Process ID: 16096
# Current directory: C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10812 C:\DevWorks\Robot_Car_Pwm\Vivado\PWM_Car\PWM_Car.xpr
# Log file: C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/vivado.log
# Journal file: C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car\vivado.jou
# Running On        :5CD322B2FW
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics     
# CPU Frequency     :1996 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16442 MB
# Swap memory       :1073 MB
# Total Virtual     :17516 MB
# Available Virtual :5100 MB
#-----------------------------------------------------------
start_gui
open_project C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd}
create_peripheral xilinx.com user SpeedSenor 1.0 -dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:SpeedSenor:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:SpeedSenor:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:SpeedSenor:1.0]
set_property  ip_repo_paths  {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo/SpeedSenor_1_0 C:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_1_0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_SpeedSenor_v1_0 -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0/component.xml
update_compile_order -fileset sources_1
current_project PWM_Car
current_project edit_SpeedSenor_v1_0
add_files -norecurse -copy_to c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0/src C:/Users/12302157/Downloads/speedsensor.vhd
update_compile_order -fileset sources_1
ipx::unload_core c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
ipx::open_ipxact_file {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSenor_1_0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0
ipx::unload_core component_3
ipx::open_ipxact_file {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSenor_1_0\component.xml}
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0
ipx::unload_core component_4
current_project PWM_Car
set_property  ip_repo_paths  c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0 [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSenor:1.0 SpeedSenor_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSenor:1.0 SpeedSenor_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSenor:1.0 SpeedSenor_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSenor:1.0 SpeedSenor_3
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins SpeedSenor_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpeedSenor_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpeedSenor_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins SpeedSenor_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpeedSenor_1/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpeedSenor_1/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins SpeedSenor_2/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpeedSenor_2/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpeedSenor_2/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins SpeedSenor_3/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpeedSenor_3/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpeedSenor_3/S00_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_timer_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_timer_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_timer_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_timer_3/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M06_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M07_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins SpeedSenor_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins SpeedSenor_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins SpeedSenor_2/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins SpeedSenor_3/clk]
endgroup
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins SpeedSenor_2/speed_sensor_D0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SpeedSenor_1/speed_sensor_D0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SpeedSenor_0/speed_sensor_D0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SpeedSenor_3/speed_sensor_D0]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
startgroup
make_bd_pins_external  [get_bd_pins SpeedSenor_2/speed_sensor_reset]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SpeedSenor_1/speed_sensor_reset]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SpeedSenor_0/speed_sensor_reset]
endgroup
delete_bd_objs [get_bd_nets speed_sensor_reset_1_1]
connect_bd_net [get_bd_ports speed_sensor_reset_2] [get_bd_pins SpeedSenor_3/speed_sensor_reset]
connect_bd_net [get_bd_ports speed_sensor_reset_2] [get_bd_pins SpeedSenor_1/speed_sensor_reset]
delete_bd_objs [get_bd_nets speed_sensor_reset_0_1]
connect_bd_net [get_bd_ports speed_sensor_reset_2] [get_bd_pins SpeedSenor_2/speed_sensor_reset]
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_ports speed_sensor_reset_1]
delete_bd_objs [get_bd_ports speed_sensor_reset_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
current_project edit_SpeedSenor_v1_0
update_compile_order -fileset sources_1
ipx::open_ipxact_file {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSenor_1_0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0
ipx::unload_core component_5
current_project PWM_Car
ipx::open_ipxact_file {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSenor_1_0\component.xml}
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project edit_SpeedSenor_v1_0
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0
ipx::unload_core component_1
current_project PWM_Car
update_ip_catalog -rebuild
update_ip_catalog
open_bd_design {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_SpeedSenor_3_0 design_1_SpeedSenor_0_0 design_1_SpeedSenor_2_0 design_1_SpeedSenor_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_SpeedSenor_3_0 design_1_SpeedSenor_0_0 design_1_SpeedSenor_2_0 design_1_SpeedSenor_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_SpeedSenor_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSenor_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSenor_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSenor_3_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_SpeedSenor_0_0_synth_1 design_1_SpeedSenor_1_0_synth_1 design_1_SpeedSenor_2_0_synth_1 design_1_SpeedSenor_3_0_synth_1 -jobs 12
wait_on_run design_1_SpeedSenor_0_0_synth_1
wait_on_run design_1_SpeedSenor_1_0_synth_1
wait_on_run design_1_SpeedSenor_2_0_synth_1
wait_on_run design_1_SpeedSenor_3_0_synth_1
export_simulation -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/sim_scripts -ip_user_files_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files -ipstatic_source_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/modelsim} {questa=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/questa} {riviera=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/riviera} {activehdl=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project edit_SpeedSenor_v1_0
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0
ipx::unload_core component_1
current_project PWM_Car
open_bd_design {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd}
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project edit_SpeedSenor_v1_0
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0
ipx::unload_core component_1
current_project PWM_Car
report_ip_status -name ip_status 
current_project edit_SpeedSenor_v1_0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSenor_1_0
ipx::unload_core component_1
current_project PWM_Car
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSenor:1.0 SpeedSenor_4
endgroup
delete_bd_objs [get_bd_cells SpeedSenor_4]
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_SpeedSenor_3_0 design_1_SpeedSenor_0_0 design_1_SpeedSenor_2_0 design_1_SpeedSenor_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_SpeedSenor_3_0 design_1_SpeedSenor_0_0 design_1_SpeedSenor_2_0 design_1_SpeedSenor_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_SpeedSenor_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSenor_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSenor_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSenor_3_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_SpeedSenor_0_0_synth_1 design_1_SpeedSenor_1_0_synth_1 design_1_SpeedSenor_2_0_synth_1 design_1_SpeedSenor_3_0_synth_1 -jobs 12
wait_on_run design_1_SpeedSenor_0_0_synth_1
wait_on_run design_1_SpeedSenor_1_0_synth_1
wait_on_run design_1_SpeedSenor_2_0_synth_1
wait_on_run design_1_SpeedSenor_3_0_synth_1
export_simulation -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/sim_scripts -ip_user_files_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files -ipstatic_source_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/modelsim} {questa=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/questa} {riviera=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/riviera} {activehdl=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project edit_SpeedSenor_v1_0
close_project
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells SpeedSenor_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells SpeedSenor_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI] [get_bd_cells SpeedSenor_2]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M07_AXI] [get_bd_cells SpeedSenor_3]
save_bd_design
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
create_peripheral xilinx.com user SpeedSensor_IP 1.0 -dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:SpeedSensor_IP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:SpeedSensor_IP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:SpeedSensor_IP:1.0]
set_property  ip_repo_paths  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo/SpeedSensor_IP_1_0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_SpeedSensor_IP_v1_0 -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0/src C:/Users/12302157/Downloads/speedsensor.vhd
update_compile_order -fileset sources_1
ipx::unload_core c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0/component.xml
update_compile_order -fileset sources_1
ipx::open_ipxact_file {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSensor_IP_1_0\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
ipx::unload_core component_46
startgroup
current_project PWM_Car
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_0
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells SpeedSensor_IP_0]
report_ip_status -name ip_status 
ipx::open_ipxact_file {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSensor_IP_1_0\component.xml}
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project edit_SpeedSensor_IP_v1_0
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
ipx::unload_core component_44
startgroup
current_project PWM_Car
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_0
endgroup
delete_bd_objs [get_bd_cells SpeedSensor_IP_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_0
endgroup
delete_bd_objs [get_bd_cells SpeedSensor_IP_0]
report_ip_status -name ip_status 
current_project edit_SpeedSensor_IP_v1_0
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
ipx::unload_core component_44
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
ipx::unload_core component_44
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
ipx::unload_core component_44
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
ipx::unload_core component_44
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
ipx::unload_core component_44
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
ipx::unload_core component_44
current_project PWM_Car
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_0
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_SpeedSensor_IP_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_SpeedSensor_IP_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells SpeedSensor_IP_0]
report_ip_status -name ip_status 
current_project edit_SpeedSensor_IP_v1_0
close_project
report_ip_status -name ip_status 
regenerate_bd_layout
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
create_peripheral xilinx.com user SpeedSensor_IP 1.0 -dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:SpeedSensor_IP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:SpeedSensor_IP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:SpeedSensor_IP:1.0]
set_property  ip_repo_paths  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo/SpeedSensor_IP_1_0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_SpeedSensor_IP_v1_0 -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/../ip_repo c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0/src C:/Users/12302157/Downloads/speedsensor.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\DevWorks\Robot_Car_Pwm\Vivado\ip_repo\SpeedSensor_IP_1_0\xilinx.com_user_SpeedSensor_IP_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/DevWorks/Robot_Car_Pwm/Vivado/ip_repo/SpeedSensor_IP_1_0
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_3
endgroup
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins SpeedSensor_IP_0/clk]
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins SpeedSensor_IP_2/clk]
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins SpeedSensor_IP_1/clk]
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins SpeedSensor_IP_3/clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpeedSensor_IP_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpeedSensor_IP_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpeedSensor_IP_1/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpeedSensor_IP_1/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpeedSensor_IP_2/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpeedSensor_IP_2/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/SpeedSensor_IP_3/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins SpeedSensor_IP_3/S00_AXI]
endgroup
connect_bd_net [get_bd_ports speed_sensor_D0_0] [get_bd_pins SpeedSensor_IP_0/speed_sensor_D0]
connect_bd_net [get_bd_ports speed_sensor_D0_1] [get_bd_pins SpeedSensor_IP_1/speed_sensor_D0]
connect_bd_net [get_bd_ports speed_sensor_D0_2] [get_bd_pins SpeedSensor_IP_2/speed_sensor_D0]
connect_bd_net [get_bd_ports speed_sensor_D0_3] [get_bd_pins SpeedSensor_IP_3/speed_sensor_D0]
regenerate_bd_layout
connect_bd_net [get_bd_pins SpeedSensor_IP_3/speed_sensor_reset] [get_bd_pins SpeedSensor_IP_2/speed_sensor_reset]
connect_bd_net [get_bd_pins SpeedSensor_IP_1/speed_sensor_reset] [get_bd_pins SpeedSensor_IP_3/speed_sensor_reset]
connect_bd_net [get_bd_pins SpeedSensor_IP_0/speed_sensor_reset] [get_bd_pins SpeedSensor_IP_3/speed_sensor_reset]
connect_bd_net [get_bd_ports speed_sensor_reset_2] [get_bd_pins SpeedSensor_IP_0/speed_sensor_reset]
regenerate_bd_layout
set_property name speed_sensor_reset [get_bd_ports speed_sensor_reset_2]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -no_script -sync -force -quiet
generate_target all [get_files  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_0_4] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_3_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_SpeedSensor_IP_0_4_synth_1 design_1_SpeedSensor_IP_1_0_synth_1 design_1_SpeedSensor_IP_2_0_synth_1 design_1_SpeedSensor_IP_3_0_synth_1 -jobs 12
wait_on_run design_1_SpeedSensor_IP_0_4_synth_1
wait_on_run design_1_SpeedSensor_IP_1_0_synth_1
wait_on_run design_1_SpeedSensor_IP_2_0_synth_1
wait_on_run design_1_SpeedSensor_IP_3_0_synth_1
export_simulation -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/sim_scripts -ip_user_files_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files -ipstatic_source_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/modelsim} {questa=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/questa} {riviera=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/riviera} {activehdl=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list speed_sensor_D0_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list speed_sensor_D0_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list speed_sensor_D0_2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list speed_sensor_D0_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list speed_sensor_D0_3]]
place_ports speed_sensor_D0_0 Y18
place_ports speed_sensor_D0_1 Y19
place_ports speed_sensor_D0_2 Y16
place_ports speed_sensor_D0_3 Y17
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list speed_sensor_reset]]
place_ports speed_sensor_reset U18
save_constraints
open_bd_design {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd}
write_bd_layout -format pdf -orientation portrait C:/Users/12302157/Downloads/design_1.pdf
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car_XSA.xsa
open_bd_design {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_4
endgroup
delete_bd_objs [get_bd_cells SpeedSensor_IP_4]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -no_script -sync -force -quiet
generate_target all [get_files  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_0_4] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_3_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_SpeedSensor_IP_0_4_synth_1 design_1_SpeedSensor_IP_1_0_synth_1 design_1_SpeedSensor_IP_2_0_synth_1 design_1_SpeedSensor_IP_3_0_synth_1 -jobs 12
wait_on_run design_1_SpeedSensor_IP_0_4_synth_1
wait_on_run design_1_SpeedSensor_IP_1_0_synth_1
wait_on_run design_1_SpeedSensor_IP_2_0_synth_1
wait_on_run design_1_SpeedSensor_IP_3_0_synth_1
export_simulation -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/sim_scripts -ip_user_files_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files -ipstatic_source_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/modelsim} {questa=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/questa} {riviera=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/riviera} {activehdl=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
report_methodology -name ultrafast_methodology_1
write_hw_platform -fixed -include_bit -force -file C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car_XSA.xsa
open_bd_design {C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_4
endgroup
delete_bd_objs [get_bd_cells SpeedSensor_IP_4]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -no_script -sync -force -quiet
generate_target all [get_files  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_0_4] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_3_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_SpeedSensor_IP_0_4_synth_1 design_1_SpeedSensor_IP_1_0_synth_1 design_1_SpeedSensor_IP_2_0_synth_1 design_1_SpeedSensor_IP_3_0_synth_1 -jobs 12
wait_on_run design_1_SpeedSensor_IP_0_4_synth_1
wait_on_run design_1_SpeedSensor_IP_1_0_synth_1
wait_on_run design_1_SpeedSensor_IP_2_0_synth_1
wait_on_run design_1_SpeedSensor_IP_3_0_synth_1
export_simulation -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/sim_scripts -ip_user_files_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files -ipstatic_source_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/modelsim} {questa=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/questa} {riviera=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/riviera} {activehdl=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_SpeedSensor_IP_0_4_synth_1
reset_run design_1_SpeedSensor_IP_1_0_synth_1
reset_run design_1_SpeedSensor_IP_2_0_synth_1
reset_run design_1_SpeedSensor_IP_3_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_4
endgroup
delete_bd_objs [get_bd_cells SpeedSensor_IP_4]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -no_script -sync -force -quiet
generate_target all [get_files  C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_0_4] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_SpeedSensor_IP_3_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_SpeedSensor_IP_0_4_synth_1 design_1_SpeedSensor_IP_1_0_synth_1 design_1_SpeedSensor_IP_2_0_synth_1 design_1_SpeedSensor_IP_3_0_synth_1 -jobs 12
wait_on_run design_1_SpeedSensor_IP_0_4_synth_1
wait_on_run design_1_SpeedSensor_IP_1_0_synth_1
wait_on_run design_1_SpeedSensor_IP_2_0_synth_1
wait_on_run design_1_SpeedSensor_IP_3_0_synth_1
export_simulation -of_objects [get_files C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/sim_scripts -ip_user_files_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files -ipstatic_source_dir C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/modelsim} {questa=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/questa} {riviera=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/riviera} {activehdl=C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car_XSA.xsa
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SpeedSensor_IP:1.0 SpeedSensor_IP_4
endgroup
delete_bd_objs [get_bd_cells SpeedSensor_IP_4]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_SpeedSensor_IP_1_0 design_1_SpeedSensor_IP_2_0 design_1_SpeedSensor_IP_3_0 design_1_SpeedSensor_IP_0_4}] -no_script -sync -force -quiet
connect_bd_net [get_bd_ports speed_sensor_D0_0] [get_bd_pins SpeedSensor_IP_0/speed_sensor_D0_IP]
connect_bd_net [get_bd_ports speed_sensor_D0_2] [get_bd_pins SpeedSensor_IP_2/speed_sensor_D0_IP]
connect_bd_net [get_bd_ports speed_sensor_D0_1] [get_bd_pins SpeedSensor_IP_1/speed_sensor_D0_IP]
connect_bd_net [get_bd_ports speed_sensor_D0_3] [get_bd_pins SpeedSensor_IP_3/speed_sensor_D0_IP]
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins SpeedSensor_IP_3/clk_IP]
connect_bd_net [get_bd_pins SpeedSensor_IP_0/clk_IP] [get_bd_pins SpeedSensor_IP_2/clk_IP]
connect_bd_net [get_bd_pins SpeedSensor_IP_1/clk_IP] [get_bd_pins SpeedSensor_IP_0/clk_IP]
connect_bd_net [get_bd_pins SpeedSensor_IP_1/clk_IP] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins SpeedSensor_IP_0/speed_sensor_reset_IP] [get_bd_pins SpeedSensor_IP_2/speed_sensor_reset_IP]
connect_bd_net [get_bd_pins SpeedSensor_IP_1/speed_sensor_reset_IP] [get_bd_pins SpeedSensor_IP_0/speed_sensor_reset_IP]
connect_bd_net [get_bd_pins SpeedSensor_IP_3/speed_sensor_reset_IP] [get_bd_pins SpeedSensor_IP_0/speed_sensor_reset_IP]
connect_bd_net [get_bd_ports speed_sensor_reset] [get_bd_pins SpeedSensor_IP_3/speed_sensor_reset_IP]
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/PWM_Car_XSA.xsa
regenerate_bd_layout
write_bd_layout -format pdf -orientation portrait C:/DevWorks/Robot_Car_Pwm/Vivado/PWM_Car/Block_Design_PWM_Speed.pdf
