INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malwi/Dropbox/studia-semestry/VI SEMESTR/FPGA/STATE MACHINE/_state_machine/state_machine_local_project.sim/sim_1/impl/timing/xsim/FSM_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-311] analyzing module glbl
