Partition Merge report for C5TB_top
Wed Mar 22 21:20:39 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Warnings
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Wed Mar 22 21:20:39 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; C5TB_top                                        ;
; Top-level Entity Name           ; C5TB_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 32627                                           ;
; Total pins                      ; 134                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,440,763                                       ;
; Total DSP Blocks                ; 87                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Source File            ;                                                                                                           ;
; cnn_top:cnn_top_0                     ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|cnn_top:cnn_top_0                                                                           ;
; ddr3_vga_top:ddr3_vga_0               ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|ddr3_vga_top:ddr3_vga_0                                                                     ;
; dvp_ddr3_top:dvp_ddr3_0               ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0                                                                     ;
; receive_top:vhdmi_0                   ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|receive_top:vhdmi_0                                                                         ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; vcam_top:vcam_0                       ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|vcam_top:vcam_0                                                                             ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                            ;
+------------------------------------------------------------+-------------------------+------------------------+
; Port                                                       ; Partition               ; Info                   ;
+------------------------------------------------------------+-------------------------+------------------------+
; soc_system:u0|cnn_top:cnn_top_0|as_data_waitquest          ; cnn_top:cnn_top_0       ; Driven by constant GND ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[7]   ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[6]   ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[5]   ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[4]   ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[3]   ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[2]   ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[1]   ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_byteenable[0]   ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_byteenable[3]    ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_byteenable[2]    ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_byteenable[1]    ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_byteenable[0]    ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[7]     ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[6]     ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[5]     ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[4]     ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[3]     ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[2]     ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[1]     ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_byteenable[0]     ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_byteenable[3]    ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_byteenable[2]    ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_byteenable[1]    ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_byteenable[0]    ; cnn_top:cnn_top_0       ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_write_req        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[127]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[126]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[125]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[124]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[123]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[122]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[121]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[120]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[119]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[118]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[117]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[116]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[115]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[114]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[113]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[112]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[111]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[110]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[109]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[108]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[107]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[106]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[105]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[104]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[103]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[102]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[101]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[100]       ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[99]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[98]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[97]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[96]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[95]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[94]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[93]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[92]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[91]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[90]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[89]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[88]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[87]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[86]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[85]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[84]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[83]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[82]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[81]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[80]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[79]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[78]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[77]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[76]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[75]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[74]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[73]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[72]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[71]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[70]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[69]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[68]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[67]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[66]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[65]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[64]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[63]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[62]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[61]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[60]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[59]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[58]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[57]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[56]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[55]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[54]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[53]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[52]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[51]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[50]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[49]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[48]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[47]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[46]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[45]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[44]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[43]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[42]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[41]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[40]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[39]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[38]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[37]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[36]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[35]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[34]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[33]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[32]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[31]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[30]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[29]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[28]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[27]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[26]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[25]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[24]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[23]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[22]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[21]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[20]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[19]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[18]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[17]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[16]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[15]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[14]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[13]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[12]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[11]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[10]        ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[9]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[8]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[7]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[6]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[5]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[4]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[3]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[2]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[1]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_wdata[0]         ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant GND ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[15]           ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[14]           ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[13]           ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[12]           ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[11]           ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[10]           ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[9]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[8]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[7]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[6]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[5]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[4]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[3]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[2]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[1]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_be[0]            ; ddr3_vga_top:ddr3_vga_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_read_req         ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[31] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[30] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[29] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[28] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[27] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[26] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[25] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[24] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[23] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[22] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[21] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[20] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[19] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[18] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[17] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[16] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[15] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[14] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[13] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[12] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[11] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[10] ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[9]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[8]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[7]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[6]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[5]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[4]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[3]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[2]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avalon_read_data[1]  ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant GND ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[15]           ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[14]           ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[13]           ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[12]           ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[11]           ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[10]           ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[9]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[8]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[7]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[6]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[5]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[4]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[3]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[2]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[1]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_be[0]            ; dvp_ddr3_top:dvp_ddr3_0 ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[0]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[1]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[2]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[3]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[4]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[5]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[6]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[7]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[8]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[9]              ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[10]             ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[11]             ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[12]             ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[13]             ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[14]             ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_be[15]             ; receive_top:vhdmi_0     ; Driven by constant VCC ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[2]            ; receive_top:vhdmi_0     ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[3]            ; receive_top:vhdmi_0     ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[4]            ; receive_top:vhdmi_0     ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[5]            ; receive_top:vhdmi_0     ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[6]            ; receive_top:vhdmi_0     ; Driven by constant GND ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_size[7]            ; receive_top:vhdmi_0     ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[15]           ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[14]           ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[13]           ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[12]           ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[11]           ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[10]           ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[9]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[8]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[7]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[6]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[5]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[4]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[3]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[2]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[1]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_byteenable[0]            ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[127]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[126]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[125]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[124]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[123]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[122]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[121]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[120]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[119]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[118]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[117]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[116]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[115]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[114]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[113]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[112]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[111]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[110]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[109]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[108]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[107]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[106]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[105]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[104]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[103]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[102]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[101]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[100]               ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[99]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[98]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[97]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[96]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[95]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[94]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[93]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[92]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[91]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[90]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[89]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[88]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[87]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[86]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[85]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[84]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[83]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[82]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[81]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[80]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[79]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[78]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[77]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[76]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[75]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[74]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[73]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[72]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[71]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[70]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[69]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[68]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[67]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[66]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[65]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[64]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[63]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[62]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[61]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[60]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[59]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[58]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[57]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[56]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[55]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[54]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[53]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[52]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[51]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[50]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[49]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[48]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[47]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[46]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[45]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[44]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[43]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[42]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[41]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[40]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[39]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[38]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[37]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[36]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[35]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[34]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[33]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[32]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[31]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[30]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[29]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[28]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[27]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[26]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[25]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[24]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[23]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[22]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[21]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[20]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[19]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[18]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[17]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[16]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[15]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[14]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[13]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[12]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[11]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[10]                ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[9]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[8]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[7]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[6]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[5]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[4]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[3]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[2]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[1]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_wdata[0]                 ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|vcam_top:vcam_0|avm_write                    ; vcam_top:vcam_0         ; Driven by constant GND ;
; soc_system:u0|cnn_top:cnn_top_0|as_address[0]              ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|as_address[1]              ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_address[0]       ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|param_avm_address[1]       ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_address[0]        ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_address[1]        ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|load_avm_address[2]        ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_address[0]       ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|scale_avm_address[1]       ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_address[0]      ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_address[1]      ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|cnn_top:cnn_top_0|output_avm_address[2]      ; cnn_top:cnn_top_0       ; No fanout              ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_addr[0]          ; ddr3_vga_top:ddr3_vga_0 ; No fanout              ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_addr[1]          ; ddr3_vga_top:ddr3_vga_0 ; No fanout              ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_addr[2]          ; ddr3_vga_top:ddr3_vga_0 ; No fanout              ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|avl_addr[3]          ; ddr3_vga_top:ddr3_vga_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_addr[0]          ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_addr[1]          ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_addr[2]          ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_addr[3]          ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata_valid      ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[0]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[1]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[2]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[3]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[4]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[5]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[6]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[7]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[8]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[9]         ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[10]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[11]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[12]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[13]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[14]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[15]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[16]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[17]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[18]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[19]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[20]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[21]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[22]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[23]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[24]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[25]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[26]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[27]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[28]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[29]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[30]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[31]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[32]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[33]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[34]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[35]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[36]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[37]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[38]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[39]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[40]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[41]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[42]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[43]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[44]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[45]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[46]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[47]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[48]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[49]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[50]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[51]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[52]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[53]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[54]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[55]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[56]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[57]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[58]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[59]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[60]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[61]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[62]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[63]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[64]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[65]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[66]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[67]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[68]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[69]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[70]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[71]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[72]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[73]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[74]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[75]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[76]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[77]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[78]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[79]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[80]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[81]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[82]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[83]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[84]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[85]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[86]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[87]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[88]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[89]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[90]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[91]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[92]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[93]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[94]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[95]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[96]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[97]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[98]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[99]        ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[100]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[101]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[102]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[103]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[104]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[105]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[106]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[107]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[108]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[109]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[110]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[111]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[112]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[113]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[114]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[115]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[116]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[117]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[118]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[119]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[120]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[121]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[122]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[123]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[124]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[125]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[126]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[127]       ; dvp_ddr3_top:dvp_ddr3_0 ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_addr[0]            ; receive_top:vhdmi_0     ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_addr[1]            ; receive_top:vhdmi_0     ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_addr[2]            ; receive_top:vhdmi_0     ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|m_avl_addr[3]            ; receive_top:vhdmi_0     ; No fanout              ;
; soc_system:u0|receive_top:vhdmi_0|vga_hsync                ; receive_top:vhdmi_0     ; No fanout              ;
; soc_system:u0|vcam_top:vcam_0|avm_addr[0]                  ; vcam_top:vcam_0         ; No fanout              ;
; soc_system:u0|vcam_top:vcam_0|avm_addr[1]                  ; vcam_top:vcam_0         ; No fanout              ;
; soc_system:u0|vcam_top:vcam_0|avm_addr[2]                  ; vcam_top:vcam_0         ; No fanout              ;
; soc_system:u0|vcam_top:vcam_0|avm_addr[3]                  ; vcam_top:vcam_0         ; No fanout              ;
+------------------------------------------------------------+-------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                                             ;
+----------------------------------------------+-------+-------------------+-------------------------+-------------------------+---------------------+------------------+---------------------------------------+-----------------+--------------------------------+
; Statistic                                    ; Top   ; cnn_top:cnn_top_0 ; ddr3_vga_top:ddr3_vga_0 ; dvp_ddr3_top:dvp_ddr3_0 ; receive_top:vhdmi_0 ; sld_hub:auto_hub ; soc_system_hps_0_hps_io_border:border ; vcam_top:vcam_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+-------+-------------------+-------------------------+-------------------------+---------------------+------------------+---------------------------------------+-----------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 5637  ; 12989             ; 538                     ; 292                     ; 565                 ; 101              ; 15                                    ; 436             ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; Combinational ALUT usage for logic           ; 7838  ; 18027             ; 656                     ; 409                     ; 853                 ; 174              ; 1                                     ; 502             ; 0                              ;
;     -- 7 input functions                     ; 39    ; 121               ; 24                      ; 0                       ; 0                   ; 2                ; 0                                     ; 1               ; 0                              ;
;     -- 6 input functions                     ; 1115  ; 3320              ; 209                     ; 68                      ; 50                  ; 33               ; 0                                     ; 216             ; 0                              ;
;     -- 5 input functions                     ; 1382  ; 1997              ; 77                      ; 24                      ; 154                 ; 24               ; 0                                     ; 24              ; 0                              ;
;     -- 4 input functions                     ; 2515  ; 2302              ; 42                      ; 34                      ; 46                  ; 23               ; 0                                     ; 25              ; 0                              ;
;     -- <=3 input functions                   ; 2787  ; 8239              ; 304                     ; 283                     ; 603                 ; 92               ; 1                                     ; 236             ; 0                              ;
; Memory ALUT usage                            ; 0     ; 2048              ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 0                              ;
;     -- 64-address deep                       ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 0                              ;
;     -- 32-address deep                       ; 0     ; 2048              ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; Dedicated logic registers                    ; 8454  ; 21203             ; 805                     ; 446                     ; 637                 ; 141              ; 36                                    ; 719             ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; I/O pins                                     ; 64    ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 69                                    ; 0               ; 1                              ;
; I/O registers                                ; 50    ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 136                                   ; 0               ; 0                              ;
; Total block memory bits                      ; 44096 ; 1213371           ; 98304                   ; 32768                   ; 3072                ; 0                ; 0                                     ; 49152           ; 0                              ;
; Total block memory implementation bits       ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 0                              ;
; JTAG                                         ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; DSP block                                    ; 0     ; 87                ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 0                              ;
; DLL                                          ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; Impedance control block                      ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; MLAB cell                                    ; 0     ; 2048              ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 0                              ;
; Double data rate I/O input circuitry         ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 32                                    ; 0               ; 0                              ;
; Double data rate I/O output circuitry        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 252                                   ; 0               ; 0                              ;
; Double data rate I/O output enable circuitry ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 4                                     ; 0               ; 0                              ;
; Impedance logic block                        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; DQS pin delay chain                          ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 4                                     ; 0               ; 0                              ;
; DQS pin enable control                       ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 4                                     ; 0               ; 0                              ;
; Delay chain                                  ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 124                                   ; 0               ; 0                              ;
; Pin configuration                            ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 40                                    ; 0               ; 0                              ;
; DQS pin configuration                        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 4                                     ; 0               ; 0                              ;
; Signal Splitter                              ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 5                                     ; 0               ; 0                              ;
; Leveling delay chain                         ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 40                                    ; 0               ; 0                              ;
; Clock Phase Select                           ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 46                                    ; 0               ; 0                              ;
; Read FIFO Read Clock Select Block            ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 32                                    ; 0               ; 0                              ;
; LFIFO                                        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 4                                     ; 0               ; 0                              ;
; HPS SDRAM PLL                                ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; HPS EMAC peripheral                          ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; HPS GPIO peripheral                          ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; HPS SDMMC peripheral                         ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; HPS UART peripheral                          ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; HPS USB peripheral                           ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; HPS DBG APB interface                        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; Hard Memory Controller                       ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; HPS boot from FPGA interface                 ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; HPS clock resets interface                   ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; FPGA-to-HPS interface                        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; HPS FPGA-to-SDRAM interface                  ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; HPS-to-FPGA interface                        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; HPS-to-FPGA lightweight interface            ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; HPS interrupts interface                     ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; HPS loan I/O interface                       ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; HPS STM event interface                      ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; HPS TPIU trace interface                     ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 1                              ;
; IR FIFO USERDES Block                        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 32                                    ; 0               ; 0                              ;
; Hard Memory PHY                              ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 1                                     ; 0               ; 0                              ;
; VFIFO                                        ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 4                                     ; 0               ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; Connections                                  ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
;     -- Input Connections                     ; 12546 ; 39208             ; 1773                    ; 1001                    ; 2076                ; 228              ; 208                                   ; 2090            ; 538                            ;
;     -- Registered Input Connections          ; 8988  ; 36731             ; 1347                    ; 706                     ; 1262                ; 152              ; 0                                     ; 1258            ; 0                              ;
;     -- Output Connections                    ; 16009 ; 756               ; 1171                    ; 339                     ; 317                 ; 685              ; 165                                   ; 817             ; 39409                          ;
;     -- Registered Output Connections         ; 14904 ; 453               ; 98                      ; 65                      ; 32                  ; 653              ; 0                                     ; 189             ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; Internal Connections                         ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
;     -- Total Connections                     ; 89702 ; 187427            ; 15974                   ; 6367                    ; 9584                ; 1833             ; 5745                                  ; 13088           ; 39972                          ;
;     -- Registered Connections                ; 57255 ; 136305            ; 9336                    ; 3880                    ; 3775                ; 1425             ; 100                                   ; 6084            ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; External Connections                         ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
;     -- Top                                   ; 38    ; 14113             ; 992                     ; 504                     ; 961                 ; 771              ; 46                                    ; 946             ; 10184                          ;
;     -- cnn_top:cnn_top_0                     ; 14113 ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 25851                          ;
;     -- ddr3_vga_top:ddr3_vga_0               ; 992   ; 0                 ; 0                       ; 0                       ; 832                 ; 0                ; 0                                     ; 0               ; 1120                           ;
;     -- dvp_ddr3_top:dvp_ddr3_0               ; 504   ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 474             ; 362                            ;
;     -- receive_top:vhdmi_0                   ; 961   ; 0                 ; 832                     ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 600                            ;
;     -- sld_hub:auto_hub                      ; 771   ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 142                            ;
;     -- soc_system_hps_0_hps_io_border:border ; 46    ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 126                                   ; 0               ; 201                            ;
;     -- vcam_top:vcam_0                       ; 946   ; 0                 ; 0                       ; 474                     ; 0                   ; 0                ; 0                                     ; 0               ; 1487                           ;
;     -- hard_block:auto_generated_inst        ; 10184 ; 25851             ; 1120                    ; 362                     ; 600                 ; 142              ; 201                                   ; 1487            ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; Partition Interface                          ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
;     -- Input Ports                           ; 123   ; 179               ; 170                     ; 181                     ; 74                  ; 172              ; 145                                   ; 170             ; 542                            ;
;     -- Output Ports                          ; 81    ; 273               ; 248                     ; 220                     ; 217                 ; 189              ; 108                                   ; 231             ; 524                            ;
;     -- Bidir Ports                           ; 63    ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 63                                    ; 0               ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; Registered Ports                             ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
;     -- Registered Input Ports                ; 0     ; 162               ; 163                     ; 44                      ; 29                  ; 3                ; 0                                     ; 163             ; 0                              ;
;     -- Registered Output Ports               ; 0     ; 165               ; 45                      ; 12                      ; 32                  ; 64               ; 0                                     ; 77              ; 0                              ;
;                                              ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
; Port Connectivity                            ;       ;                   ;                         ;                         ;                     ;                  ;                                       ;                 ;                                ;
;     -- Input Ports driven by GND             ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 12               ; 0                                     ; 0               ; 0                              ;
;     -- Output Ports driven by GND            ; 0     ; 1                 ; 129                     ; 32                      ; 6                   ; 82               ; 0                                     ; 145             ; 0                              ;
;     -- Input Ports driven by VCC             ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 0                              ;
;     -- Output Ports driven by VCC            ; 0     ; 24                ; 16                      ; 16                      ; 16                  ; 0                ; 0                                     ; 0               ; 0                              ;
;     -- Input Ports with no Source            ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 140              ; 0                                     ; 0               ; 0                              ;
;     -- Output Ports with no Source           ; 0     ; 0                 ; 0                       ; 0                       ; 0                   ; 0                ; 0                                     ; 0               ; 0                              ;
;     -- Input Ports with no Fanout            ; 0     ; 2                 ; 0                       ; 129                     ; 1                   ; 148              ; 0                                     ; 0               ; 14                             ;
;     -- Output Ports with no Fanout           ; 0     ; 10                ; 4                       ; 4                       ; 4                   ; 125              ; 0                                     ; 4               ; 0                              ;
+----------------------------------------------+-------+-------------------+-------------------------+-------------------------+---------------------+------------------+---------------------------------------+-----------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_n                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_n~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE[0]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE[0]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_n                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_p                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_p                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_n[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_n[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_n[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT[0]                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT[0]~output                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_n                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_n~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_n                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_n                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_n~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_n                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_n                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_n~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_n                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_n                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SDMMC_CLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SDMMC_CLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_CMD                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_CMD                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SDMMC_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SDMMC_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[8]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[8]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LED[9]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LED[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[9]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LOANIO_LED[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_LOANIO00[0]                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- LOANIO_LED[0]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_LOANIO00[0]~output                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LOANIO_LED[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_LOANIO09[0]                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- LOANIO_LED[1]                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_LOANIO09[0]~output                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SEG[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- SEG[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SEG[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO34[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[0]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO34[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[1]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO51[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[2]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO51[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO52[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[3]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO52[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[4]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW6[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- SW6[5]                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_f2sdram_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_fpga_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_hps_only_master_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_receive_0_                                                                                                                                                                                                                                                                            ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_0_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_1_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_hub_controller_core_the_node_jtag_access_ep_fabric_send_2_                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_0_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_10_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_11_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_12_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_13_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_14_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_15_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_16_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_17_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_18_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_19_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_1_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_20_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_21_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_22_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_23_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_24_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_25_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_26_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_27_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_28_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_29_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_2_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_30_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_31_                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_3_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_4_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_5_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_6_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_7_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_8_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_receive_9_                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_0_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_1_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_2_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_3_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_4_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; jtag.bp.u0_sld_hub_controller_system_0_link_connection_id_rom_the_rom_ep_fabric_send_5_                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 20555                                                                                 ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 26412                                                                                 ;
;     -- 7 input functions                    ; 187                                                                                   ;
;     -- 6 input functions                    ; 5011                                                                                  ;
;     -- 5 input functions                    ; 3682                                                                                  ;
;     -- 4 input functions                    ; 4987                                                                                  ;
;     -- <=3 input functions                  ; 12545                                                                                 ;
; Memory ALUT usage                           ; 2048                                                                                  ;
;     -- 64-address deep                      ; 0                                                                                     ;
;     -- 32-address deep                      ; 2048                                                                                  ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 32441                                                                                 ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 134                                                                                   ;
; I/O registers                               ; 186                                                                                   ;
; Total MLAB memory bits                      ; 18432                                                                                 ;
; Total block memory bits                     ; 1440763                                                                               ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 87                                                                                    ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 2                                                                                     ;
;     -- PLLs                                 ; 2                                                                                     ;
;                                             ;                                                                                       ;
; Total DLLs                                  ; 1                                                                                     ;
; Maximum fan-out node                        ; pll_inst:pll_inst0|pll_inst_0002:pll_inst_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 28233                                                                                 ;
; Total fan-out                               ; 302733                                                                                ;
; Average fan-out                             ; 4.62                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|altshift_taps:avs_weight_rd_rtl_0|shift_taps_0dv:auto_generated|altsyncram_jfc1:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 4            ; 70           ; 4            ; 70           ; 280    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|altshift_taps:output_addr_rtl_0|shift_taps_tcv:auto_generated|altsyncram_hfc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 5            ; 22           ; 5            ; 22           ; 110    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|conv_output_ram:conv_output_ram_inst|altsyncram:altsyncram_component_0|altsyncram_oel2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 750          ; 256          ; 750          ; 256          ; 192000 ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|conv_output_ram:conv_output_ram_inst|altsyncram:altsyncram_component_1|altsyncram_oel2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 750          ; 256          ; 750          ; 256          ; 192000 ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|conv_output_ram:conv_output_ram_inst|altsyncram:altsyncram_component_2|altsyncram_oel2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 750          ; 256          ; 750          ; 256          ; 192000 ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|conv:conv_inst|conv_output_ram:conv_output_ram_inst|altsyncram:altsyncram_component_3|altsyncram_oel2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 750          ; 256          ; 750          ; 256          ; 192000 ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_input_ram:load_input_ram_u0|altsyncram:INPUT_RAM0[0].altsyncram_component0|altsyncram_e3m2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; 3322         ; 64           ; 3322         ; 64           ; 212608 ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_input_ram:load_input_ram_u1|altsyncram:INPUT_RAM0[0].altsyncram_component0|altsyncram_e3m2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; 3322         ; 64           ; 3322         ; 64           ; 212608 ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[0].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[1].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[2].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[3].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[4].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[5].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[6].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u0|altsyncram:WEIGHT_RAM[7].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[0].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[1].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[2].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[3].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[4].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[5].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[6].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight1_ram_u1|altsyncram:WEIGHT_RAM[7].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[0].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[1].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[2].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[3].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[4].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[5].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[6].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u0|altsyncram:WEIGHT_RAM[7].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[0].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[1].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[2].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[3].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[4].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[5].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[6].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|load:load_inst|load_weight_ram:load_weight2_ram_u1|altsyncram:WEIGHT_RAM[7].altsyncram_component|altsyncram_1am1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                                                                    ; MLAB ; Simple Dual Port ; 9            ; 64           ; 9            ; 64           ; 576    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|avalon_mm_write_master:avalon_mm_write_master_u0|dcfifo_mixed_widths:inst_user_to_master_fifo|dcfifo_1302:auto_generated|altsyncram_1va1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192   ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_div:fp_div_u0|fp_div_altfp_div_s4h:fp_div_altfp_div_s4h_component|fp_div_altfp_div_pst_7fe:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_4801:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608   ; ip/cnn_top/fp_div.hex ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_div:fp_div_u1|fp_div_altfp_div_s4h:fp_div_altfp_div_s4h_component|fp_div_altfp_div_pst_7fe:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_4801:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608   ; ip/cnn_top/fp_div.hex ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_opt:fp_opt_inst|altshift_taps:relu_output_rtl_0|shift_taps_mev:auto_generated|altsyncram_1jc1:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 5            ; 264          ; 5            ; 264          ; 1320   ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_opt:fp_opt_inst|fp_add:FP_CPT[7].fp_add_inst|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component|altshift_taps:infinite_output_sign_dffe1_rtl_0|shift_taps_1vu:auto_generated|altsyncram_tr91:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 6            ; 26           ; 6            ; 26           ; 156    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|fp_opt:fp_opt_inst|fp_convert:FP_CPT[7].fp_convert_inst|fp_convert_altfp_convert_7qm:fp_convert_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_tuu:auto_generated|altsyncram_jr91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 4            ; 24           ; 4            ; 24           ; 96     ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|read_scales:read_scale_bias_inst|fp_mult:fp_mult_u0|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_a0v:auto_generated|altsyncram_du91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 3            ; 220          ; 3            ; 220          ; 660    ; None                  ;
; soc_system:u0|cnn_top:cnn_top_0|output_store:output_store_inst|read_scales:read_scale_bias_inst|fp_mult:fp_mult_u0|fp_mult_altfp_mult_fkn:fp_mult_altfp_mult_fkn_component|altshift_taps:sign_node_ff0_rtl_0|shift_taps_vuu:auto_generated|altsyncram_pr91:altsyncram5|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 5            ; 25           ; 5            ; 25           ; 125    ; None                  ;
; soc_system:u0|ddr3_vga_top:ddr3_vga_0|ddr3_read:u_ddr3_read|async_fifo_ahead:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_upr1:auto_generated|altsyncram_d2b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 384          ; 256          ; 384          ; 98304  ; None                  ;
; soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|ddr3_write:u_ddr3_write|async_fifo_ahead:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_8pr1:auto_generated|altsyncram_n1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 256          ; 130          ; 256          ; 130          ; 33280  ; None                  ;
; soc_system:u0|receive_top:vhdmi_0|wr_ddr3_ctrl:wr_ddr3_ctrl_inst|wrfifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_usq1:auto_generated|altsyncram_32b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 384          ; 8            ; 384          ; 3072   ; None                  ;
; soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                  ;
; soc_system:u0|soc_system_f2sdram_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                  ;
; soc_system:u0|soc_system_f2sdram_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mm_bridge_lw_axi_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                  ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:mm_bridge_sdram0_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 128          ; 64           ; 128          ; 8192   ; None                  ;
; soc_system:u0|soc_system_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0an1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 256          ; 128          ; 256          ; 128          ; 32768  ; None                  ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter:h2t_timing_adapter|soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo:soc_system_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo|altsyncram:mem_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                  ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave:sink_to_read_slave|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_sink_to_read_slave_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                  ;
; soc_system:u0|soc_system_sld_hub_controller_system_0:sld_hub_controller_system_0|soc_system_sld_hub_controller_system_0_link:link|soc_system_sld_hub_controller_system_0_link_write_slave_to_source:write_slave_to_source|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_scfifo_with_controls:the_scfifo_with_controls|soc_system_sld_hub_controller_system_0_link_write_slave_to_source_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_32a1:auto_generated|a_dpfifo_a8a1:dpfifo|altsyncram_gqs1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                  ;
; soc_system:u0|vcam_top:vcam_0|ddr3_ctrl:u_ddr3_ctrl|sync_fifo_ahead:u_fifo|scfifo:scfifo_component|scfifo_5ba1:auto_generated|a_dpfifo_cha1:dpfifo|altsyncram_b7i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 128          ; 384          ; 128          ; 384          ; 49152  ; None                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 5           ;
; Two Independent 18x18           ; 18          ;
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 3           ;
; Independent 27x27               ; 60          ;
; Total number of DSP blocks      ; 87          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 32          ;
; Fixed Point Unsigned Multiplier ; 58          ;
; Fixed Point Dedicated Pre-Adder ; 1           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Mar 22 21:20:29 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off C5TB_top -c C5TB_top --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "cnn_top:cnn_top_0" File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/soc_system.v Line: 469
Info (35007): Using synthesis netlist for partition "ddr3_vga_top:ddr3_vga_0" File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/soc_system.v Line: 495
Info (35007): Using synthesis netlist for partition "dvp_ddr3_top:dvp_ddr3_0" File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/soc_system.v Line: 531
Info (35007): Using synthesis netlist for partition "receive_top:vhdmi_0" File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/soc_system.v Line: 970
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 149
Info (35007): Using synthesis netlist for partition "vcam_top:vcam_0" File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/soc_system.v Line: 945
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35002): Resolved and merged 8 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 25 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 385 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 158 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[0]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[0]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[1]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[1]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[2]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[2]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[3]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[3]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[4]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[4]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[5]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[5]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[6]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[6]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[7]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[7]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[8]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[8]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[9]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[9]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[10]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[10]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[11]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[11]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[12]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[12]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[13]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[13]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[14]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[14]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[15]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[15]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[16]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[16]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[17]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[17]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[18]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[18]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35018): Partition port "soc_system:u0|dvp_ddr3_top:dvp_ddr3_0|avl_rdata[19]", driven by node "soc_system:u0|altera_avalon_mm_bridge:mm_bridge_axi|rsp_readdata[19]", does not drive logic File: /home/bananasuper/Data/C5TB_GHRD_CCIC7_C5TB/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 279
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Info (21057): Implemented 52872 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 63 bidirectional pins
    Info (21061): Implemented 46421 logic cells
    Info (21064): Implemented 5573 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 87 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1483 megabytes
    Info: Processing ended: Wed Mar 22 21:20:41 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


