

================================================================
== Vitis HLS Report for 'FIR_filter_Pipeline_VITIS_LOOP_65_1'
================================================================
* Date:           Sat Oct 18 15:37:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.777 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |        9|        9|         5|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:59]   --->   Operation 8 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:58]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 0, i3 %i" [FIR_HLS.cpp:58]   --->   Operation 10 'store' 'store_ln58' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln59 = store i31 0, i31 %FIR_accu32" [FIR_HLS.cpp:59]   --->   Operation 11 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [FIR_HLS.cpp:65]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln65 = icmp_eq  i3 %i_2, i3 6" [FIR_HLS.cpp:65]   --->   Operation 14 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%add_ln65 = add i3 %i_2, i3 1" [FIR_HLS.cpp:65]   --->   Operation 16 'add' 'add_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc.split, void %for.inc24.preheader.exitStub" [FIR_HLS.cpp:65]   --->   Operation 17 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %i_2" [FIR_HLS.cpp:65]   --->   Operation 18 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%sub_ln66 = sub i3 5, i3 %i_2" [FIR_HLS.cpp:66]   --->   Operation 19 'sub' 'sub_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %sub_ln66" [FIR_HLS.cpp:66]   --->   Operation 20 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%FIR_delays_addr = getelementptr i16 %FIR_delays, i64 0, i64 %zext_ln66" [FIR_HLS.cpp:66]   --->   Operation 21 'getelementptr' 'FIR_delays_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:66]   --->   Operation 22 'load' 'FIR_delays_load' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_FIR_dec_int_40_addr = getelementptr i14 %b_FIR_dec_int_40, i64 0, i64 %zext_ln65" [FIR_HLS.cpp:66]   --->   Operation 23 'getelementptr' 'b_FIR_dec_int_40_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%b_FIR_dec_int_40_load = load i3 %b_FIR_dec_int_40_addr" [FIR_HLS.cpp:66]   --->   Operation 24 'load' 'b_FIR_dec_int_40_load' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 6> <ROM>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 %add_ln65, i3 %i" [FIR_HLS.cpp:58]   --->   Operation 25 'store' 'store_ln58' <Predicate = (!icmp_ln65)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 26 [1/2] ( I:0.67ns O:0.67ns )   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:66]   --->   Operation 26 'load' 'FIR_delays_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %FIR_delays_load" [FIR_HLS.cpp:66]   --->   Operation 27 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:0.67ns O:0.67ns )   --->   "%b_FIR_dec_int_40_load = load i3 %b_FIR_dec_int_40_addr" [FIR_HLS.cpp:66]   --->   Operation 28 'load' 'b_FIR_dec_int_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 6> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i14 %b_FIR_dec_int_40_load" [FIR_HLS.cpp:66]   --->   Operation 29 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32_1)   --->   "%mul_ln66 = mul i30 %sext_ln66_1, i30 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 30 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 31 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32_1)   --->   "%mul_ln66 = mul i30 %sext_ln66_1, i30 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 31 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%FIR_accu32_load = load i31 %FIR_accu32" [FIR_HLS.cpp:66]   --->   Operation 32 'load' 'FIR_accu32_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32_1)   --->   "%mul_ln66 = mul i30 %sext_ln66_1, i30 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 33 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32_1)   --->   "%sext_ln66_2 = sext i30 %mul_ln66" [FIR_HLS.cpp:66]   --->   Operation 34 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_1 = add i31 %sext_ln66_2, i31 %FIR_accu32_load" [FIR_HLS.cpp:66]   --->   Operation 35 'add' 'FIR_accu32_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%FIR_accu32_load_1 = load i31 %FIR_accu32"   --->   Operation 41 'load' 'FIR_accu32_load_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %FIR_accu32_out, i31 %FIR_accu32_load_1"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.07>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:58]   --->   Operation 36 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:65]   --->   Operation 37 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_1 = add i31 %sext_ln66_2, i31 %FIR_accu32_load" [FIR_HLS.cpp:66]   --->   Operation 38 'add' 'FIR_accu32_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln59 = store i31 %FIR_accu32_1, i31 %FIR_accu32" [FIR_HLS.cpp:59]   --->   Operation 39 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc" [FIR_HLS.cpp:65]   --->   Operation 40 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.777ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln58', FIR_HLS.cpp:58) of constant 0 on local variable 'i', FIR_HLS.cpp:58 [6]  (0.427 ns)
	'load' operation 3 bit ('i', FIR_HLS.cpp:65) on local variable 'i', FIR_HLS.cpp:58 [10]  (0.000 ns)
	'sub' operation 3 bit ('sub_ln66', FIR_HLS.cpp:66) [20]  (0.673 ns)
	'getelementptr' operation 3 bit ('FIR_delays_addr', FIR_HLS.cpp:66) [22]  (0.000 ns)
	'load' operation 16 bit ('FIR_delays_load', FIR_HLS.cpp:66) on array 'FIR_delays' [23]  (0.677 ns)

 <State 2>: 1.673ns
The critical path consists of the following:
	'load' operation 16 bit ('FIR_delays_load', FIR_HLS.cpp:66) on array 'FIR_delays' [23]  (0.677 ns)
	'mul' operation 30 bit of DSP[30] ('mul_ln66', FIR_HLS.cpp:66) [28]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 30 bit of DSP[30] ('mul_ln66', FIR_HLS.cpp:66) [28]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'load' operation 31 bit ('FIR_accu32_load', FIR_HLS.cpp:66) on local variable 'FIR_accu32', FIR_HLS.cpp:59 [16]  (0.000 ns)
	'add' operation 31 bit of DSP[30] ('FIR_accu32', FIR_HLS.cpp:66) [30]  (0.645 ns)

 <State 5>: 1.072ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[30] ('FIR_accu32', FIR_HLS.cpp:66) [30]  (0.645 ns)
	'store' operation 0 bit ('store_ln59', FIR_HLS.cpp:59) of variable 'FIR_accu32', FIR_HLS.cpp:66 on local variable 'FIR_accu32', FIR_HLS.cpp:59 [32]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
