
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.046117                       # Number of seconds simulated
sim_ticks                                 46117283500                       # Number of ticks simulated
final_tick                                46117283500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175028                       # Simulator instruction rate (inst/s)
host_op_rate                                   175028                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              188467858                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185096                       # Number of bytes of host memory used
host_seconds                                   244.70                       # Real time elapsed on the host
sim_insts                                    42828676                       # Number of instructions simulated
sim_ops                                      42828676                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  46117283500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        8009856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         114624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8124480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      8009856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8009856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          125154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         173684471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2485489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             176169960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    173684471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        173684471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         235920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               235920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         235920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        173684471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2485489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176405880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     58964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     21707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015303908500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171503                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              56257                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      126945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124843                       # Number of write requests accepted
system.mem_ctrls.readBursts                    126945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1503680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6620800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3771968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8124480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7989952                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 103450                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65879                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               23                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   46117274000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                126945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124843                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.793443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   315.271409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.962268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1935     16.43%     16.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1933     16.42%     32.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1793     15.23%     48.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          670      5.69%     53.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1013      8.60%     62.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1798     15.27%     77.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1427     12.12%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          635      5.39%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          570      4.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11774                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       7.345637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.882790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3105     97.12%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            67      2.10%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            18      0.56%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             5      0.16%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.435095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.365529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.583885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              721     22.55%     22.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      1.03%     23.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              833     26.06%     49.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              465     14.54%     64.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1068     33.41%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               56      1.75%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.41%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3197                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst      1389248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       114432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3771968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 30124237.478124659508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2481325.683460952248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81790767.229383751750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       125154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       124843                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    891967500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    295204750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1177735796500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      7126.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    164826.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9433735.14                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    746641000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1187172250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  117475000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31778.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50528.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        32.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    176.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54407                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     183159.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 79668120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 42329430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               161378280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              306481860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2328256320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2011475280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             84190080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      8283759840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2612133600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4165968600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            20076284280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            435.331025                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          41485539500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    120678000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     984880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  16516894000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6802552000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3526151250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  18166128250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4476780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2352900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6376020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1169280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            273206700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             75293280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1184957040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2015332800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9340306680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13572094800                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            294.295192                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          45320687750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    175907000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     282620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  37474099750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5248271000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     337805000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2598580750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  46117283500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5722609                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4386073                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            844614                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4906938                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3320890                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.677440                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  345637                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           56318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              51165                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5153                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           59                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1157818                       # DTB read hits
system.cpu.dtb.read_misses                         32                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  1157850                       # DTB read accesses
system.cpu.dtb.write_hits                     1036855                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1036861                       # DTB write accesses
system.cpu.dtb.data_hits                      2194673                       # DTB hits
system.cpu.dtb.data_misses                         38                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2194711                       # DTB accesses
system.cpu.itb.fetch_hits                    29092106                       # ITB hits
system.cpu.itb.fetch_misses                        51                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                29092157                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99121                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     46117283500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         92234575                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           33508648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       52101660                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5722609                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3717692                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      54721808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1689422                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           781                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  29092106                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                292650                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           89075996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.584912                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.850755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 58396872     65.56%     65.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9256588     10.39%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21422536     24.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             89075996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062044                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.564882                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7918192                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              56814879                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2719045                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              20962815                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 661065                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              3211847                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                186743                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               46164234                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21471                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 661065                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8271950                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                48134644                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         833253                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2563672                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              28611412                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               45386931                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               7922218                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4441                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            38735267                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              71393170                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         69676045                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1717111                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              37479546                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1255721                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             119553                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          99136                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  42121086                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1161541                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1036875                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                10                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   43432440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               99158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  43436491                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             38848                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          702921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       151166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      89075996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.487634                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.517631                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            46445420     52.14%     52.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            41824661     46.95%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              805915      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        89075996                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6790834     99.54%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 18187      0.27%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    32      0.00%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 12911      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  266      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                52      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              39941304     91.95%     91.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384355      0.88%     92.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     92.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              563394      1.30%     94.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               91611      0.21%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               81776      0.19%     94.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158118      0.36%     94.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.03%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4362      0.01%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               887072      2.04%     96.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              938605      2.16%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          274483      0.63%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          98266      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               43436491                       # Type of FU issued
system.cpu.iq.rate                           0.470935                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6822230                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.157062                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          180208454                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          42929395                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     41957767                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2601602                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1305125                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1276344                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               48942170                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1316499                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        18852                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          119                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 661065                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  294643                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    33                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            44464044                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            361994                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1161541                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1036875                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              99139                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    28                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         320074                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       346165                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               666239                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              43236763                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1157850                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            199728                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        932446                       # number of nop insts executed
system.cpu.iew.exec_refs                      2194711                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4613631                       # Number of branches executed
system.cpu.iew.exec_stores                    1036861                       # Number of stores executed
system.cpu.iew.exec_rate                     0.468770                       # Inst execution rate
system.cpu.iew.wb_sent                       43234194                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      43234111                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   9482088                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9592543                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.468741                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.988485                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          715396                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           99158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            661008                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     88400530                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.494891                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.537634                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     46379128     52.46%     52.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40294204     45.58%     98.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1727198      1.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     88400530                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43748600                       # Number of instructions committed
system.cpu.commit.committedOps               43748600                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2179445                       # Number of memory references committed
system.cpu.commit.loads                       1142689                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                    4512248                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1265609                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  41468307                       # Number of committed integer instructions.
system.cpu.commit.function_calls               299014                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       919931      2.10%      2.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         39366436     89.98%     92.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.88%     92.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     92.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550406      1.26%     94.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          91476      0.21%     94.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.19%     94.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.36%     94.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.03%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.01%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          873686      2.00%     97.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         938583      2.15%     99.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       269021      0.61%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        98174      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          43748600                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1727198                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    131136613                       # The number of ROB reads
system.cpu.rob.rob_writes                    89603458                       # The number of ROB writes
system.cpu.timesIdled                           87661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3158579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    42828676                       # Number of Instructions Simulated
system.cpu.committedOps                      42828676                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.153571                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.153571                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.464345                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.464345                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 68763241                       # number of integer regfile reads
system.cpu.int_regfile_writes                36949993                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1700736                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1036902                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  403145                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     40                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46117283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           895.316911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200695                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               790                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            254.044304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   895.316911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.874333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.874333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4390937                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4390937                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  46117283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1155513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1155513                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1036115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1036115                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      2191628                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2191628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2191628                       # number of overall hits
system.cpu.dcache.overall_hits::total         2191628                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2286                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2286                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2909                       # number of overall misses
system.cpu.dcache.overall_misses::total          2909                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    492255500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    492255500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35582500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35582500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       205000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       205000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    527838000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    527838000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    527838000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    527838000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1157799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1157799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1036738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1036738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2194537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2194537                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2194537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2194537                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001974                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001974                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001326                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001326                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001326                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001326                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 215334.864392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 215334.864392                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57114.767255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57114.767255                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 181449.982812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 181449.982812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 181449.982812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 181449.982812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          170                       # number of writebacks
system.cpu.dcache.writebacks::total               170                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          655                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          465                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1120                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1631                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1631                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          158                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1789                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    340722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    340722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10905500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10905500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    351628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    351628000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    351628000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    351628000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001409                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000815                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 208904.046597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 208904.046597                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69022.151899                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69022.151899                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 196550.027949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 196550.027949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 196550.027949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 196550.027949                       # average overall mshr miss latency
system.cpu.dcache.replacements                    790                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  46117283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           465.953275                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5100173                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            124673                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.908400                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   465.953275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.910065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.910065                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          58309366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         58309366                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  46117283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     28955410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28955410                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     28955410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28955410                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28955410                       # number of overall hits
system.cpu.icache.overall_hits::total        28955410                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       136696                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        136696                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       136696                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         136696                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       136696                       # number of overall misses
system.cpu.icache.overall_misses::total        136696                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4217165500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4217165500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   4217165500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4217165500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4217165500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4217165500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29092106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29092106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     29092106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29092106                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29092106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29092106                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004699                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004699                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004699                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004699                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004699                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30850.686926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30850.686926                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30850.686926                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30850.686926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30850.686926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30850.686926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       124673                       # number of writebacks
system.cpu.icache.writebacks::total            124673                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        11542                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11542                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst        11542                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11542                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        11542                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11542                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       125154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       125154                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       125154                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       125154                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       125154                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       125154                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3782943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3782943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3782943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3782943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3782943500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3782943500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004302                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004302                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004302                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004302                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30226.309187                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30226.309187                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30226.309187                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30226.309187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30226.309187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30226.309187                       # average overall mshr miss latency
system.cpu.icache.replacements                 124673                       # number of replacements
system.membus.snoop_filter.tot_requests        252408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       125464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  46117283500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          170                       # Transaction distribution
system.membus.trans_dist::WritebackClean       124673                       # Transaction distribution
system.membus.trans_dist::CleanEvict              620                       # Transaction distribution
system.membus.trans_dist::ReadExReq               158                       # Transaction distribution
system.membus.trans_dist::ReadExResp              158                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         125154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1633                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       374981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 379353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     15988928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       125504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16114432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            126945                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000008                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002807                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  126944    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              126945                       # Request fanout histogram
system.membus.reqLayer0.occupancy           772394500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          632549750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9613250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
