INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart2spi_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart2spi_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/tb_uart_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_loop
