
##############################################################################
# Makefile generated by bdw_makegen version 17.20-p100
#      Cadence Design Systems
#      Tue Nov 17 14:05:08 EST 2020
#          Project file was <project.tcl>
##############################################################################

######################################################################
## Exported variables.  
## Each of these variables will be accessible to all child processes.
######################################################################

export BDW_TECH_LIBS	=	/opt/cadence/STRATUS172/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
export BDW_WORKLIB
ifeq ($(BDW_WORKLIB),)
	BDW_WORKLIB = bdw_work
endif

ifeq ($(shell if `which bdw_shell >&/dev/null` ; then echo 1; fi),1)
export STRATUS_HOME := $(shell echo "puts [get_install_path]" | bdw_shell)
else
export STRATUS_HOME := /opt/cadence/STRATUS172
endif
export STRATUS_PLATFORM := lnx86

export BDW_TCL_DIR = $(STRATUS_HOME)/share/stratus/tcl


export BDW_SYSTEMC_VERSION = 2.3


# Use internal SystemC 2.3 for simulation
export SYSTEMC := $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/systemc/2.3


# Use builtin gcc 4.8 for simulations.
export BDW_CC := $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/gcc/4.8/bin/g++
export BDW_CCDEP := $(BDW_CC)
export BDW_LINK := $(BDW_CC)


export BDW_VERILOG_DIALECT = 1995
export BDW_OBJDIR		=	$(BDW_WORKLIB)/objs
export BDW_SIMDIR		=	$(BDW_WORKLIB)/sims
export BDW_MODULEDIR	=	$(BDW_WORKLIB)/modules
export BDW_LIBDIR		=	$(BDW_WORKLIB)/libs
export BDW_WRAPDIR		=	$(BDW_WORKLIB)/wrappers
export BDW_HLSLIB_DIRS
export BDW_HLSLIB_NAMES
export BDW_PROJECT_FILE =   project.tcl
export BDW_SIM_CONFIG
export BDW_SIM_CONFIG_DIR
export BDW_LS_CONFIG
export BDW_LS_CONFIG_DIR
export BDW_LS_CONFIG_LOGS
export BDW_VRTL_FILE
export BDW_MODULE
export BDW_HLS_CONFIG
export BDW_HLS_CONFIG_DIR
export BDW_CYNTH_CONFIG
export BDW_CYNTH_CONFIG_DIR
export BDW_LS_INFO

export BDW_COWARE = 0
export BDW_COWARE_LOAD_FLAGS
export BDW_COWARE_PREPROC_FLAGS
export BDW_VISTA = 0
export BDW_NCSC = 0
export BDW_VLOGSIM_ARGS
export BDW_VLOGCOMP_ARGS
export BDW_VLOG_LIBS
export BDW_VLOG_DEFINES
export BDW_VLOG_DUT_FILES
export BDW_EXTRA_LDFLAGS
export BDW_EXTRA_LIBS
export BDW_EXTRA_LIB_FLAGS
export BDW_EXTRA_CCFLAGS
export BDW_CCOPTIONS
export BDW_SCSIM_ARGS
export BDW_HUB_ARGV
export BDW_USE_SCV
export BDW_FSDBVCSPLATFORM
BDW_FSDBVCSPLATFORM = LINUX64
export BDW_USE_SCV = 0
ifeq ($(CM_USERLOGDIR),)
	export CM_USERLOGDIR = $(shell pwd)/$(BDW_WORKLIB)/tmp
endif
ifeq ($(CM_USERTMPDIR),)
	export CM_USERTMPDIR = $(shell pwd)/$(BDW_WORKLIB)/tmp
endif

# Provide backwards compatibility with CONF variable used in some applications
# to set the configuration on the command line.
ifneq ($(CONF),)
	BDW_SIM_CONFIG = $(CONF)
endif

######################################################################
## Definitions for remote execution
######################################################################
export BDW_EXEC_CMD
export BDW_PMAKE_FLG
ifeq ($(BDW_EXEC_CMD),)
    BDW_EXEC_CMD=
endif

######################################################################
## Definitions for compilation and synthesis
######################################################################

MAKE			   = make --no-print-directory -f $(firstword $(MAKEFILE_LIST))
PERL			   = perl
CYNTHHL			   = ${STRATUS_HOME}/bin/stratus_hls
CYNTHVLG		   = ${STRATUS_HOME}/bin/stratus_vlg --project project.tcl
ifneq ($(BDW_TMPLNK_DIR),)
BDW_TMPLNK_FILE    := $(shell $(STRATUS_HOME)/bin/bdw_tmpfile $(BDW_TMPLNK_DIR)/BDWLNK.$(USER).XXXXXX)
endif

######################################################################
## Set variables for and include BDW common Makefile bdw.mak
######################################################################

export BDW_USEHUB	   = 1
export BDW_USECYNTH	   = 1
export BDW_WRITEFSDB   = 0
ifeq ($(BDW_WRITEFSDB),1)
	export BDW_NOVAS_INST_DIR = $(shell $(STRATUS_HOME)/bin/bdw_find_novas_install)
	ifeq ($(wildcard $(BDW_NOVAS_INST_DIR)/share/PLI/VCS*),$(BDW_NOVAS_INST_DIR)/share/PLI/VCS)
		# The PLI/VCS dir is an indication that this is a 2010 or later Novas release, and we can use automatic VCS platform selection.
		BDW_FSDB_VCS_ARGS = -debug_pp -LDFLAGS -Wl,-rpath,$(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM) -P $(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM)/novas.tab $(BDW_NOVAS_INST_DIR)/share/PLI/VCS/$(BDW_FSDBVCSPLATFORM)/pli.a
	else
		# For older versions of Novas, use vcs_latest, which works with all supported VCS versions.
		BDW_FSDB_VCS_ARGS = -P $(BDW_NOVAS_INST_DIR)/share/PLI/vcs_latest/$(BDW_FSDBVCSPLATFORM)/novas.tab $(BDW_NOVAS_INST_DIR)/share/PLI/vcs_latest/$(BDW_FSDBVCSPLATFORM)/pli.a
	endif
else
	BDW_FSDB_VCS_ARGS =
endif
BDW_INCLUDE_DIRS = 
BDW_CCFLAGS        = -I./ -I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(addprefix -I,$(BDW_INCLUDE_DIRS))
ifneq ($(BDW_SIM_CONFIG),)
    BDW_SOURCES		   += main.cc system.cc tb.cc
endif
BDW_CCOPTIONS	   = -g -DCLOCK_PERIOD=5.0
BDW_DEP_FILTER	   = | bdw_depfilter project.tcl

VPATH += $(BDW_INCLUDE_DIRS)

vpath %.bdt $(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/lib

BDW_LOGOPTIONS_FILE = $(BDW_WRAPDIR)/.logOptions

# rule to create .logOptions if it gets accidentally removed
$(BDW_LOGOPTIONS_FILE): project.tcl
	@bdw_makegen project.tcl -q 

######################################################################
## Start of Configurations
######################################################################
BDW_SHAREDLIB		=	0
BDW_VLOG_DUT_FILES	=	
VLOG_COSIM_TOP	=
BDW_ALL_WRAPPERS    =


HL_FLAGS           = --logfile=stratus_hls.log -I. -I$(BDW_WRAPDIR) -I$(STRATUS_HOME)/share/stratus/include $(BDW_EXTRA_HLFLAGS) $(addprefix --tl=,$(BDW_TECH_LIBS)) --balance_expr=off --clock_period=5.000 --default_input_delay=0.100 --dpopt_auto=off --dpopt_with_enable=off --flatten_arrays=none --inline_partial_constants=off --lsb_trimming=off --message_detail=0 --method_processing=synthesize --path_delay_limit=140.000 --sched_asap=off --unroll_loops=off --wireload=none
VLG_FLAGS          = -DBDW_RTL=1 -I$(BDW_WRAPDIR) $(BDW_EXTRA_VLGFLAGS)

HL_FLAGS_dut_FLAT	= -DFLAT=1 -DBDW_RTL_dut_FLAT=1 --flatten_arrays=all $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_dut_FLAT)))
HL_FLAGS_dut_REG	= -DREG=1 -DBDW_RTL_dut_REG=1 $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_dut_REG)))
HL_FLAGS_dut_MEM	= -DMEM=1 -DBDW_RTL_dut_MEM=1 $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_dut_MEM)))
BDW_ALL_WRAPPERS += $(BDW_WORKLIB)/wrappers/dut_wrap.h
ifeq ($(BDW_SIM_CONFIG),B)



SIM_OBJS			=	$(BDW_WORKLIB)/objs/dut.o $(BDW_OBJS)
SIM_RTL_SRCS		=	dut.cc
VLOG_COSIM_TOP		=	
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	 
BDW_VLOG_LIBS		=	
BDW_VLOG_DEFINES	=	
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	$(memlib_C_PARTS_A)
BDW_LIBPREP			=	prep_c_memlib
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/dut_wrap.d $(BDW_WORKLIB)/modules/dut//dut.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/System//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/dut.d 
SIM_RTL_TARGETS		=

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	
	BDW_VLOG_SIM_PATH =	
endif


else
ifeq ($(BDW_SIM_CONFIG),FLAT_V)

BDW_SHAREDLIB		= 1

SIM_OBJS			=	$(BDW_WORKLIB)/modules/dut/FLAT/dut.o $(BDW_OBJS)
SIM_RTL_SRCS		=	
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_FLAT_V.v
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/dut_cosim.v $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.v 
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/dut/FLAT/v_rtl -y $(BDW_WORKLIB)/libs/memlib/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig +define+BDW_RTL_dut_FLAT
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	$(memlib_C_PARTS_A)
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_c_memlib prep_vlog_dut_FLAT
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/dut_wrap.d $(BDW_WORKLIB)/modules/dut/FLAT/dut.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/System//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/dut.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	incisive
	BDW_VLOG_SIM_PATH =	$(shell which ncsim)
endif


else
ifeq ($(BDW_SIM_CONFIG),REG_V)

BDW_SHAREDLIB		= 1

SIM_OBJS			=	$(BDW_WORKLIB)/modules/dut/REG/dut.o $(BDW_OBJS)
SIM_RTL_SRCS		=	
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_REG_V.v
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/dut_cosim.v $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.v 
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/dut/REG/v_rtl -y $(BDW_WORKLIB)/libs/memlib/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig +define+BDW_RTL_dut_REG
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	$(memlib_C_PARTS_A)
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_c_memlib prep_vlog_dut_REG
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/dut_wrap.d $(BDW_WORKLIB)/modules/dut/REG/dut.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/System//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/dut.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/dut/REG/dut_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	incisive
	BDW_VLOG_SIM_PATH =	$(shell which ncsim)
endif


else
ifeq ($(BDW_SIM_CONFIG),MEM_V)

BDW_SHAREDLIB		= 1

SIM_OBJS			=	$(BDW_WORKLIB)/modules/dut/MEM/dut.o $(BDW_OBJS)
SIM_RTL_SRCS		=	
VLOG_COSIM_TOP		=	$(BDW_WORKLIB)/sims/top_MEM_V.v
BDW_NCSC_COV_OPTS   =   
BDW_VLOG_DUT_FILES	+=	$(BDW_WORKLIB)/wrappers/dut_cosim.v $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.v 
BDW_VLOG_LIBS		=	-y $(BDW_WORKLIB)/modules/dut/MEM/v_rtl -y $(BDW_WORKLIB)/libs/memlib/v_rtl
BDW_VLOG_DEFINES	=	 +define+ioConfig +define+BDW_RTL_dut_MEM
BDW_VLOG_TOP_MODS   =   
BDW_CPARTS_A		=	$(memlib_C_PARTS_A)
BDW_LIBPREP			=	$(BDW_VLOG_LIBPREP) prep_c_memlib prep_vlog_dut_MEM
BDW_LIBREF          =   $(BDW_WORKLIB)/INCA_libs/bdw_worklib
BDW_LIBREF_ARGS     =   $(addprefix -reflib ,$(BDW_LIBREF))
DEP_FILES			+=	$(BDW_WORKLIB)/wrappers/dut_wrap.d $(BDW_WORKLIB)/modules/dut/MEM/dut.d $(BDW_WORKLIB)/modules/main//main.d $(BDW_WORKLIB)/modules/System//system.d $(BDW_WORKLIB)/modules/tb//tb.d $(BDW_OBJDIR)/dut.d 
SIM_RTL_TARGETS		=$(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.v

BDW_MISSING_WRAPPERS=	
ifeq ($(BDW_VLOG_SIM),)
	BDW_VLOG_SIM	=	incisive
	BDW_VLOG_SIM_PATH =	$(shell which ncsim)
endif


else

BDW_MISSING_WRAPPERS=	
ifneq ($(BDW_DEP_CYNTH_CONFIG),)
DEP_FILES           =   bdw_work/wrappers/dut_wrap.d
endif
endif
endif
endif
endif

################################################################
# start of logicSynth Configurations
################################################################

# global logicSynth definitions


        
# logicSynthConfig specific definitions

ifeq ($(BDW_LS_CONFIG),L_FLAT)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/L_FLAT
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/L_FLAT/dut.log} {$(BDW_WORKLIB)/logicsynth/L_FLAT/dut.bdr}
BDW_LS_CMD = bdw_runsgenus
ifeq ($(BDW_MODULE),dut)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/L_FLAT/dut.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.v
BDW_CYNTH_CONFIG = FLAT
BDW_HLS_CONFIG = FLAT
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/dut/FLAT
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/dut/FLAT
endif
else
ifeq ($(BDW_LS_CONFIG),L_REG)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/L_REG
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/L_REG/dut.log} {$(BDW_WORKLIB)/logicsynth/L_REG/dut.bdr}
BDW_LS_CMD = bdw_runsgenus
ifeq ($(BDW_MODULE),dut)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/L_REG/dut.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.v
BDW_CYNTH_CONFIG = REG
BDW_HLS_CONFIG = REG
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/dut/REG
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/dut/REG
endif
else
ifeq ($(BDW_LS_CONFIG),L_MEM)

BDW_LS_CONFIG_DIR = $(BDW_WORKLIB)/logicsynth/L_MEM
BDW_LS_CONFIG_LOGS = {$(BDW_WORKLIB)/logicsynth/L_MEM/dut.log} {$(BDW_WORKLIB)/logicsynth/L_MEM/dut.bdr}
BDW_LS_CMD = bdw_runsgenus
ifeq ($(BDW_MODULE),dut)
BDW_LS_INFO = $(BDW_WORKLIB)/logicsynth/L_MEM/dut.info
BDW_VRTL_FILE = $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.v
BDW_CYNTH_CONFIG = MEM
BDW_HLS_CONFIG = MEM
BDW_CYNTH_CONFIG_DIR = $(BDW_WORKLIB)/modules/dut/MEM
BDW_HLS_CONFIG_DIR = $(BDW_WORKLIB)/modules/dut/MEM
endif
endif
endif
endif

################################################################
# start of analysis Configurations
################################################################

# global analysis definitions


        
# analysisConfig specific definitions


ifeq ($(BDW_SHAREDLIB),0)
	EXECUTABLE			= scsim_$(BDW_SIM_CONFIG)
	SIM_BUILD			= $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG)
else
	EXECUTABLE			= $(BDW_VLOG_SIM)
	COSIM_FILES			= $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so $(BDW_VLOG_DUT_FILES) $(VLOG_COSIM_TOP)
	SIM_BUILD			= $(COSIM_FILES)
endif


################################################################
# start of place and route configurations
################################################################

# pnrConfig specific definitions 


######################################################################
# Include dependency files for this configuration.
# These will be automatically generted if they do not exist.
# Avoid including (and so generating) these files for 'clean' and
# 'help' commands.
######################################################################
ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
    ifeq ($(findstring clean,$(MAKECMDGOALS)),)
        ifeq ($(findstring help,$(MAKECMDGOALS)),)
            ifneq ($(DEP_FILES),)
                -include $(DEP_FILES)
            endif
        endif
    endif
endif

######################################################################
## Include pre-defined variables and rules provided with BDW
######################################################################
include ${STRATUS_HOME}/share/stratus/source/bdw.mak

######################################################################
## Error checking rules for variable and environment settings.
######################################################################
vista_needs_gcc3:
ifeq ($(BDW_GCC_VERSION),2.95.3)
	@echo "*** You must use GCC 3 to use Vista." ;  exit
endif

#########################################################
## Start of the "ALL" rule set
#########################################################

pnr_all:


kill_pnr_all:


clean_pnr_all:


power_all:


kill_power_all:


clean_power_all:


equiv_all:


kill_equiv_all:


clean_equiv_all:


ls_all: ls_L_FLAT ls_L_REG ls_L_MEM


kill_ls_all: kill_ls_L_FLAT kill_ls_L_REG kill_ls_L_MEM


clean_ls_all: clean_ls_L_FLAT clean_ls_L_REG clean_ls_L_MEM


analysis_all:


kill_analysis_all:


clean_analysis_all:


hls_all: hls_B hls_FLAT_V hls_REG_V hls_MEM_V


cynth_all: cynth_B cynth_FLAT_V cynth_REG_V cynth_MEM_V


kill_hls_all kill_cynth_all: kill_hls_dut_FLAT kill_hls_dut_REG kill_hls_dut_MEM


all_deps: clean_deps
	-@$(MAKE) gen_all_deps >& /dev/null



gen_all_deps: 
	-@$(MAKE) deps BDW_SIM_CONFIG=B >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=FLAT_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=REG_V >& /dev/null
	-@$(MAKE) deps BDW_SIM_CONFIG=MEM_V >& /dev/null


.PHONY: gen_all_deps
.PHONY: all_deps

all_wrappers: $(BDW_ALL_WRAPPERS)

clean_hls_all: clean_hls_B clean_hls_FLAT_V clean_hls_REG_V clean_hls_MEM_V

hls_clean_all: clean_hls_all
cynth_clean_all: clean_hls_all
clean_cynth_all: clean_hls_all
prebuild_all: prebuild_B prebuild_FLAT_V prebuild_REG_V prebuild_MEM_V

build_all: build_B build_FLAT_V build_REG_V build_MEM_V

sim_all: sim_B sim_FLAT_V sim_REG_V sim_MEM_V

kill_sim_all: kill_sim_B kill_sim_FLAT_V kill_sim_REG_V kill_sim_MEM_V

clean_wrap_all: clean_wrap_B clean_wrap_FLAT_V clean_wrap_REG_V clean_wrap_MEM_V

kill_all: 
	@bdw_kill -all


clean_cachelib:
	@rm -rf /work/shared/users/phd/jl3952/tutorials/systemc/stratus_examples/lab_array/cachelib

clean_all:
	@if [ -d $(BDW_WORKLIB) ] ; then \
		td=`mktemp -d $(BDW_WORKLIB).XXXXXXXX` ; \
		mv $(BDW_WORKLIB) $${td} ; \
		for f in *.vcd *.fsdb ; do \
			if [ -f $$f ] ; then \
				mv $$f $${td} ; \
			fi ; \
		done ; \
		rm -rf $${td} & \
	fi

clean_sim_all: clean_B clean_FLAT_V clean_REG_V clean_MEM_V clean_deps
	@rm -rf *.vcd *.fsdb $(BDW_OBJDIR) $(BDW_SIMDIR) $(BDW_MODULEDIR) $(BDW_WRAPDIR)

jobs:
	@bdw_ps

clean_libs:
	@rm -rf $(BDW_LIBDIR)

clean_deps:
	@if [ -d $(BDW_WORKLIB) ]; then find $(BDW_WORKLIB) -name '*.d' -exec rm {} \; ; fi

deps : $(DEP_FILES)

#########################################################
## End of the "ALL" rule set
#########################################################



help:
	@echo 
	@echo "Makefile generated by bdw_makegen version 17.20-p100 from project.tcl"
	@echo 
	@echo "PROJECT-WIDE RULES:"
	@echo "    workbench   - Stratus Workbench for the project."
	@echo 
	@echo "GROUP RULES:"
	@echo "    hls_all             - Run stratus_hls for all modules for all configurations."
	@echo "    clean_hls_all       - Clear all RTL files generated for all stratus_hls runs for each configuration."
	@echo "    ls_all      - Run logic synthesis for all logicSynthConfigs "
	@echo "    clean_ls_all- Removes logic synthesis results for all logicSynthConfigs "
	@echo "    build_all           - Build all simulation executables or shared libraries (but don't run them)."
	@echo "    sim_all             - Build AND run all simulation configurations."
	@echo "    power_all           - Run all Power configurations."
	@echo "    pnr_all             - Run all place and route configurations."
	@echo "    equiv_all           - Run all whole-design equivalence checking configurations."
	@echo "    clean_all           - Removes the $(BDW_WORKLIB) directory, thus cleaning up everything."
	@echo "    clean_sim_all       - Clean up all modules for all simulation configurations."
	@echo "    clean_power_all     - Clean all files generated for all power estimation configs."
	@echo "    clean_pnr_all       - Clean all files generated for all place and route configs."
	@echo "    clean_equiv_all     - Clean all files generated for all equivalence checking configs."
	@echo "    clean_libs          - Clean up all locally built items for cynthLibs."
	@echo "    clean_cachelib      - Clean up the local Cache Library."
	@echo "    clean_deps          - Clean up auto-generated dependencies so they will be re-generated."
	@echo "    clean_wrap_all      - Clean all generated wrapper files."
	@echo "    all_deps            - Re-creates all dependencies."
	@echo "    all_wrappers        - Generates all out of data cynthModule wrappers."
	@echo "    jobs                - List all current jobs for this project."
	@echo "    kill_all            - Kills alls current jobs for this project."
	@echo "    kill_hls_all        - Kills alls stratus_hls jobs for this project."
	@echo "    kill_ls_all         - Kill all logic synthesis jobs for this project."
	@echo "    kill_sim_all        - Kill all simulation jobs for this project."
	@echo "    kill_pnr_all        - Kill all place and route jobs for this project."
	@echo "    kill_power_all      - Kill all power estimation jobs for this project."
	@echo "    kill_equiv_all      - Kill all equivalence checking jobs for this project."
	@echo 
	@echo "PER-hls_config RULES:"
	@echo "    hls_<hls_config>   - Run stratus_hls on all modules that have a hls_config with the given name to Verilog"
	@echo "    clean_<hls_config> - Clean the given hls_config from all modules that have it"
	@echo "    view_<hls_config>  - View schematics all modules that have a hls_config with the given name"
	@echo 
	@echo "PER-module-and-hls_config RULES:"
	@echo "    hls_<module>_<hls_config>  - Run stratus_hls on the given module and hls_config to Verilog"
	@echo "    view_<module>_<hls_config> - View schematic for the given module and cynhtConfig"
	@echo "    kill_<module>_<hls_config> - Kill stratus_hls job for this module and hls_config"
	@echo 
	@echo "DEFINED module and hls_config NAMES:"
	@echo "	hls_config for module dut:"
	@echo "		FLAT	REG	MEM"
	@echo 
	@echo "PER-sim_config RULES:"
	@echo "    clean_hls_<sim_config> - Clean stratus_hls output files for all modules required by the named sim_config"
	@echo "    build_<sim_config>   - Build the simulation executable for the named sim_config"
	@echo "    sim_<sim_config>     - Builds and executes a simulation for the named sim_config"
	@echo "    kill_sim_<sim_config> - Kills the simulation for the  named sim_config"
	@echo "    debug_<sim_config>   - Builds a simulation for the named sim_config for use with the gdb debugger under stratus_ide"
	@echo "    view_<sim_config>    - View schematics for all modules required by the named sim_config"
	@echo "    clean_<sim_config>   - Clean up files built for the named sim_config"
	@echo 
	@echo "DEFINED sim_config NAMES:"

	@echo "	B	FLAT_V	REG_V	MEM_V"

	@echo
	@echo "PER-logicSynthConfig Rules:"
	@echo "    ls_<logicSynthConfig> - Run logic synthesis for the modules in this logicSynthConfig"
	@echo "    view_ls_<logicSynthConfig> - View schematics for the modules in this logicSynthConfig"
	@echo "    clean_ls_<logicSynthConfig> - Removes logic synthesis results for this logicSynthConfig"
	@echo "    kill_ls_<logicSynthConfig> - Kills the logic synthesis job for this logicSynthConfig"
	@echo
	@echo "DEFINED logicSynthConfig NAMES:"

	@echo "	L_FLAT	L_REG	L_MEM"

#########################################################
## Start of the rule set for sim_config B
#########################################################

hls_B: 

cynth_B: 

hls_clean_B: clean_hls_B

cynth_clean_B: hls_clean_B

clean_hls_B: $(addprefix clean_, ) 

clean_cynth_B: clean_hls_B

prebuild_B: 

ifeq ($(CWBExec),1)

dbg_build_B:
	@$(MAKE) siminfo BDW_SIM_CONFIG=B
	@$(MAKE) BDW_DEBUG=1 build_B


build_B: 
	@$(MAKE) siminfo BDW_SIM_CONFIG=B
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=B

else
.PHONY: build_B

dbg_build_B:
	@bdw_exec -jobproject project.tcl -job dbg_build.B $(MAKE) CWBExec=1 BDW_DEBUG=1 build_B

build_B:
	@bdw_exec -jobproject project.tcl -job build.B $(MAKE) CWBExec=1 build_B
endif


ifeq ($(CWBExec),1)
sim_B: build_B
	@$(MAKE) run_sim BDW_SIM_CONFIG=B

else
.PHONY: sim_B

sim_B:
	@bdw_exec -jobproject project.tcl -job sim.B $(MAKE) CWBExec=1 sim_B
endif


kill_sim_B:
	@bdw_kill -job sim.B
	@bdw_kill -job sim.B.s


catlog_B: 
debug_B: 
	@$(MAKE) BDW_DEBUG=1 build_B
	@$(MAKE) run_sim BDW_SIM_CONFIG=B RUN_DEBUGGER=1
    
view_B: build_B
	@bdw_view_verdi -project project.tcl -simconfig B

clean_wrap_B:
	@rm -f 
	@rm -rf $(BDW_WORKLIB)/sims/B $(BDW_WORKLIB)/sims/B/sim_B
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=B

clean_B: clean_hls_B clean_sim_B

clean_sim_B: clean_wrap_B
	@rm -rf $(BDW_WORKLIB)/jobs/sim.B.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.B
	@rm -rf $(BDW_WORKLIB)/jobs/build.B


#########################################################
## Start of the rule set for sim_config FLAT_V
#########################################################

hls_FLAT_V: hls_dut_FLAT

cynth_FLAT_V: hlsc_dut_FLAT

hls_clean_FLAT_V: clean_hls_FLAT_V

cynth_clean_FLAT_V: hls_clean_FLAT_V

clean_hls_FLAT_V: $(addprefix clean_, hls_dut_FLAT) 

clean_cynth_FLAT_V: clean_hls_FLAT_V

prebuild_FLAT_V: hls_dut_FLAT

ifeq ($(CWBExec),1)

dbg_build_FLAT_V:
	@$(MAKE) siminfo BDW_SIM_CONFIG=FLAT_V
	@$(MAKE) BDW_DEBUG=1 build_FLAT_V


build_FLAT_V: hls_dut_FLAT
	@$(MAKE) siminfo BDW_SIM_CONFIG=FLAT_V
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=FLAT_V

else
.PHONY: build_FLAT_V

dbg_build_FLAT_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.FLAT_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_FLAT_V

build_FLAT_V:
	@bdw_exec -jobproject project.tcl -job build.FLAT_V $(MAKE) CWBExec=1 build_FLAT_V
endif


ifeq ($(CWBExec),1)
sim_FLAT_V: build_FLAT_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=FLAT_V

else
.PHONY: sim_FLAT_V

sim_FLAT_V:
	@bdw_exec -jobproject project.tcl -job sim.FLAT_V $(MAKE) CWBExec=1 sim_FLAT_V
endif


kill_sim_FLAT_V:
	@bdw_kill -job sim.FLAT_V
	@bdw_kill -job sim.FLAT_V.s


catlog_FLAT_V: catVLGLog_dut_FLAT
debug_FLAT_V: 
	@$(MAKE) BDW_DEBUG=1 build_FLAT_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=FLAT_V RUN_DEBUGGER=1
    
view_FLAT_V: build_FLAT_V
	@bdw_view_verdi -project project.tcl -simconfig FLAT_V

clean_wrap_FLAT_V:
	@rm -f $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/FLAT_V $(BDW_WORKLIB)/sims/FLAT_V/sim_FLAT_V.so
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=FLAT_V

clean_FLAT_V: clean_hls_FLAT_V clean_sim_FLAT_V

clean_sim_FLAT_V: clean_wrap_FLAT_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.FLAT_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.FLAT_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.FLAT_V


$(BDW_WORKLIB)/sims/top_FLAT_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE)  $(BDW_VLOG_DUT_FILES)
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig FLAT_V -top top



#########################################################
## Start of the rule set for sim_config REG_V
#########################################################

hls_REG_V: hls_dut_REG

cynth_REG_V: hlsc_dut_REG

hls_clean_REG_V: clean_hls_REG_V

cynth_clean_REG_V: hls_clean_REG_V

clean_hls_REG_V: $(addprefix clean_, hls_dut_REG) 

clean_cynth_REG_V: clean_hls_REG_V

prebuild_REG_V: hls_dut_REG

ifeq ($(CWBExec),1)

dbg_build_REG_V:
	@$(MAKE) siminfo BDW_SIM_CONFIG=REG_V
	@$(MAKE) BDW_DEBUG=1 build_REG_V


build_REG_V: hls_dut_REG
	@$(MAKE) siminfo BDW_SIM_CONFIG=REG_V
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=REG_V

else
.PHONY: build_REG_V

dbg_build_REG_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.REG_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_REG_V

build_REG_V:
	@bdw_exec -jobproject project.tcl -job build.REG_V $(MAKE) CWBExec=1 build_REG_V
endif


ifeq ($(CWBExec),1)
sim_REG_V: build_REG_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=REG_V

else
.PHONY: sim_REG_V

sim_REG_V:
	@bdw_exec -jobproject project.tcl -job sim.REG_V $(MAKE) CWBExec=1 sim_REG_V
endif


kill_sim_REG_V:
	@bdw_kill -job sim.REG_V
	@bdw_kill -job sim.REG_V.s


catlog_REG_V: catVLGLog_dut_REG
debug_REG_V: 
	@$(MAKE) BDW_DEBUG=1 build_REG_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=REG_V RUN_DEBUGGER=1
    
view_REG_V: build_REG_V
	@bdw_view_verdi -project project.tcl -simconfig REG_V

clean_wrap_REG_V:
	@rm -f $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/REG_V $(BDW_WORKLIB)/sims/REG_V/sim_REG_V.so
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=REG_V

clean_REG_V: clean_hls_REG_V clean_sim_REG_V

clean_sim_REG_V: clean_wrap_REG_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.REG_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.REG_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.REG_V


$(BDW_WORKLIB)/sims/top_REG_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE)  $(BDW_VLOG_DUT_FILES)
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig REG_V -top top



#########################################################
## Start of the rule set for sim_config MEM_V
#########################################################

hls_MEM_V: hls_dut_MEM

cynth_MEM_V: hlsc_dut_MEM

hls_clean_MEM_V: clean_hls_MEM_V

cynth_clean_MEM_V: hls_clean_MEM_V

clean_hls_MEM_V: $(addprefix clean_, hls_dut_MEM) 

clean_cynth_MEM_V: clean_hls_MEM_V

prebuild_MEM_V: hls_dut_MEM

ifeq ($(CWBExec),1)

dbg_build_MEM_V:
	@$(MAKE) siminfo BDW_SIM_CONFIG=MEM_V
	@$(MAKE) BDW_DEBUG=1 build_MEM_V


build_MEM_V: hls_dut_MEM
	@$(MAKE) siminfo BDW_SIM_CONFIG=MEM_V
	@$(BDW_EXEC_CMD) $(MAKE) $(BDW_PMAKE_FLG) build_sim_image BDW_SIM_CONFIG=MEM_V

else
.PHONY: build_MEM_V

dbg_build_MEM_V:
	@bdw_exec -jobproject project.tcl -job dbg_build.MEM_V $(MAKE) CWBExec=1 BDW_DEBUG=1 build_MEM_V

build_MEM_V:
	@bdw_exec -jobproject project.tcl -job build.MEM_V $(MAKE) CWBExec=1 build_MEM_V
endif


ifeq ($(CWBExec),1)
sim_MEM_V: build_MEM_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=MEM_V

else
.PHONY: sim_MEM_V

sim_MEM_V:
	@bdw_exec -jobproject project.tcl -job sim.MEM_V $(MAKE) CWBExec=1 sim_MEM_V
endif


kill_sim_MEM_V:
	@bdw_kill -job sim.MEM_V
	@bdw_kill -job sim.MEM_V.s


catlog_MEM_V: catVLGLog_dut_MEM
debug_MEM_V: 
	@$(MAKE) BDW_DEBUG=1 build_MEM_V
	@$(MAKE) run_sim BDW_SIM_CONFIG=MEM_V RUN_DEBUGGER=1
    
view_MEM_V: build_MEM_V
	@bdw_view_verdi -project project.tcl -simconfig MEM_V

clean_wrap_MEM_V:
	@rm -f $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.o
	@rm -rf $(BDW_WORKLIB)/sims/MEM_V $(BDW_WORKLIB)/sims/MEM_V/sim_MEM_V.so
	@$(MAKE) clean_sim_objs BDW_SIM_CONFIG=MEM_V

clean_MEM_V: clean_hls_MEM_V clean_sim_MEM_V

clean_sim_MEM_V: clean_wrap_MEM_V
	@rm -rf $(BDW_WORKLIB)/jobs/sim.MEM_V.s
	@rm -rf $(BDW_WORKLIB)/jobs/sim.MEM_V
	@rm -rf $(BDW_WORKLIB)/jobs/build.MEM_V


$(BDW_WORKLIB)/sims/top_MEM_V.v: top_v.bdt $(BDW_LOGOPTIONS_FILE)  $(BDW_VLOG_DUT_FILES)
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -simconfig MEM_V -top top


#############################################################################
# libesc building rules
#############################################################################
libesc_WORKDIR = $(BDW_WORKLIB)/libesc

BDW_ESC_SOURCES = esc_utils.o esc_hub.o esc_cosim.o esc_type.o esc_elab.o esc_cleanup.o esc_watcher.o
BDW_ESC_OBJS = $(addprefix $(libesc_WORKDIR)/, $(BDW_ESC_SOURCES))
ifeq ($(BDW_PRECOMP_ESC),1)
export BDW_ESC_LIB = 
else
export BDW_ESC_LIB = $(libesc_WORKDIR)/libesc.a
endif


$(libesc_WORKDIR)/libesc.a : $(BDW_ESC_OBJS)
	$(BDW_AR) $(libesc_WORKDIR)/libesc.a $(BDW_ESC_OBJS)

${libesc_WORKDIR}/%.o   :   ${STRATUS_HOME}/share/stratus/source/%.cc 
	@if [ ! -d ${libesc_WORKDIR} ]; then mkdir -p ${libesc_WORKDIR}; fi
ifeq ($(BDW_NCSC),1)
	${BDW_CC} "-TP ${BDW_CCFLAGS} ${BDW_COUT}$@ " $<
else
	${BDW_CC} -TP ${BDW_CCFLAGS} ${BDW_COUT}$@ $<
endif




##############################################################
## Parts Library "memlib"
##############################################################

memlib_SRCDIR = memlib
memlib_BEH_SRCDIR = $(BDW_WORKLIB)/libs/memlib
memlib_LIBNAME = memlib
memlib_WORKLIB = $(BDW_WORKLIB)/libs/memlib
memlib_C_PARTS_A = $(memlib_WORKLIB)/objs/libmemlib.a

prep_c_memlib : $(memlib_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(memlib_WORKLIB) prep_c

prep_vlog_memlib : $(memlib_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(memlib_WORKLIB) prep_vlog

prep_memlib : $(memlib_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(memlib_WORKLIB) prep

$(memlib_WORKLIB)/Makefile : $(memlib_SRCDIR)/
	@if [ ! -d $(memlib_WORKLIB) ]; then mkdir -p $(memlib_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen  -scsim builtin -lib $(memlib_SRCDIR) -o $(memlib_WORKLIB)/Makefile -module  -cynthconfig   




BDW_LIBEXT_memlib=$(shell if test -f $(memlib_SRCDIR)/c_parts/memlib.cc ; then echo "cc"; else echo "cpp"; fi)

$(memlib_WORKLIB)/memlib.d : $(memlib_SRCDIR)/c_parts/memlib.$(BDW_LIBEXT_memlib)
	@if [ ! -d $(memlib_WORKLIB) ]; then mkdir -p $(memlib_WORKLIB); fi
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS) $< | sed 's|memlib\.o[ :]*|memlib_DEPS = |' $(BDW_DEP_FILTER) > $@



BDW_C_LIBPREP += prep_c_memlib
BDW_C_LIBREF += $(memlib_WORKLIB)/INCA_libs/memlib_worklib
BDW_VLOG_LIBPREP += prep_vlog_memlib
BDW_BOTH_LIBPREP += prep_memlib


BDW_HLSLIB_DIRS += $(BDW_WORKLIB)/libs/memlib
BDW_HLSLIB_NAMES += $(memlib_LIBNAME)


BDW_WHOLELIB_DIRS += $(memlib_SRCDIR)
BDW_WHOLELIB_NAMES += $(memlib_LIBNAME)


##############################################################
## Rule for building all Cynth libraries external to the project
##############################################################

build_all_cynthLibs: $(BDW_BOTH_LIBPREP_EXTERNAL)

list_cynthLibs:

	@echo /work/shared/users/phd/jl3952/tutorials/systemc/stratus_examples/lab_array memlib prep_memlib

##############################################################
## START OF HLS MODULE RULES
##############################################################



##############################################################
## HLS Module "dut"
##############################################################


#
# Dependency Generation rule for BEH module
#
$(BDW_OBJDIR)/dut.d :  dut.cc
	@if [ ! -d $(BDW_OBJDIR) ]; then mkdir -p $(BDW_OBJDIR); fi
	@echo "Generating dependencies for $< "
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)  dut.cc \
	| sed 's|dut\.o[ :]*|$(BDW_OBJDIR)/dut.o $(BDW_OBJDIR)/dut.d : |' $(BDW_DEP_FILTER)  > $@

$(BDW_WORKLIB)/wrappers/dut_trace.h : $(BDW_WORKLIB)/wrappers/dut_trace.h.updated

$(BDW_WORKLIB)/wrappers/dut_trace.h.updated :  dut.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module dut -vcd 
	@touch $(BDW_WORKLIB)/wrappers/dut_trace.h.updated



$(BDW_WORKLIB)/objs/dut.o:  dut.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_wrap.h $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/wrappers/dut_trace.h 
	@if [ ! -d $(BDW_OBJDIR) ]; then mkdir -p $(BDW_OBJDIR); fi
	$(BDW_CC)  $(BDW_CCFLAGS)   -o $(BDW_WORKLIB)/objs/dut.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

.INTERMEDIATE : dut_wrap.h

dut_wrap.h : $(BDW_WORKLIB)/wrappers/dut_wrap.h

$(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_wrap.h $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/wrappers/dut_cosim.v   : $(BDW_WRAPDIR)/dut.updated

$(BDW_WRAPDIR)/dut.updated :  dut.cc 
	@if [ ! -d $(BDW_WRAPDIR) ]; then mkdir -p $(BDW_WRAPDIR); fi
	$(STRATUS_HOME)/bin/bdw_wrapgen -project project.tcl -module dut "-I$(BDW_WRAPDIR) $(BDW_LIB_DASHI) $(BDW_CCOPTIONS) $(BDW_EXTRA_CCFLAGS)"
	@touch $(BDW_WRAPDIR)/dut.updated
	$(STRATUS_HOME)/bin/bdw_tracegen -module dut -vcd 
	@touch $(BDW_WORKLIB)/wrappers/dut_trace.h.updated

$(BDW_WORKLIB)/wrappers/dut_wrap.d :  dut.cc $(BDW_WORKLIB)/wrappers/dut_wrap.h
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@set -e; $(BDW_CCDEP) -MM -MG $(BDW_CCFLAGS)   dut.cc \
		| sed 's|dut\.o[ :]*|$(BDW_WRAPDIR)/dut.updated $(BDW_WORKLIB)/wrappers/dut_wrap.d :  |' $(BDW_DEP_FILTER) > $(BDW_WORKLIB)/wrappers/dut_wrap.d 

	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl dut | sed 's|^| $(BDW_WRAPDIR)/dut.updated : |' $(BDW_DEP_FILTER) >>  $(BDW_WORKLIB)/wrappers/dut_wrap.d



##############################################################
## HLS Module "dut" - cynthConfigs
##############################################################


#
# HLS config FLAT
#

#
#	stratus_hls rule
#
LIB_DIRS_dut_FLAT = $(memlib_SRCDIR) 
LIB_INCLUDES_dut_FLAT = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_dut_FLAT))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_dut_FLAT = $(memlib_LIBNAME) 
LIB_NAMES_FOR_VLOG_dut_FLAT = $(memlib_LIBNAME) 
PREFIXED_LIB_NAMES_dut_FLAT = 
CCFLAGS_dut_FLAT = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/dut/FLAT/c_parts -DFLAT=1 -DBDW_RTL_dut_FLAT=1  $(LIB_INCLUDES_dut_FLAT)
CCFLAGS_dut_FLAT += ${BDW_CCFLAGS_TAIL}

hls_dut_FLAT : hlsc_dut_FLAT

cynth_dut_FLAT : hlsc_dut_FLAT 

elab_dut_FLAT : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=elab" $(MAKE) $(BDW_WORKLIB)/modules/dut/FLAT/stratus_hls.bdr

optim_dut_FLAT : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=optim" $(MAKE) $(BDW_WORKLIB)/modules/dut/FLAT/stratus_hls.bdr

sched_dut_FLAT : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=sched" $(MAKE) $(BDW_WORKLIB)/modules/dut/FLAT/stratus_hls.bdr

hlsc_dut_FLAT :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.cc BDW_DEP_CYNTH_CONFIG=FLAT BDW_MODULE=dut BDW_HLS_CONFIG=FLAT
else
	@bdw_exec -jobproject project.tcl -job hls.dut.FLAT $(MAKE) $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.cc BDW_DEP_CYNTH_CONFIG=FLAT BDW_MODULE=dut BDW_HLS_CONFIG=FLAT
endif

clean_cynth_dut_FLAT: clean_hls_dut_FLAT

clean_hls_dut_FLAT:
	@rm -rf $(BDW_WORKLIB)/modules/dut/FLAT
	@rm -rf $(BDW_WORKLIB)/jobs/hls.dut.FLAT
	@rm -rf $(BDW_WORKLIB)/jobs/hls.dut.FLAT.s

kill_hls_dut_FLAT:
	@bdw_kill -job hls.dut.FLAT
	@bdw_kill -job hls.dut.FLAT.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),FLAT)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/dut/FLAT/dut.d
                -include $(memlib_WORKLIB)/memlib.d
                BDW_LIB_DEPS =  $(memlib_DEPS)
            endif
        endif
    endif
endif


html_dut_FLAT :
	bdw_htmlgen -project project.tcl -module dut -cynthconfig FLAT



$(BDW_WORKLIB)/modules/dut/FLAT/stratus_hls.bdl : $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.cc

$(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.v $(BDW_WORKLIB)/modules/dut/FLAT/stratus_hls.bdr :  dut.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/dut/FLAT ]; then mkdir -p $(BDW_WORKLIB)/modules/dut/FLAT; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=FLAT BDW_CYNTH_CONFIG=FLAT \
	bdw_exec -jobproject project.tcl -job hls.dut.FLAT.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_dut_FLAT) \
		-d $(BDW_WORKLIB)/modules/dut/FLAT -o dut_rtl.cc \
		--hls_module=dut --hls_config=FLAT --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_dut_FLAT))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_dut_FLAT))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_dut_FLAT))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 dut.cc
	
	
	
	
	
$(BDW_WORKLIB)/modules/dut/FLAT/dut_trace.h : $(BDW_WORKLIB)/modules/dut/FLAT/dut_trace.h.updated

$(BDW_WORKLIB)/modules/dut/FLAT/dut_trace.h.updated : $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module dut -cynthconfig FLAT -vcd 
	@touch $(BDW_WORKLIB)/modules/dut/FLAT/dut_trace.h.updated

catHLLog_dut_FLAT:
	cat $(BDW_WORKLIB)/modules/dut/FLAT/stratus_hls.log

#
#	stratus_vlg rule
#
cynthvlg_dut_FLAT : hls_dut_FLAT 


hls_dut_FLAT :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_dut_FLAT)) prep_vlog_dut_FLAT BDW_DEP_CYNTH_CONFIG=FLAT
else
	@bdw_exec -jobproject project.tcl -job hlsv.dut.FLAT $(MAKE) CWBExec=1 hls_dut_FLAT
endif

catVLGLog_dut_FLAT : catHLLog_dut_FLAT
	cat $(BDW_WORKLIB)/modules/dut/FLAT/stratus_vlg.log

#
#	view rule
#
view_dut_FLAT : hls_dut_FLAT
	@bdw_view_verdi -project project.tcl -modules dut -cynthconfig FLAT

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.o : $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/modules/dut/FLAT/dut_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/dut_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl dut`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/FLAT -I./ $(CCFLAGS_dut_FLAT) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/dut/FLAT/dut.o :  dut.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/wrappers/dut_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/FLAT -I./ $(CCFLAGS_dut_FLAT) -o $(BDW_WORKLIB)/modules/dut/FLAT/dut.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

$(BDW_WORKLIB)/modules/dut/FLAT/dut_hoist.o :  dut.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/wrappers/dut_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/FLAT -I./ $(CCFLAGS_dut_FLAT) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/dut/FLAT/dut_hoist.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/dut/FLAT/dut.d :  dut.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config FLAT of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_dut_FLAT)  dut.cc \
	| sed 's|dut\.o[ :]*|$(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/FLAT/dut.o $(BDW_WORKLIB)/modules/dut/FLAT/dut.d : $(memlib_WORKLIB)/memlib.d |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/dut/FLAT"
##############################################################

dut_FLAT_SRCDIR = $(BDW_WORKLIB)/modules/dut/FLAT
dut_FLAT_BEH_SRCDIR = $(BDW_WORKLIB)/libs/dut_FLAT
dut_FLAT_LIBNAME = dut_FLAT
dut_FLAT_WORKLIB = $(BDW_WORKLIB)/modules/dut/FLAT
dut_FLAT_C_PARTS_A = $(dut_FLAT_WORKLIB)/objs/libdut_FLAT.a

prep_c_dut_FLAT : $(dut_FLAT_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_FLAT_WORKLIB) prep_c

prep_vlog_dut_FLAT : $(dut_FLAT_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_FLAT_WORKLIB) prep_vlog

prep_dut_FLAT : $(dut_FLAT_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_FLAT_WORKLIB) prep

$(dut_FLAT_WORKLIB)/Makefile : $(dut_FLAT_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(dut_FLAT_WORKLIB) ]; then mkdir -p $(dut_FLAT_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(dut_FLAT_SRCDIR) -o $(dut_FLAT_WORKLIB)/Makefile -module dut -cynthconfig FLAT  




$(dut_FLAT_WORKLIB)/dut_FLAT.d :
	@if [ ! -d $(dut_FLAT_WORKLIB) ]; then mkdir -p $(dut_FLAT_WORKLIB); fi
	@touch $(dut_FLAT_WORKLIB)/dut_FLAT.d



#
# HLS config REG
#

#
#	stratus_hls rule
#
LIB_DIRS_dut_REG = $(memlib_SRCDIR) 
LIB_INCLUDES_dut_REG = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_dut_REG))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_dut_REG = $(memlib_LIBNAME) 
LIB_NAMES_FOR_VLOG_dut_REG = $(memlib_LIBNAME) 
PREFIXED_LIB_NAMES_dut_REG = 
CCFLAGS_dut_REG = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/dut/REG/c_parts -DREG=1 -DBDW_RTL_dut_REG=1  $(LIB_INCLUDES_dut_REG)
CCFLAGS_dut_REG += ${BDW_CCFLAGS_TAIL}

hls_dut_REG : hlsc_dut_REG

cynth_dut_REG : hlsc_dut_REG 

elab_dut_REG : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=elab" $(MAKE) $(BDW_WORKLIB)/modules/dut/REG/stratus_hls.bdr

optim_dut_REG : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=optim" $(MAKE) $(BDW_WORKLIB)/modules/dut/REG/stratus_hls.bdr

sched_dut_REG : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=sched" $(MAKE) $(BDW_WORKLIB)/modules/dut/REG/stratus_hls.bdr

hlsc_dut_REG :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.cc BDW_DEP_CYNTH_CONFIG=REG BDW_MODULE=dut BDW_HLS_CONFIG=REG
else
	@bdw_exec -jobproject project.tcl -job hls.dut.REG $(MAKE) $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.cc BDW_DEP_CYNTH_CONFIG=REG BDW_MODULE=dut BDW_HLS_CONFIG=REG
endif

clean_cynth_dut_REG: clean_hls_dut_REG

clean_hls_dut_REG:
	@rm -rf $(BDW_WORKLIB)/modules/dut/REG
	@rm -rf $(BDW_WORKLIB)/jobs/hls.dut.REG
	@rm -rf $(BDW_WORKLIB)/jobs/hls.dut.REG.s

kill_hls_dut_REG:
	@bdw_kill -job hls.dut.REG
	@bdw_kill -job hls.dut.REG.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),REG)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/dut/REG/dut.d
                -include $(memlib_WORKLIB)/memlib.d
                BDW_LIB_DEPS =  $(memlib_DEPS)
            endif
        endif
    endif
endif


html_dut_REG :
	bdw_htmlgen -project project.tcl -module dut -cynthconfig REG



$(BDW_WORKLIB)/modules/dut/REG/stratus_hls.bdl : $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.cc

$(BDW_WORKLIB)/modules/dut/REG/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.v $(BDW_WORKLIB)/modules/dut/REG/stratus_hls.bdr :  dut.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/dut/REG ]; then mkdir -p $(BDW_WORKLIB)/modules/dut/REG; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=REG BDW_CYNTH_CONFIG=REG \
	bdw_exec -jobproject project.tcl -job hls.dut.REG.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_dut_REG) \
		-d $(BDW_WORKLIB)/modules/dut/REG -o dut_rtl.cc \
		--hls_module=dut --hls_config=REG --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_dut_REG))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_dut_REG))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_dut_REG))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 dut.cc
	
	
	
	
	
$(BDW_WORKLIB)/modules/dut/REG/dut_trace.h : $(BDW_WORKLIB)/modules/dut/REG/dut_trace.h.updated

$(BDW_WORKLIB)/modules/dut/REG/dut_trace.h.updated : $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module dut -cynthconfig REG -vcd 
	@touch $(BDW_WORKLIB)/modules/dut/REG/dut_trace.h.updated

catHLLog_dut_REG:
	cat $(BDW_WORKLIB)/modules/dut/REG/stratus_hls.log

#
#	stratus_vlg rule
#
cynthvlg_dut_REG : hls_dut_REG 


hls_dut_REG :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_dut_REG)) prep_vlog_dut_REG BDW_DEP_CYNTH_CONFIG=REG
else
	@bdw_exec -jobproject project.tcl -job hlsv.dut.REG $(MAKE) CWBExec=1 hls_dut_REG
endif

catVLGLog_dut_REG : catHLLog_dut_REG
	cat $(BDW_WORKLIB)/modules/dut/REG/stratus_vlg.log

#
#	view rule
#
view_dut_REG : hls_dut_REG
	@bdw_view_verdi -project project.tcl -modules dut -cynthconfig REG

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/dut/REG/dut_rtl.o : $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/modules/dut/REG/dut_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/dut_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl dut`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/REG -I./ $(CCFLAGS_dut_REG) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/dut/REG/dut.o :  dut.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/wrappers/dut_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/REG -I./ $(CCFLAGS_dut_REG) -o $(BDW_WORKLIB)/modules/dut/REG/dut.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

$(BDW_WORKLIB)/modules/dut/REG/dut_hoist.o :  dut.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/wrappers/dut_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/REG -I./ $(CCFLAGS_dut_REG) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/dut/REG/dut_hoist.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/dut/REG/dut.d :  dut.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config REG of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_dut_REG)  dut.cc \
	| sed 's|dut\.o[ :]*|$(BDW_WORKLIB)/modules/dut/REG/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/REG/dut.o $(BDW_WORKLIB)/modules/dut/REG/dut.d : $(memlib_WORKLIB)/memlib.d |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/dut/REG"
##############################################################

dut_REG_SRCDIR = $(BDW_WORKLIB)/modules/dut/REG
dut_REG_BEH_SRCDIR = $(BDW_WORKLIB)/libs/dut_REG
dut_REG_LIBNAME = dut_REG
dut_REG_WORKLIB = $(BDW_WORKLIB)/modules/dut/REG
dut_REG_C_PARTS_A = $(dut_REG_WORKLIB)/objs/libdut_REG.a

prep_c_dut_REG : $(dut_REG_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_REG_WORKLIB) prep_c

prep_vlog_dut_REG : $(dut_REG_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_REG_WORKLIB) prep_vlog

prep_dut_REG : $(dut_REG_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_REG_WORKLIB) prep

$(dut_REG_WORKLIB)/Makefile : $(dut_REG_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(dut_REG_WORKLIB) ]; then mkdir -p $(dut_REG_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(dut_REG_SRCDIR) -o $(dut_REG_WORKLIB)/Makefile -module dut -cynthconfig REG  




$(dut_REG_WORKLIB)/dut_REG.d :
	@if [ ! -d $(dut_REG_WORKLIB) ]; then mkdir -p $(dut_REG_WORKLIB); fi
	@touch $(dut_REG_WORKLIB)/dut_REG.d



#
# HLS config MEM
#

#
#	stratus_hls rule
#
LIB_DIRS_dut_MEM = $(memlib_SRCDIR) 
LIB_INCLUDES_dut_MEM = $(addprefix -I,$(addsuffix /c_parts,$(LIB_DIRS_dut_MEM))) $(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS)))
LIB_NAMES_dut_MEM = $(memlib_LIBNAME) 
LIB_NAMES_FOR_VLOG_dut_MEM = $(memlib_LIBNAME) 
PREFIXED_LIB_NAMES_dut_MEM = 
CCFLAGS_dut_MEM = -I./ -I$(BDW_WRAPDIR)  -DBDW_CC_SPEC=1 -I$(BDW_WORKLIB)/modules/dut/MEM/c_parts -DMEM=1 -DBDW_RTL_dut_MEM=1  $(LIB_INCLUDES_dut_MEM)
CCFLAGS_dut_MEM += ${BDW_CCFLAGS_TAIL}

hls_dut_MEM : hlsc_dut_MEM

cynth_dut_MEM : hlsc_dut_MEM 

elab_dut_MEM : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=elab" $(MAKE) $(BDW_WORKLIB)/modules/dut/MEM/stratus_hls.bdr

optim_dut_MEM : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=optim" $(MAKE) $(BDW_WORKLIB)/modules/dut/MEM/stratus_hls.bdr

sched_dut_MEM : 
	@BDW_EXTRA_HLFLAGS="$(BDW_EXTRA_HLFLAGS) --run_through=sched" $(MAKE) $(BDW_WORKLIB)/modules/dut/MEM/stratus_hls.bdr

hlsc_dut_MEM :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.cc BDW_DEP_CYNTH_CONFIG=MEM BDW_MODULE=dut BDW_HLS_CONFIG=MEM
else
	@bdw_exec -jobproject project.tcl -job hls.dut.MEM $(MAKE) $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.cc BDW_DEP_CYNTH_CONFIG=MEM BDW_MODULE=dut BDW_HLS_CONFIG=MEM
endif

clean_cynth_dut_MEM: clean_hls_dut_MEM

clean_hls_dut_MEM:
	@rm -rf $(BDW_WORKLIB)/modules/dut/MEM
	@rm -rf $(BDW_WORKLIB)/jobs/hls.dut.MEM
	@rm -rf $(BDW_WORKLIB)/jobs/hls.dut.MEM.s

kill_hls_dut_MEM:
	@bdw_kill -job hls.dut.MEM
	@bdw_kill -job hls.dut.MEM.s


ifeq ($(BDW_DEP_CYNTH_CONFIG),MEM)
    ifeq ($(findstring CLEAN,$(MAKECMDGOALS)),)
        ifeq ($(findstring clean,$(MAKECMDGOALS)),)
            ifeq ($(findstring help,$(MAKECMDGOALS)),)
                -include $(BDW_WORKLIB)/modules/dut/MEM/dut.d
                -include $(memlib_WORKLIB)/memlib.d
                BDW_LIB_DEPS =  $(memlib_DEPS)
            endif
        endif
    endif
endif


html_dut_MEM :
	bdw_htmlgen -project project.tcl -module dut -cynthconfig MEM



$(BDW_WORKLIB)/modules/dut/MEM/stratus_hls.bdl : $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.cc

$(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.v $(BDW_WORKLIB)/modules/dut/MEM/stratus_hls.bdr :  dut.cc  $(BDW_LIB_DEPS)
	@if [ ! -d $(BDW_WORKLIB)/modules/dut/MEM ]; then mkdir -p $(BDW_WORKLIB)/modules/dut/MEM; fi
	
	$(BDW_EXEC_CMD) BDW_HLS_CONFIG=MEM BDW_CYNTH_CONFIG=MEM \
	bdw_exec -jobproject project.tcl -job hls.dut.MEM.s \
	$(CYNTHHL) $(HL_FLAGS) $(HL_FLAGS_dut_MEM) \
		-d $(BDW_WORKLIB)/modules/dut/MEM -o dut_rtl.cc \
		--hls_module=dut --hls_config=MEM --project=project.tcl \
		$(addprefix -P ,$(addsuffix /c_parts,$(LIB_DIRS_dut_MEM))) \
		$(addprefix -p , $(notdir $(LIB_NAMES_dut_MEM))) \
		$(addprefix -pu , $(notdir $(PREFIXED_LIB_NAMES_dut_MEM))) \
		$(addprefix -I ,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
		 dut.cc
	
	
	
	
	
$(BDW_WORKLIB)/modules/dut/MEM/dut_trace.h : $(BDW_WORKLIB)/modules/dut/MEM/dut_trace.h.updated

$(BDW_WORKLIB)/modules/dut/MEM/dut_trace.h.updated : $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.cc $(BDW_LOGOPTIONS_FILE)
	$(STRATUS_HOME)/bin/bdw_tracegen -module dut -cynthconfig MEM -vcd 
	@touch $(BDW_WORKLIB)/modules/dut/MEM/dut_trace.h.updated

catHLLog_dut_MEM:
	cat $(BDW_WORKLIB)/modules/dut/MEM/stratus_hls.log

#
#	stratus_vlg rule
#
cynthvlg_dut_MEM : hls_dut_MEM 


hls_dut_MEM :
ifeq ($(CWBExec),1)
	@$(MAKE) $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.v $(addprefix prep_vlog_,$(LIB_NAMES_FOR_VLOG_dut_MEM)) prep_vlog_dut_MEM BDW_DEP_CYNTH_CONFIG=MEM
else
	@bdw_exec -jobproject project.tcl -job hlsv.dut.MEM $(MAKE) CWBExec=1 hls_dut_MEM
endif

catVLGLog_dut_MEM : catHLLog_dut_MEM
	cat $(BDW_WORKLIB)/modules/dut/MEM/stratus_vlg.log

#
#	view rule
#
view_dut_MEM : hls_dut_MEM
	@bdw_view_verdi -project project.tcl -modules dut -cynthconfig MEM

#
#	RTL object file rule
#
$(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.o : $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/modules/dut/MEM/dut_trace.h 
	@if [ ! -d $(@D) ] ; then mkdir -p $(@D) ; fi
	@$(MAKE)  $(BDW_WORKLIB)/wrappers/dut_wrap.cc `$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_nestedwrap.tcl project.tcl dut`
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/MEM -I./ $(CCFLAGS_dut_MEM) -DBDW_RTL=1 -DBDW_HUB=1 -o $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

#
#	Behavioral object file rule.  Used only for BEH configs that are 
#	associated with HLS config names.
#

$(BDW_WORKLIB)/modules/dut/MEM/dut.o :  dut.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/wrappers/dut_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/MEM -I./ $(CCFLAGS_dut_MEM) -o $(BDW_WORKLIB)/modules/dut/MEM/dut.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

$(BDW_WORKLIB)/modules/dut/MEM/dut_hoist.o :  dut.cc $(BDW_WORKLIB)/wrappers/dut_wrap.cc $(BDW_WORKLIB)/wrappers/dut_cosim.h $(BDW_WORKLIB)/wrappers/dut_trace.h 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_CC)  -I$(BDW_WORKLIB)/modules/dut/MEM -I./ $(CCFLAGS_dut_MEM) -DBDW_HOIST -o $(BDW_WORKLIB)/modules/dut/MEM/dut_hoist.o  $(BDW_WORKLIB)/wrappers/dut_wrap.cc

#
#	Dependency generation rule
#
$(BDW_WORKLIB)/modules/dut/MEM/dut.d :  dut.cc
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	@echo "Generating dependencies for HLS config MEM of "$<
	@set -e; $(BDW_CCDEP) -MM -MG $(CCFLAGS_dut_MEM)  dut.cc \
	| sed 's|dut\.o[ :]*|$(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/MEM/dut.o $(BDW_WORKLIB)/modules/dut/MEM/dut.d : $(memlib_WORKLIB)/memlib.d |' $(BDW_DEP_FILTER)  > $@

#
#	Library post-proc rules
#



##############################################################
## Parts Library "$(BDW_WORKLIB)/modules/dut/MEM"
##############################################################

dut_MEM_SRCDIR = $(BDW_WORKLIB)/modules/dut/MEM
dut_MEM_BEH_SRCDIR = $(BDW_WORKLIB)/libs/dut_MEM
dut_MEM_LIBNAME = dut_MEM
dut_MEM_WORKLIB = $(BDW_WORKLIB)/modules/dut/MEM
dut_MEM_C_PARTS_A = $(dut_MEM_WORKLIB)/objs/libdut_MEM.a

prep_c_dut_MEM : $(dut_MEM_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_MEM_WORKLIB) prep_c

prep_vlog_dut_MEM : $(dut_MEM_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_MEM_WORKLIB) prep_vlog

prep_dut_MEM : $(dut_MEM_WORKLIB)/Makefile
	@make --no-print-directory $(BDW_PMAKE_FLG) -C $(dut_MEM_WORKLIB) prep

$(dut_MEM_WORKLIB)/Makefile : $(dut_MEM_SRCDIR)/stratus_hls.bdl
	@if [ ! -d $(dut_MEM_WORKLIB) ]; then mkdir -p $(dut_MEM_WORKLIB); fi
	$(STRATUS_HOME)/bin/bdw_makegen project.tcl -scsim builtin -lib $(dut_MEM_SRCDIR) -o $(dut_MEM_WORKLIB)/Makefile -module dut -cynthconfig MEM  




$(dut_MEM_WORKLIB)/dut_MEM.d :
	@if [ ! -d $(dut_MEM_WORKLIB) ]; then mkdir -p $(dut_MEM_WORKLIB); fi
	@touch $(dut_MEM_WORKLIB)/dut_MEM.d



#
# Rules for configured systemModules
#


#
# Per-hls_config rules
#

cynth_REG: hlsc_REG
cynth_REG: hlsc_REG
hlsc_REG: hlsc_dut_REG

cynthvlg_REG: hls_REG
hls_REG: hls_dut_REG

cynthvlg_REG: elab_REG
elab_REG: elab_dut_REG

cynthvlg_REG: optim_REG
optim_REG: optim_dut_REG

cynthvlg_REG: sched_REG
sched_REG: sched_dut_REG

view_REG: hls_REG
	@bdw_view_verdi -project project.tcl -modules dut -cynthconfig REG


clean_REG:
	@rm -f $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/REG/stratus_hls.bdr


cynth_MEM: hlsc_MEM
cynth_MEM: hlsc_MEM
hlsc_MEM: hlsc_dut_MEM

cynthvlg_MEM: hls_MEM
hls_MEM: hls_dut_MEM

cynthvlg_MEM: elab_MEM
elab_MEM: elab_dut_MEM

cynthvlg_MEM: optim_MEM
optim_MEM: optim_dut_MEM

cynthvlg_MEM: sched_MEM
sched_MEM: sched_dut_MEM

view_MEM: hls_MEM
	@bdw_view_verdi -project project.tcl -modules dut -cynthconfig MEM


clean_MEM:
	@rm -f $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/MEM/stratus_hls.bdr


cynth_FLAT: hlsc_FLAT
cynth_FLAT: hlsc_FLAT
hlsc_FLAT: hlsc_dut_FLAT

cynthvlg_FLAT: hls_FLAT
hls_FLAT: hls_dut_FLAT

cynthvlg_FLAT: elab_FLAT
elab_FLAT: elab_dut_FLAT

cynthvlg_FLAT: optim_FLAT
optim_FLAT: optim_dut_FLAT

cynthvlg_FLAT: sched_FLAT
sched_FLAT: sched_dut_FLAT

view_FLAT: hls_FLAT
	@bdw_view_verdi -project project.tcl -modules dut -cynthconfig FLAT


clean_FLAT:
	@rm -f $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.cc $(BDW_WORKLIB)/modules/dut/FLAT/stratus_hls.bdr



##############################################################################
#   start of rules for logic synthesis
##############################################################################

synth1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@if [ ! -d $(BDW_LS_CONFIG_DIR) ]; then mkdir -p $(BDW_LS_CONFIG_DIR); fi
	@rm -rf $(BDW_LS_CONFIG_LOGS)
	@$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_synthinfo.tcl
ifeq ($(BDW_USE_GRID_INT),1)
	@date +"INFO: %D %T ${@} in `pwd` BDW_LS_LIC='${BDW_LS_LIC}' BDW_LS_CMD='${BDW_LS_CMD}' STARTED"
ifeq ($(BDW_LS_LIC),)
	@echo "****** Error: synth1target FAILED because BDW_LS_LIC was not set"; exit 1
endif
endif
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job ls.$(BDW_LS_CONFIG).s $(BDW_LS_CMD)
ifeq ($(BDW_USE_GRID_INT),1)
	@date +"INFO: %D %T ${@} in `pwd` BDW_LS_LIC='${BDW_LS_LIC}' BDW_LS_CMD='${BDW_LS_CMD}' FINISHED"
endif


#
#   Rules for logicSynth config L_FLAT
#

ifeq ($(CWBExec),1)
ls_L_FLAT: $(BDW_WORKLIB)/logicsynth/L_FLAT/dut_gates.v
else
.PHONY: ls_L_FLAT

ls_L_FLAT:
	@bdw_exec -jobproject project.tcl -job ls.L_FLAT $(MAKE) CWBExec=1 ls_L_FLAT
endif

kill_ls_L_FLAT:
	@bdw_kill -job ls.L_FLAT
	@bdw_kill -job ls.L_FLAT.s

clean_ls_L_FLAT:
	@rm -rf $(BDW_WORKLIB)/logicsynth/L_FLAT

$(BDW_WORKLIB)/logicsynth/L_FLAT/dut_gates.v: $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_dut_FLAT 
	@$(MAKE) synth1target BDW_LS_CONFIG=L_FLAT BDW_MODULE=dut

view_ls_L_FLAT: $(BDW_WORKLIB)/modules/dut/FLAT/dut_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig L_FLAT

#
#   Rules for logicSynth config L_REG
#

ifeq ($(CWBExec),1)
ls_L_REG: $(BDW_WORKLIB)/logicsynth/L_REG/dut_gates.v
else
.PHONY: ls_L_REG

ls_L_REG:
	@bdw_exec -jobproject project.tcl -job ls.L_REG $(MAKE) CWBExec=1 ls_L_REG
endif

kill_ls_L_REG:
	@bdw_kill -job ls.L_REG
	@bdw_kill -job ls.L_REG.s

clean_ls_L_REG:
	@rm -rf $(BDW_WORKLIB)/logicsynth/L_REG

$(BDW_WORKLIB)/logicsynth/L_REG/dut_gates.v: $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_dut_REG 
	@$(MAKE) synth1target BDW_LS_CONFIG=L_REG BDW_MODULE=dut

view_ls_L_REG: $(BDW_WORKLIB)/modules/dut/REG/dut_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig L_REG

#
#   Rules for logicSynth config L_MEM
#

ifeq ($(CWBExec),1)
ls_L_MEM: $(BDW_WORKLIB)/logicsynth/L_MEM/dut_gates.v
else
.PHONY: ls_L_MEM

ls_L_MEM:
	@bdw_exec -jobproject project.tcl -job ls.L_MEM $(MAKE) CWBExec=1 ls_L_MEM
endif

kill_ls_L_MEM:
	@bdw_kill -job ls.L_MEM
	@bdw_kill -job ls.L_MEM.s

clean_ls_L_MEM:
	@rm -rf $(BDW_WORKLIB)/logicsynth/L_MEM

$(BDW_WORKLIB)/logicsynth/L_MEM/dut_gates.v: $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.v 
ifneq ($(BDW_VLOG_LIBPREP),)
	@$(MAKE) $(BDW_VLOG_LIBPREP)
endif 
	@$(MAKE) prep_vlog_dut_MEM 
	@$(MAKE) synth1target BDW_LS_CONFIG=L_MEM BDW_MODULE=dut

view_ls_L_MEM: $(BDW_WORKLIB)/modules/dut/MEM/dut_rtl.v 
	@bdw_view_verdi -project project.tcl -lsconfig L_MEM

##############################################################################
#   start of rules for code analysis
##############################################################################

analysis1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
	@if [ ! -d $(BDW_ANALYSIS_CONFIG_DIR) ]; then mkdir -p $(BDW_ANALYSIS_CONFIG_DIR); fi
	@rm -rf $(BDW_ANALYSIS_CONFIG_LOGS)
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job analysis.$(BDW_ANALYSIS_CONFIG).s $(BDW_ANALYSIS_CMD) -project project.tcl -aconfig $(BDW_ANALYSIS_CONFIG) 2>&1 | tee $(BDW_ANALYSIS_CONFIG_DIR)/$(BDW_ANALYSIS_CONFIG).log

##############################################################################
#   start of rules for place and route
##############################################################################

pnr1target:
	@echo "NOTE 02926: BEGIN EXTERNAL TOOL PROCESSING"
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@if [ ! -d $(BDW_PNR_CONFIG_DIR) ]; then mkdir -p $(BDW_PNR_CONFIG_DIR); fi
	@rm -rf $(BDW_PNR_LOGS)
	@$(BDW_EXEC_CMD) bdw_exec -jobproject project.tcl -job pnr.$(BDW_PNR_CONFIG).s $(BDW_PNR_CMD) project.tcl $(BDW_PNR_CONFIG) 



#############################################################################
#  Rules for equivalence checking
#############################################################################
    

#############################################################################
#  Rules for Power estimation
#############################################################################
    


.INTERMEDIATE : $(BDW_LIBPREP) 

.PHONY : siminfo

siminfo :
	$(BDW_SIMCONFIG_MKDIR)
	@if [ ! -d $(BDW_WORKLIB)/INCA_libs ] ; then \
	    mkdir -p $(BDW_WORKLIB)/INCA_libs/bdw_worklib ; \
	fi	
	@echo "DEFINE bdw_worklib INCA_libs/bdw_worklib" > $(BDW_WORKLIB)/cds.lib
	@echo "DEFINE WORK bdw_worklib" > $(BDW_WORKLIB)/hdl.var
	$(STRATUS_HOME)/bin/bdw_shell $(BDW_TCL_DIR)/bdw_siminfo.tcl project.tcl $(BDW_SIM_CONFIG)


######################################################################
## Rules for building executables, shared libs, and running sims.
######################################################################

BDW_LIB_DASHI = \
	$(addprefix -I,$(addsuffix /c_parts,$(BDW_INDLIB_DIRS))) \
	$(addprefix -I,$(addsuffix /c_parts,$(BDW_WHOLELIB_DIRS)))

BDW_SC_DEBUG_SRC = $(shell if [ -d $(SYSTEMC)/src ]; then echo "-d $(SYSTEMC)/src"; else echo ""; fi)
BDW_SIM_CONFIG_DIR	=	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)
BDW_SIMCONFIG_MKDIR	=	@if [ ! -d $(BDW_SIMDIR)/$(BDW_SIM_CONFIG) ]; then mkdir -p $(BDW_SIMDIR)/$(BDW_SIM_CONFIG); fi
BDW_SIM_ENV_SETUP	=	BDW_SIM_CONFIG_DIR=$(BDW_SIM_CONFIG_DIR)
BDW_END_OF_SIM_CMD	=	$(BDW_SIM_ENV_SETUP) make cmp_result
BDW_STRT_OF_SIM_CMD	=	@echo
ifneq ($(BDW_HUB_ARGV),)
    BDW_VLOGSIM_ARGSINT +=  +hubSetOption+libdef=${BDW_SIMDIR}/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}.so,argv="$(shell echo $(BDW_HUB_ARGV)|sed 's/ /%/g')"
else
    BDW_VLOGSIM_ARGSINT +=  +hubSetOption+libdef=${BDW_SIMDIR}/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG}.so
endif
BDW_VLOGSIM_ARGSINT += +hubSetOption+bdr=$(BDW_SIM_CONFIG_DIR)/sim.bdr
ifeq ($(RUN_DEBUGGER),1)
    BDW_VLOGSIM_ARGSINT  := $(strip $(BDW_VLOGSIM_ARGSINT)),gdbgui
	BDW_PREEXEC_DEBUG = gdb &
	BDW_INLINE_DEBUG = gdb --args
	export BDW_COWARE_RUN_DEBUG = 1
	BDW_COWARE_CMD = $(STRATUS_HOME)/bin/bdw_scsh --dofirst $(BDW_SIM_CONFIG_DIR)/coware.cmd
else
	BDW_COWARE_CMD = $(COWAREHOME)/common/bin/scsh $(BDW_SIM_CONFIG_DIR)/coware.cmd
endif
BDW_VLOGSIM_DEPS	=	$(COSIM_FILES) $(SIM_RTL_TARGETS) $(BDW_LIBPREP) $(BDW_ESC_LIB)

######################################################################
# Verilog RTL Code Coverage Simulation Setup
######################################################################

ifeq ($(BDW_MTI_POST_SIM_COMMANDS),)
BDW_MTI_POST_SIM_COMMANDS = 
endif

###############################################
run_sim: $(EXECUTABLE)

scsim_$(BDW_SIM_CONFIG): $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	@echo "Executing simulation: $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG) $(BDW_SCSIM_ARGS) $(BDW_HUB_ARGV)"
	$(BDW_STRT_OF_SIM_CMD)
	@( $(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_INLINE_DEBUG) $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG) $(BDW_SCSIM_ARGS) $(BDW_HUB_ARGV) ; \
          simstatus=$$? ; export simstatus; \
          if [ $$simstatus -ne 0 ] ; then \
            if [ $$simstatus -gt 127 ] ; then \
                echo "ERROR: simulation exited with signal $$(($$simstatus - 128))" ; \
            else echo "WARNING: exit status = $$simstatus"; fi ; \
          fi ) 2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

#####################################################################
#####################################################################
update_hierarchy: $(BDW_MISSING_WRAPPERS)
	@$(STRATUS_HOME)/bin/bdw_makegen project.tcl -o Makefile.prj 


clean_sim_objs:
	@rm -rf $(SIM_OBJS) $(DEP_FILES) $(dir $(BDW_LIBREF))

build_sim_image:  $(SIM_BUILD)

ifneq ($(BDW_TMPLNK_DIR),)
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG): $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB)
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) $(BDW_EXELINKFLAG) $(BDW_DEBUG_OPT) $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
        -Wl,-rpath,$(SYSTEMC)/$(BDW_SYSTEMC_LIBDIR) \
		-o $(BDW_TMPLNK_FILE) \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		${BDW_CPARTS_A} \
		${BDW_HUBLIBS} $(BDW_EXTRA_LIB_FLAGS)
		mv $(BDW_TMPLNK_FILE) $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG)
else
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG): $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB)
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) $(BDW_EXELINKFLAG) $(BDW_DEBUG_OPT) $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
        -Wl,-rpath,$(SYSTEMC)/$(BDW_SYSTEMC_LIBDIR) \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG) \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		${BDW_CPARTS_A} \
		${BDW_HUBLIBS} $(BDW_EXTRA_LIB_FLAGS)
endif

##############################################################
## COSIM simulator rules
##############################################################

vcs: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	$(BDW_STRT_OF_SIM_CMD)
ifeq ($(BDW_SIM_RUNTIME),)
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcs -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
else
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcs -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+vcs+finish+$(BDW_SIM_RUNTIME)000
endif
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do ]; then \
		echo "run" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
		echo "quit" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
	fi
	$(BDW_PREEXEC_DEBUG)
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} $(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) \
        -ucli \
	    -l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
	    -i $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

vcsi: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	$(BDW_STRT_OF_SIM_CMD)
ifeq ($(BDW_SIM_RUNTIME),)
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcsi -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo -o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
	    +libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
else
		$(BDW_EXEC_CMD) $(STRATUS_HOME)/bin/hub_vcsi -debug $(BDW_FSDB_VCS_ARGS) -f $(BDW_SIM_CONFIG_DIR)/siminfo -o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} \
	    +libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+vcs+finish+$(BDW_SIM_RUNTIME)000
endif
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do ]; then \
		echo "run" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
		echo "quit" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do; \
	fi
	$(BDW_PREEXEC_DEBUG)
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_${BDW_SIM_CONFIG} $(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) \
        -ucli \
	    -l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
	    -i $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/vcs.do \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

incisive_covsetup:


incisive ncverilog: $(BDW_VLOGSIM_DEPS) incisive_covsetup
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_PREEXEC_DEBUG)
ifeq ($(BDW_SIM_RUNTIME),)
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do ]; then \
		echo "" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "run" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
	fi
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(STRATUS_HOME)/bin/hub_ncverilog \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
		+ncinput+$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do \
		+nclibdirname+$(BDW_SIMDIR)/$(BDW_SIM_CONFIG) \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		+nowarn+LIBNOU $(BDW_VLOGSIM_ARGS) $(BDW_VLOGSIM_ARGSINT) \
		-l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
else
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do ]; then \
		echo "" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "run $(BDW_SIM_RUNTIME) ns" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
		echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do; \
	fi
	$(BDW_EXEC_CMD)  $(BDW_EXEC_FLG) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	$(STRATUS_HOME)/bin/hub_ncverilog \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
	+ncinput+$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/ncverilog.do \
		+nclibdirname+$(BDW_SIMDIR)/$(BDW_SIM_CONFIG) \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES) \
		$(BDW_VLOGSIM_ARGS) $(BDW_VLOGSIM_ARGSINT) -l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
endif
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log


export MTI_VCO_MODE = 64

mti: $(BDW_VLOGSIM_DEPS)
ifneq ($(PASSED_LOG),)
	@echo removing log.passed in mti:
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
	$(BDW_STRT_OF_SIM_CMD)
	@if [ ! -d $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work ]; then vlib $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work; fi
	$(STRATUS_HOME)/bin/hub_vlog -work $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work \
		-f $(BDW_SIM_CONFIG_DIR)/siminfo \
		+libext+.v $(BDW_VLOGCOMP_ARGS)  $(BDW_VLOG_DEFINES)
	$(BDW_PREEXEC_DEBUG)
ifeq ($(BDW_SIM_RUNTIME),)
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ];  then echo "onbreak resume" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ; echo "run -all" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "$(BDW_MTI_POST_SIM_COMMANDS)" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; fi
else
	@if [ ! -f $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ]; then  echo "onbreak resume" > $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do ; echo "run $(BDW_SIM_RUNTIME) ns" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "$(BDW_MTI_POST_SIM_COMMANDS)" >> $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; echo "quit" >>  $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do; fi
endif
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_vsimvlog -c -lib $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/work top $(BDW_VLOG_TOP_MODS)\
		$(BDW_VLOGSIM_ARGS)  $(BDW_VLOGSIM_ARGSINT) -do $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/mti.do \
		-l $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim_verilog.log \
		2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log


BDW_NCSC_64BIT = -64bit

ifneq ($(BDW_HUB_ARGV),)
BDW_NCSIM_ARGV = +systemc_args+"$(BDW_HUB_ARGV)"
else
BDW_NCSIM_ARGV =
endif

ifeq ($(RUN_DEBUGGER), 1)
BDW_NCSIM_DEBUG = -layout cdebug
BDW_NCVLG_DEBUG = -layout cdebug -linedebug
else
BDW_NCSIM_DEBUG =
BDW_NCVLG_DEBUG =
endif

ncsc: incisive_covsetup
ifneq ($(PASSED_LOG),)
	rm -f $(PASSED_LOG)
endif
	@bdw_hls_systemc -check -project project.tcl
	$(BDW_SIMCONFIG_MKDIR)
ifneq ($(RUN_DEBUGGER),1)
	@echo "run" >>$(BDW_SIM_CONFIG_DIR)/ncsim_cmd.tcl
	@echo "exit" >>$(BDW_SIM_CONFIG_DIR)/ncsim_cmd.tcl
endif
ifneq ($(VLOG_COSIM_TOP), )
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_ncsim \
	-nclibdirpath ${BDW_SIM_CONFIG_DIR} -work $(BDW_SIM_CONFIG) -reflib worklib $(BDW_LIBREF_ARGS) \
	-messages $(BDW_NCSC_64BIT) $(BDW_NCVLG_DEBUG) \
	$(BDW_NCSC_GCCVER) \
	-CFLAGS "-Wl,-rpath,$(STRATUS_HOME)/tools.lnx86/stratus/lib/64bit" \
	$(SIM_OBJS) \
	$(BDW_EXTRA_OBJS) \
	$(BDW_EXTRA_LIBS) \
	$(BDW_ESC_LIB) \
	$(BDW_CPARTS_A) \
	$(BDW_NCSC_FSDBLIBS) \
	$(BDW_EXTRA_LDFLAGS) \
	$(BDW_EXTRA_LIB_FLAGS) \
	+loadpli1=$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME)/ncvlog_ssl:ssl_bootstrap \
	-file $(BDW_SIM_CONFIG_DIR)/siminfo \
	$(BDW_VLOGSIM_ARGS) \
	$(BDW_VLOGSIM_ARGSINT) \
	$(BDW_VLOG_DEFINES) \
	$(BDW_NCSC_INPUT_FILE) \
	-top sc_main $(BDW_VLOG_TOP_MODS) $(BDW_NCSIM_ARGV) \
	2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log

else
	$(BDW_STRT_OF_SIM_CMD)
	$(BDW_EXEC_CMD) $(BDW_SIM_ENV_SETUP) \
	bdw_exec -jobproject project.tcl -job sim.$(BDW_SIM_CONFIG).s \
	hub_ncsim \
	-nclibdirpath ${BDW_SIM_CONFIG_DIR} -work $(BDW_SIM_CONFIG) -reflib worklib $(BDW_LIBREF_ARGS) \
	-messages $(BDW_NCSC_64BIT) \
	$(BDW_NCSC_GCCVER) \
	$(BDW_VLOGSIM_ARGS) $(BDW_NCSIM_DEBUG) \
	-CFLAGS "-Wl,-rpath,$(STRATUS_HOME)/tools.lnx86/stratus/lib/64bit" \
	$(SIM_OBJS) \
	$(BDW_EXTRA_OBJS) \
	$(BDW_EXTRA_LIBS) \
	$(BDW_ESC_LIB) \
	$(BDW_CPARTS_A) \
	$(BDW_NCSC_FSDBLIBS) \
	$(BDW_EXTRA_LDFLAGS) \
	$(BDW_EXTRA_LIB_FLAGS) \
	$(BDW_NCSC_INPUT_FILE) \
	-top sc_main $(BDW_VLOG_TOP_MODS) $(BDW_NCSIM_ARGV) \
	2>&1 | tee $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log
endif
	$(BDW_END_OF_SIM_CMD) 2>&1 | tee -a $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/bdw_sim.log



##############################################################
## Rule to build the COSIM shared library
##############################################################
ifneq ($(BDW_TMPLNK_DIR),)
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so: $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB) 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) ${BDW_SHLIBFLAG} $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
        -Wl,-rpath,$(SYSTEMC)/$(BDW_SYSTEMC_LIBDIR) \
		-o $(BDW_TMPLNK_FILE)  \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		$(BDW_CPARTS_A) \
		$(BDW_HUBLIBS) $(BDW_EXTRA_LIB_FLAGS) \
		-lm -lcrypt -ldl \
		${BDW_LINKOUTFILTER}
		mv $(BDW_TMPLNK_FILE) $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so

else
$(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so: $(SIM_OBJS) $(BDW_LIBPREP) $(BDW_EXTRA_OBJS) $(BDW_EXTRA_LIBS) $(BDW_ESC_LIB) 
	@if [ ! -d $(@D) ]; then mkdir -p $(@D); fi
	$(BDW_LINK) ${BDW_SHLIBFLAG} $(BDW_EXTRA_LDFLAGS) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/stratus/$(LIBDIR_NAME) \
        -Wl,-rpath,$(STRATUS_HOME)/tools.$(STRATUS_PLATFORM)/$(LIBDIR_NAME) \
        -Wl,-rpath,$(SYSTEMC)/$(BDW_SYSTEMC_LIBDIR) \
		-o $(BDW_SIMDIR)/$(BDW_SIM_CONFIG)/sim_$(BDW_SIM_CONFIG).so  \
		$(SIM_OBJS) \
		$(BDW_EXTRA_OBJS) \
		$(BDW_EXTRA_LIBS) \
        $(BDW_ESC_LIB) \
		$(BDW_CPARTS_A) \
		$(BDW_HUBLIBS) $(BDW_EXTRA_LIB_FLAGS) \
		-lm -lcrypt -ldl \
		${BDW_LINKOUTFILTER}

endif


##############################################################
## Rule to build verilator trace and coverage support  module
##############################################################

$(BDW_WORKLIB)/objs/esc_catrace.o: $(STRATUS_HOME)/share/stratus/source/esc_catrace.cc
	$(BDW_CC)  -o $@ $(BDW_CCFLAGS) $(BDW_VERILATOR_CCFLAGS)  $<



##############################################################
## Start the stratus_ide GUI
##############################################################
workbench ide:
	$(STRATUS_HOME)/bin/stratus_ide project.tcl

##############################################################
## Generate a Visual C++ project file
##############################################################
vcproj: $(BDW_ALL_WRAPPERS)
	$(STRATUS_HOME)/bin/bdw_vcprojgen project.tcl

##############################################################
## Rule to build the synthesis report
##############################################################

html_warn:
	@echo "##############################################" ; \
	echo " The HTML reports have been deprecated. " ; \
	echo " Reporting information is available in stratus_ide." ; \
	echo "" ; \
	echo -n " Do you want to generate deprecated HTML reports (y or n) [n] ? " ; \
	read resp ; \
	case $$resp in \
	y*) $(MAKE) html ;; \
	*) echo ""; echo "HTML Reports not generated." ;  \
	esac
 
html:   html_dut_FLAT html_dut_REG html_dut_MEM html_summary

html_summary: project.tcl
	$(STRATUS_HOME)/bin/bdw_htmlgen -project project.tcl -summary




##############################################################
## Rules to build generated library contents
##############################################################

