<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jan 16 10:35:46 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="SDDR_CT_AXI" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="WAITING" SIGIS="undef" SIGNAME="SDDR_CT_0_WAITING">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="WAITING"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ARMED" SIGIS="undef" SIGNAME="SDDR_CT_0_ARMED">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="ARMED"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="T1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="T2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="T2"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000" DIR="I" NAME="MCLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SDDR_CT_0" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="CT_META_0" PORT="MCLK"/>
        <CONNECTION INSTANCE="CT_META_1" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="CT_UTIL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_UTIL_arready" SIGIS="undef" SIGNAME="UTIL_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_UTIL_arvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="CT_UTIL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_UTIL_awready" SIGIS="undef" SIGNAME="UTIL_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_UTIL_awvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_UTIL_bready" SIGIS="undef" SIGNAME="UTIL_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="CT_UTIL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_UTIL_bvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="CT_UTIL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_UTIL_rready" SIGIS="undef" SIGNAME="UTIL_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="CT_UTIL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_UTIL_rvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="CT_UTIL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_UTIL_wready" SIGIS="undef" SIGNAME="UTIL_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="CT_UTIL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_UTIL_wvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UTIL" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="CT_DATA_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_DATA_arready" SIGIS="undef" SIGNAME="DATA_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_DATA_arvalid" SIGIS="undef" SIGNAME="DATA_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="CT_DATA_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_DATA_awready" SIGIS="undef" SIGNAME="DATA_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_DATA_awvalid" SIGIS="undef" SIGNAME="DATA_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_DATA_bready" SIGIS="undef" SIGNAME="DATA_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="CT_DATA_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_DATA_bvalid" SIGIS="undef" SIGNAME="DATA_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="CT_DATA_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_DATA_rready" SIGIS="undef" SIGNAME="DATA_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="CT_DATA_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_DATA_rvalid" SIGIS="undef" SIGNAME="DATA_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="CT_DATA_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CT_DATA_wready" SIGIS="undef" SIGNAME="DATA_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="CT_DATA_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CT_DATA_wvalid" SIGIS="undef" SIGNAME="DATA_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DATA" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_CT_DATA" DATAWIDTH="32" NAME="CT_DATA" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="CT_DATA_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="CT_DATA_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="CT_DATA_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="CT_DATA_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="CT_DATA_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="CT_DATA_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="CT_DATA_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="CT_DATA_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="CT_DATA_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="CT_DATA_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="CT_DATA_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="CT_DATA_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="CT_DATA_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="CT_DATA_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="CT_DATA_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="CT_DATA_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="CT_DATA_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_CT_UTIL" DATAWIDTH="32" NAME="CT_UTIL" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="CT_UTIL_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="CT_UTIL_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="CT_UTIL_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="CT_UTIL_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="CT_UTIL_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="CT_UTIL_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="CT_UTIL_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="CT_UTIL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="CT_UTIL_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="CT_UTIL_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="CT_UTIL_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="CT_UTIL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="CT_UTIL_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="CT_UTIL_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="CT_UTIL_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="CT_UTIL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="CT_UTIL_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CTA_SPLIT_0" HWVERSION="1.0" INSTANCE="CTA_SPLIT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CTA_SPLIT" VLNV="xilinx.com:module_ref:CTA_SPLIT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_CT_AXI_CTA_SPLIT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="IN3_0" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UTIL" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT0_0" SIGIS="undef" SIGNAME="CTA_SPLIT_0_OUT0_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="RESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT1_1" SIGIS="undef" SIGNAME="CTA_SPLIT_0_OUT1_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="FSEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT2_2" SIGIS="undef" SIGNAME="CTA_SPLIT_0_OUT2_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="BIDIR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CT_META_0" HWVERSION="1.0" INSTANCE="CT_META_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CT_META" VLNV="xilinx.com:module_ref:CT_META:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="g_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_CT_AXI_CT_META_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_CTIME">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="CTIME"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ODATA" RIGHT="0" SIGIS="undef" SIGNAME="CT_META_0_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DATA" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CT_META_1" HWVERSION="1.0" INSTANCE="CT_META_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CT_META" VLNV="xilinx.com:module_ref:CT_META:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="g_width" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_CT_AXI_CT_META_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="IDATA" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ODATA" RIGHT="0" SIGIS="undef" SIGNAME="CT_META_1_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DATA" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/DATA" HWVERSION="2.0" INSTANCE="DATA" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_CT_AXI_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="DATA_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="DATA_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="DATA_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="DATA_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="DATA_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="DATA_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="DATA_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="DATA_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DATA_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="DATA_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="DATA_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_DATA_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="CT_META_0_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CT_META_0" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="CT_META_1_ODATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CT_META_1" PORT="ODATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_CT_DATA" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SDDR_CT_AXI_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SDDR_CT_0" HWVERSION="1.0" INSTANCE="SDDR_CT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SDDR_CT" VLNV="cri.nz:user:SDDR_CT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIG_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_CT_AXI_SDDR_CT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESETN" SIGIS="rst" SIGNAME="CTA_SPLIT_0_OUT0_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTA_SPLIT_0" PORT="OUT0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D0" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D1" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DRDY" SIGIS="undef" SIGNAME="SDDR_CT_0_DRDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UTIL" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CTIME" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_CTIME">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CT_META_0" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WAITING" SIGIS="undef" SIGNAME="SDDR_CT_0_WAITING">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WAITING"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ARMED" SIGIS="undef" SIGNAME="SDDR_CT_0_ARMED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARMED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="T1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="T2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_T2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FSEL" SIGIS="undef" SIGNAME="CTA_SPLIT_0_OUT1_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTA_SPLIT_0" PORT="OUT1_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BIDIR" SIGIS="undef" SIGNAME="CTA_SPLIT_0_OUT2_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTA_SPLIT_0" PORT="OUT2_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/UTIL" HWVERSION="2.0" INSTANCE="UTIL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_CT_AXI_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="UTIL_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="UTIL_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="UTIL_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="UTIL_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="UTIL_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="UTIL_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_AXI_imp" PORT="CT_UTIL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="UTIL_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTA_SPLIT_0" PORT="IN3_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_DRDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="DRDY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_CT_UTIL" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="SDDR_CT_AXI_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="SDDR_CT_AXI_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="SDDR_CT_0_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SDDR_CT_0" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CT_META_1" PORT="IDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
