<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Akcelerometr.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="I2C_Master.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="I2C_Master.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SteeringBox.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SteeringBox.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="scheme_1.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="scheme_1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="scheme_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scheme_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="scheme_1.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="scheme_1.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="scheme_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="scheme_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scheme_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="steeringBox_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="steeringBox_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="steeringBox_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="steeringBox_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1616264711" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1616264711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619725079" xil_pn:in_ck="6497018278665443097" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1619725079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../UCISW2-materialy/I2C_Master.vhd"/>
      <outfile xil_pn:name="SteeringBox.vhd"/>
      <outfile xil_pn:name="steeringBox_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1619723779" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8490562393245273749" xil_pn:start_ts="1619723779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619724930" xil_pn:in_ck="5968942189894313393" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8065159152704775155" xil_pn:start_ts="1619724929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="scheme_1.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1619723312" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6693291131077816968" xil_pn:start_ts="1619723312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619725079" xil_pn:in_ck="4060074365257525488" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1619725079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../UCISW2-materialy/I2C_Master.vhd"/>
      <outfile xil_pn:name="SteeringBox.vhd"/>
      <outfile xil_pn:name="scheme_1.vhf"/>
      <outfile xil_pn:name="steeringBox_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1619725079" xil_pn:in_ck="4060074365257525488" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2383927584152314650" xil_pn:start_ts="1619725079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="steeringBox_tb_beh.prj"/>
      <outfile xil_pn:name="steeringBox_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1619725079" xil_pn:in_ck="-1998659713587222290" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2530682879221081977" xil_pn:start_ts="1619725079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="steeringBox_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1619117760" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1619117760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619117761" xil_pn:in_ck="5968942189894313393" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4915488272779071376" xil_pn:start_ts="1619117760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="scheme_1.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1619117761" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6693291131077816968" xil_pn:start_ts="1619117761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619117761" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1619117761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619117761" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5498698658522824462" xil_pn:start_ts="1619117761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619117761" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1619117761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1619117761" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5887250227917431742" xil_pn:start_ts="1619117761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1619165150" xil_pn:in_ck="-541179826175966335" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-2284011344633371073" xil_pn:start_ts="1619165146">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="scheme_1.jhd"/>
      <outfile xil_pn:name="scheme_1.lso"/>
      <outfile xil_pn:name="scheme_1.prj"/>
      <outfile xil_pn:name="scheme_1.syr"/>
      <outfile xil_pn:name="scheme_1.xst"/>
      <outfile xil_pn:name="scheme_1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1619117765" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894173940458727" xil_pn:start_ts="1619117765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
