<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: MCD                                 Date:  3-24-2022,  0:38AM
Device Used: XC9572-7-PC84
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
41 /72  ( 57%) 28  /360  (  8%) 42 /144 ( 29%)   25 /72  ( 35%) 29 /69  ( 42%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          16/18       24/36       24          13/90      11/18
FB2           8/18        4/36        4           5/90       4/17
FB3          16/18       14/36       14          10/90       8/17
FB4           1/18        0/36        0           0/90       1/17
             -----       -----                   -----       -----     
             41/72       42/144                  28/360     24/69 

* - Resource is exhausted

** Global Control Resources **

Signal 'CPU_Clock' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :    28      63
Output        :   24          24    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     29          29

** Power Data **

There are 41 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'MCD.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CPU_Clock' based upon the LOC
   constraint 'P12'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'RESET' based upon the LOC
   constraint 'P9'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'X1' based upon the LOC
   constraint 'P10'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'DTACK_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'A_Upper<3>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Upper<2>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Upper<1>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Upper<0>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Lower<5>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Lower<4>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Lower<3>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Lower<2>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Lower<1>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'A_Lower<0>_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'BG'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'DUARTIRQ'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<10>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<12>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<13>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<14>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<15>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<7>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<8>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D_Line<9>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'E'.  The input(s) are unused after
   optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'IACK'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'RESET'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'RESET_INV'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'VMA'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'X1'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 24 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
LED<4>              1     21    FB1_1   4    I/O     O       STD  FAST RESET
LED<7>              1     24    FB1_2   1    I/O     O       STD  FAST RESET
LED<2>              1     19    FB1_3   6    I/O     O       STD  FAST RESET
LED<1>              1     18    FB1_4   7    I/O     O       STD  FAST RESET
LED<6>              1     23    FB1_5   2    I/O     O       STD  FAST RESET
LED<5>              1     22    FB1_6   3    I/O     O       STD  FAST RESET
LED<0>              1     17    FB1_7   11   I/O     O       STD  FAST RESET
LED<3>              1     20    FB1_8   5    I/O     O       STD  FAST RESET
DUART               0     0     FB1_15  14   I/O     O       STD  FAST 
VPA                 0     0     FB1_16  23   I/O     O       STD  FAST 
BGACK               0     0     FB1_18  24   I/O     O       STD  FAST 
A_Enable<1>         0     0     FB2_3   67   I/O     O       STD  FAST 
READ_ENABLE         1     1     FB2_13  80   I/O     O       STD  FAST 
WRITE_ENABLE        1     1     FB2_14  81   I/O     O       STD  FAST 
BERR                0     0     FB2_15  83   I/O     O       STD  FAST 
UROM                1     2     FB3_3   31   I/O     O       STD  FAST 
LROM                1     2     FB3_4   32   I/O     O       STD  FAST 
LRAM                0     0     FB3_6   34   I/O     O       STD  FAST 
IPL2                0     0     FB3_7   35   I/O     O       STD  FAST 
BR                  0     0     FB3_9   26   I/O     O       STD  FAST 
URAM                0     0     FB3_11  33   I/O     O       STD  FAST 
IPL1                0     0     FB3_14  36   I/O     O       STD  FAST 
IPL0                0     0     FB3_15  37   I/O     O       STD  FAST 
A_Enable<0>         0     0     FB4_17  66   I/O     O       STD  FAST 

** 17 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
CLOCK_COUNTER<16>   1     16    FB1_11  STD  RESET
CLOCK_COUNTER<15>   1     15    FB1_12  STD  RESET
CLOCK_COUNTER<14>   1     14    FB1_13  STD  RESET
CLOCK_COUNTER<13>   1     13    FB1_14  STD  RESET
CLOCK_COUNTER<12>   1     12    FB1_17  STD  RESET
CLOCK_COUNTER<3>    1     3     FB2_12  STD  RESET
CLOCK_COUNTER<2>    1     2     FB2_16  STD  RESET
CLOCK_COUNTER<1>    1     1     FB2_17  STD  RESET
CLOCK_COUNTER<0>    0     0     FB2_18  STD  RESET
CLOCK_COUNTER<9>    1     9     FB3_5   STD  RESET
CLOCK_COUNTER<8>    1     8     FB3_8   STD  RESET
CLOCK_COUNTER<7>    1     7     FB3_10  STD  RESET
CLOCK_COUNTER<6>    1     6     FB3_12  STD  RESET
CLOCK_COUNTER<5>    1     5     FB3_13  STD  RESET
CLOCK_COUNTER<4>    1     4     FB3_16  STD  RESET
CLOCK_COUNTER<11>   1     11    FB3_17  STD  RESET
CLOCK_COUNTER<10>   1     10    FB3_18  STD  RESET

** 5 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
UDS                 FB1_12  18   I/O     I
CPU_Clock           FB1_14  12   GCK/I/O GCK
RW                  FB2_16  82   I/O     I
LDS                 FB3_2   17   I/O     I
AS                  FB3_5   19   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               24/12
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
LED<4>                1       0     0   4     FB1_1   4     I/O     O
LED<7>                1       0     0   4     FB1_2   1     I/O     O
LED<2>                1       0     0   4     FB1_3   6     I/O     O
LED<1>                1       0     0   4     FB1_4   7     I/O     O
LED<6>                1       0     0   4     FB1_5   2     I/O     O
LED<5>                1       0     0   4     FB1_6   3     I/O     O
LED<0>                1       0     0   4     FB1_7   11    I/O     O
LED<3>                1       0     0   4     FB1_8   5     I/O     O
(unused)              0       0     0   5     FB1_9   9     GCK/I/O 
(unused)              0       0     0   5     FB1_10  13    I/O     
CLOCK_COUNTER<16>     1       0     0   4     FB1_11  10    GCK/I/O (b)
CLOCK_COUNTER<15>     1       0     0   4     FB1_12  18    I/O     I
CLOCK_COUNTER<14>     1       0     0   4     FB1_13  20    I/O     (b)
CLOCK_COUNTER<13>     1       0     0   4     FB1_14  12    GCK/I/O GCK
DUART                 0       0     0   5     FB1_15  14    I/O     O
VPA                   0       0     0   5     FB1_16  23    I/O     O
CLOCK_COUNTER<12>     1       0     0   4     FB1_17  15    I/O     (b)
BGACK                 0       0     0   5     FB1_18  24    I/O     O

Signals Used by Logic in Function Block
  1: CLOCK_COUNTER<0>         9: CLOCK_COUNTER<17>.LFBK  17: CLOCK_COUNTER<2> 
  2: CLOCK_COUNTER<10>       10: CLOCK_COUNTER<18>.LFBK  18: CLOCK_COUNTER<3> 
  3: CLOCK_COUNTER<11>       11: CLOCK_COUNTER<19>.LFBK  19: CLOCK_COUNTER<4> 
  4: CLOCK_COUNTER<12>.LFBK  12: CLOCK_COUNTER<1>        20: CLOCK_COUNTER<5> 
  5: CLOCK_COUNTER<13>.LFBK  13: CLOCK_COUNTER<20>.LFBK  21: CLOCK_COUNTER<6> 
  6: CLOCK_COUNTER<14>.LFBK  14: CLOCK_COUNTER<21>.LFBK  22: CLOCK_COUNTER<7> 
  7: CLOCK_COUNTER<15>.LFBK  15: CLOCK_COUNTER<22>.LFBK  23: CLOCK_COUNTER<8> 
  8: CLOCK_COUNTER<16>.LFBK  16: CLOCK_COUNTER<23>.LFBK  24: CLOCK_COUNTER<9> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
LED<4>               XXXXXXXXXXXXX...XXXXXXXX................ 21      21
LED<7>               XXXXXXXXXXXXXXXXXXXXXXXX................ 24      24
LED<2>               XXXXXXXXXX.X....XXXXXXXX................ 19      19
LED<1>               XXXXXXXXX..X....XXXXXXXX................ 18      18
LED<6>               XXXXXXXXXXXXXXX.XXXXXXXX................ 23      23
LED<5>               XXXXXXXXXXXXXX..XXXXXXXX................ 22      22
LED<0>               XXXXXXXX...X....XXXXXXXX................ 17      17
LED<3>               XXXXXXXXXXXX....XXXXXXXX................ 20      20
CLOCK_COUNTER<16>    XXXXXXX....X....XXXXXXXX................ 16      16
CLOCK_COUNTER<15>    XXXXXX.....X....XXXXXXXX................ 15      15
CLOCK_COUNTER<14>    XXXXX......X....XXXXXXXX................ 14      14
CLOCK_COUNTER<13>    XXXX.......X....XXXXXXXX................ 13      13
DUART                ........................................ 0       0
VPA                  ........................................ 0       0
CLOCK_COUNTER<12>    XXX........X....XXXXXXXX................ 12      12
BGACK                ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               4/32
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   63    I/O     
(unused)              0       0     0   5     FB2_2   69    I/O     
A_Enable<1>           0       0     0   5     FB2_3   67    I/O     O
(unused)              0       0     0   5     FB2_4   68    I/O     
(unused)              0       0     0   5     FB2_5   70    I/O     
(unused)              0       0     0   5     FB2_6   71    I/O     
(unused)              0       0     0   5     FB2_7   76    GTS/I/O 
(unused)              0       0     0   5     FB2_8   72    I/O     
(unused)              0       0     0   5     FB2_9   74    GSR/I/O 
(unused)              0       0     0   5     FB2_10  75    I/O     
(unused)              0       0     0   5     FB2_11  77    GTS/I/O 
CLOCK_COUNTER<3>      1       0     0   4     FB2_12  79    I/O     (b)
READ_ENABLE           1       0     0   4     FB2_13  80    I/O     O
WRITE_ENABLE          1       0     0   4     FB2_14  81    I/O     O
BERR                  0       0     0   5     FB2_15  83    I/O     O
CLOCK_COUNTER<2>      1       0     0   4     FB2_16  82    I/O     I
CLOCK_COUNTER<1>      1       0     0   4     FB2_17  84    I/O     (b)
CLOCK_COUNTER<0>      0       0     0   5     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLOCK_COUNTER<0>.LFBK   3: CLOCK_COUNTER<2>.LFBK   4: RW 
  2: CLOCK_COUNTER<1>.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
A_Enable<1>          ........................................ 0       0
CLOCK_COUNTER<3>     XXX..................................... 3       3
READ_ENABLE          ...X.................................... 1       1
WRITE_ENABLE         ...X.................................... 1       1
BERR                 ........................................ 0       0
CLOCK_COUNTER<2>     XX...................................... 2       2
CLOCK_COUNTER<1>     X....................................... 1       1
CLOCK_COUNTER<0>     ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               14/22
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1   25    I/O     
(unused)              0       0     0   5     FB3_2   17    I/O     I
UROM                  1       0     0   4     FB3_3   31    I/O     O
LROM                  1       0     0   4     FB3_4   32    I/O     O
CLOCK_COUNTER<9>      1       0     0   4     FB3_5   19    I/O     I
LRAM                  0       0     0   5     FB3_6   34    I/O     O
IPL2                  0       0     0   5     FB3_7   35    I/O     O
CLOCK_COUNTER<8>      1       0     0   4     FB3_8   21    I/O     (b)
BR                    0       0     0   5     FB3_9   26    I/O     O
CLOCK_COUNTER<7>      1       0     0   4     FB3_10  40    I/O     (b)
URAM                  0       0     0   5     FB3_11  33    I/O     O
CLOCK_COUNTER<6>      1       0     0   4     FB3_12  41    I/O     (b)
CLOCK_COUNTER<5>      1       0     0   4     FB3_13  43    I/O     (b)
IPL1                  0       0     0   5     FB3_14  36    I/O     O
IPL0                  0       0     0   5     FB3_15  37    I/O     O
CLOCK_COUNTER<4>      1       0     0   4     FB3_16  45    I/O     (b)
CLOCK_COUNTER<11>     1       0     0   4     FB3_17  39    I/O     (b)
CLOCK_COUNTER<10>     1       0     0   4     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AS                       6: CLOCK_COUNTER<3>       11: CLOCK_COUNTER<8>.LFBK 
  2: CLOCK_COUNTER<0>         7: CLOCK_COUNTER<4>.LFBK  12: CLOCK_COUNTER<9>.LFBK 
  3: CLOCK_COUNTER<10>.LFBK   8: CLOCK_COUNTER<5>.LFBK  13: LDS 
  4: CLOCK_COUNTER<1>         9: CLOCK_COUNTER<6>.LFBK  14: UDS 
  5: CLOCK_COUNTER<2>        10: CLOCK_COUNTER<7>.LFBK 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
UROM                 X............X.......................... 2       2
LROM                 X...........X........................... 2       2
CLOCK_COUNTER<9>     .X.XXXXXXXX............................. 9       9
LRAM                 ........................................ 0       0
IPL2                 ........................................ 0       0
CLOCK_COUNTER<8>     .X.XXXXXXX.............................. 8       8
BR                   ........................................ 0       0
CLOCK_COUNTER<7>     .X.XXXXXX............................... 7       7
URAM                 ........................................ 0       0
CLOCK_COUNTER<6>     .X.XXXXX................................ 6       6
CLOCK_COUNTER<5>     .X.XXXX................................. 5       5
IPL1                 ........................................ 0       0
IPL0                 ........................................ 0       0
CLOCK_COUNTER<4>     .X.XXX.................................. 4       4
CLOCK_COUNTER<11>    .XXXXXXXXXXX............................ 11      11
CLOCK_COUNTER<10>    .X.XXXXXXXXX............................ 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1   46    I/O     
(unused)              0       0     0   5     FB4_2   44    I/O     
(unused)              0       0     0   5     FB4_3   51    I/O     
(unused)              0       0     0   5     FB4_4   52    I/O     
(unused)              0       0     0   5     FB4_5   47    I/O     
(unused)              0       0     0   5     FB4_6   54    I/O     
(unused)              0       0     0   5     FB4_7   55    I/O     
(unused)              0       0     0   5     FB4_8   48    I/O     
(unused)              0       0     0   5     FB4_9   50    I/O     
(unused)              0       0     0   5     FB4_10  57    I/O     
(unused)              0       0     0   5     FB4_11  53    I/O     
(unused)              0       0     0   5     FB4_12  58    I/O     
(unused)              0       0     0   5     FB4_13  61    I/O     
(unused)              0       0     0   5     FB4_14  56    I/O     
(unused)              0       0     0   5     FB4_15  65    I/O     
(unused)              0       0     0   5     FB4_16  62    I/O     
A_Enable<0>           0       0     0   5     FB4_17  66    I/O     O
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
A_Enable<0>          ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


A_Enable(0) <= '0';


A_Enable(1) <= '0';


BERR <= '1';


BGACK <= '1';


BR <= '1';

FTCPE_CLOCK_COUNTER0: FTCPE port map (CLOCK_COUNTER(0),'1',CPU_Clock,'0','0');

FTCPE_CLOCK_COUNTER1: FTCPE port map (CLOCK_COUNTER(1),CLOCK_COUNTER(0).LFBK,CPU_Clock,'0','0');

FTCPE_CLOCK_COUNTER2: FTCPE port map (CLOCK_COUNTER(2),CLOCK_COUNTER_T(2),CPU_Clock,'0','0');
CLOCK_COUNTER_T(2) <= (CLOCK_COUNTER(0).LFBK AND CLOCK_COUNTER(1).LFBK);

FTCPE_CLOCK_COUNTER3: FTCPE port map (CLOCK_COUNTER(3),CLOCK_COUNTER_T(3),CPU_Clock,'0','0');
CLOCK_COUNTER_T(3) <= (CLOCK_COUNTER(0).LFBK AND CLOCK_COUNTER(1).LFBK AND 
	CLOCK_COUNTER(2).LFBK);

FTCPE_CLOCK_COUNTER4: FTCPE port map (CLOCK_COUNTER(4),CLOCK_COUNTER_T(4),CPU_Clock,'0','0');
CLOCK_COUNTER_T(4) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3));

FTCPE_CLOCK_COUNTER5: FTCPE port map (CLOCK_COUNTER(5),CLOCK_COUNTER_T(5),CPU_Clock,'0','0');
CLOCK_COUNTER_T(5) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK);

FTCPE_CLOCK_COUNTER6: FTCPE port map (CLOCK_COUNTER(6),CLOCK_COUNTER_T(6),CPU_Clock,'0','0');
CLOCK_COUNTER_T(6) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
	CLOCK_COUNTER(5).LFBK);

FTCPE_CLOCK_COUNTER7: FTCPE port map (CLOCK_COUNTER(7),CLOCK_COUNTER_T(7),CPU_Clock,'0','0');
CLOCK_COUNTER_T(7) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK);

FTCPE_CLOCK_COUNTER8: FTCPE port map (CLOCK_COUNTER(8),CLOCK_COUNTER_T(8),CPU_Clock,'0','0');
CLOCK_COUNTER_T(8) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK AND CLOCK_COUNTER(7).LFBK);

FTCPE_CLOCK_COUNTER9: FTCPE port map (CLOCK_COUNTER(9),CLOCK_COUNTER_T(9),CPU_Clock,'0','0');
CLOCK_COUNTER_T(9) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK AND CLOCK_COUNTER(7).LFBK AND 
	CLOCK_COUNTER(8).LFBK);

FTCPE_CLOCK_COUNTER10: FTCPE port map (CLOCK_COUNTER(10),CLOCK_COUNTER_T(10),CPU_Clock,'0','0');
CLOCK_COUNTER_T(10) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK AND CLOCK_COUNTER(7).LFBK AND 
	CLOCK_COUNTER(8).LFBK AND CLOCK_COUNTER(9).LFBK);

FTCPE_CLOCK_COUNTER11: FTCPE port map (CLOCK_COUNTER(11),CLOCK_COUNTER_T(11),CPU_Clock,'0','0');
CLOCK_COUNTER_T(11) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(1) AND 
	CLOCK_COUNTER(2) AND CLOCK_COUNTER(3) AND CLOCK_COUNTER(4).LFBK AND 
	CLOCK_COUNTER(5).LFBK AND CLOCK_COUNTER(6).LFBK AND CLOCK_COUNTER(7).LFBK AND 
	CLOCK_COUNTER(8).LFBK AND CLOCK_COUNTER(9).LFBK AND CLOCK_COUNTER(10).LFBK);

FTCPE_CLOCK_COUNTER12: FTCPE port map (CLOCK_COUNTER(12),CLOCK_COUNTER_T(12),CPU_Clock,'0','0');
CLOCK_COUNTER_T(12) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9));

FTCPE_CLOCK_COUNTER13: FTCPE port map (CLOCK_COUNTER(13),CLOCK_COUNTER_T(13),CPU_Clock,'0','0');
CLOCK_COUNTER_T(13) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK);

FTCPE_CLOCK_COUNTER14: FTCPE port map (CLOCK_COUNTER(14),CLOCK_COUNTER_T(14),CPU_Clock,'0','0');
CLOCK_COUNTER_T(14) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK);

FTCPE_CLOCK_COUNTER15: FTCPE port map (CLOCK_COUNTER(15),CLOCK_COUNTER_T(15),CPU_Clock,'0','0');
CLOCK_COUNTER_T(15) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK);

FTCPE_CLOCK_COUNTER16: FTCPE port map (CLOCK_COUNTER(16),CLOCK_COUNTER_T(16),CPU_Clock,'0','0');
CLOCK_COUNTER_T(16) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK);


DUART <= '1';


IPL0 <= '1';


IPL1 <= '1';


IPL2 <= '1';

FTCPE_LED0: FTCPE port map (LED(0),LED_T(0),CPU_Clock,'0','0');
LED_T(0) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK);

FTCPE_LED1: FTCPE port map (LED(1),LED_T(1),CPU_Clock,'0','0');
LED_T(1) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
	CLOCK_COUNTER(17).LFBK);

FTCPE_LED2: FTCPE port map (LED(2),LED_T(2),CPU_Clock,'0','0');
LED_T(2) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK);

FTCPE_LED3: FTCPE port map (LED(3),LED_T(3),CPU_Clock,'0','0');
LED_T(3) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK);

FTCPE_LED4: FTCPE port map (LED(4),LED_T(4),CPU_Clock,'0','0');
LED_T(4) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK AND 
	CLOCK_COUNTER(20).LFBK);

FTCPE_LED5: FTCPE port map (LED(5),LED_T(5),CPU_Clock,'0','0');
LED_T(5) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK AND 
	CLOCK_COUNTER(20).LFBK AND CLOCK_COUNTER(21).LFBK);

FTCPE_LED6: FTCPE port map (LED(6),LED_T(6),CPU_Clock,'0','0');
LED_T(6) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK AND 
	CLOCK_COUNTER(20).LFBK AND CLOCK_COUNTER(21).LFBK AND CLOCK_COUNTER(22).LFBK);

FTCPE_LED7: FTCPE port map (LED(7),LED_T(7),CPU_Clock,'0','0');
LED_T(7) <= (CLOCK_COUNTER(0) AND CLOCK_COUNTER(10) AND 
	CLOCK_COUNTER(11) AND CLOCK_COUNTER(1) AND CLOCK_COUNTER(2) AND 
	CLOCK_COUNTER(3) AND CLOCK_COUNTER(4) AND CLOCK_COUNTER(5) AND 
	CLOCK_COUNTER(6) AND CLOCK_COUNTER(7) AND CLOCK_COUNTER(8) AND 
	CLOCK_COUNTER(9) AND CLOCK_COUNTER(12).LFBK AND CLOCK_COUNTER(13).LFBK AND 
	CLOCK_COUNTER(14).LFBK AND CLOCK_COUNTER(15).LFBK AND CLOCK_COUNTER(16).LFBK AND 
	CLOCK_COUNTER(17).LFBK AND CLOCK_COUNTER(18).LFBK AND CLOCK_COUNTER(19).LFBK AND 
	CLOCK_COUNTER(20).LFBK AND CLOCK_COUNTER(21).LFBK AND CLOCK_COUNTER(22).LFBK AND 
	CLOCK_COUNTER(23).LFBK);


LRAM <= '1';


LROM <= NOT ((NOT LDS AND NOT AS));


READ_ENABLE <= NOT RW;


URAM <= '1';


UROM <= NOT ((NOT AS AND NOT UDS));


VPA <= '1';


WRITE_ENABLE <= RW;

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-7-PC84


   --------------------------------------------------------------  
  /11 10 9  8  7  6  5  4  3  2  1  84 83 82 81 80 79 78 77 76 75 \
 | 12                                                          74 | 
 | 13                                                          73 | 
 | 14                                                          72 | 
 | 15                                                          71 | 
 | 16                                                          70 | 
 | 17                                                          69 | 
 | 18                                                          68 | 
 | 19                                                          67 | 
 | 20                                                          66 | 
 | 21                        XC9572-7-PC84                     65 | 
 | 22                                                          64 | 
 | 23                                                          63 | 
 | 24                                                          62 | 
 | 25                                                          61 | 
 | 26                                                          60 | 
 | 27                                                          59 | 
 | 28                                                          58 | 
 | 29                                                          57 | 
 | 30                                                          56 | 
 | 31                                                          55 | 
 | 32                                                          54 | 
 \ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 /
   --------------------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 LED<7>                           43 TIE                           
  2 LED<6>                           44 TIE                           
  3 LED<5>                           45 TIE                           
  4 LED<4>                           46 TIE                           
  5 LED<3>                           47 TIE                           
  6 LED<2>                           48 TIE                           
  7 LED<1>                           49 GND                           
  8 GND                              50 TIE                           
  9 TIE                              51 TIE                           
 10 TIE                              52 TIE                           
 11 LED<0>                           53 TIE                           
 12 CPU_Clock                        54 TIE                           
 13 TIE                              55 TIE                           
 14 DUART                            56 TIE                           
 15 TIE                              57 TIE                           
 16 GND                              58 TIE                           
 17 LDS                              59 TDO                           
 18 UDS                              60 GND                           
 19 AS                               61 TIE                           
 20 TIE                              62 TIE                           
 21 TIE                              63 TIE                           
 22 VCC                              64 VCC                           
 23 VPA                              65 TIE                           
 24 BGACK                            66 A_Enable<0>                   
 25 TIE                              67 A_Enable<1>                   
 26 BR                               68 TIE                           
 27 GND                              69 TIE                           
 28 TDI                              70 TIE                           
 29 TMS                              71 TIE                           
 30 TCK                              72 TIE                           
 31 UROM                             73 VCC                           
 32 LROM                             74 TIE                           
 33 URAM                             75 TIE                           
 34 LRAM                             76 TIE                           
 35 IPL2                             77 TIE                           
 36 IPL1                             78 VCC                           
 37 IPL0                             79 TIE                           
 38 VCC                              80 READ_ENABLE                   
 39 TIE                              81 WRITE_ENABLE                  
 40 TIE                              82 RW                            
 41 TIE                              83 BERR                          
 42 GND                              84 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-7-PC84
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
