
CupDrone_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000100e4  2**0
                  CONTENTS
  2 .text         00002750  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000000e4  20000000  08002884  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000063c  200000e4  08002968  000100e4  2**2
                  ALLOC
  5 ._usrstack    00000100  20000720  08002fa4  000100e4  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000b251  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027c7  00000000  00000000  0001c3a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000036a0  00000000  00000000  0001eb70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002194  00000000  00000000  00022210  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003d8a  00000000  00000000  000243a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000060dd  00000000  00000000  0002812e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  0002e20b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	080019ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, fp, ip}
 8000008:	08000b49 	stmdaeq	r0, {r0, r3, r6, r8, r9, fp}
 800000c:	08000b4b 	stmdaeq	r0, {r0, r1, r3, r6, r8, r9, fp}
 8000010:	08000b4d 	stmdaeq	r0, {r0, r2, r3, r6, r8, r9, fp}
 8000014:	08000b4f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8, r9, fp}
 8000018:	08000b51 	stmdaeq	r0, {r0, r4, r6, r8, r9, fp}
	...
 800002c:	08000b55 	stmdaeq	r0, {r0, r2, r4, r6, r8, r9, fp}
 8000030:	08000b53 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000b57 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8, r9, fp}
 800003c:	08000b59 	stmdaeq	r0, {r0, r3, r4, r6, r8, r9, fp}
 8000040:	08000b6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, r9, fp}
 8000044:	08000b6f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r8, r9, fp}
 8000048:	08000b71 	stmdaeq	r0, {r0, r4, r5, r6, r8, r9, fp}
 800004c:	08000b73 	stmdaeq	r0, {r0, r1, r4, r5, r6, r8, r9, fp}
 8000050:	08000b75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, r9, fp}
 8000054:	08000b77 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp}
 8000058:	08000b79 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, r9, fp}
 800005c:	08000b7b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp}
 8000060:	08000b7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8, r9, fp}
 8000064:	08000b7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp}
 8000068:	08000b81 	stmdaeq	r0, {r0, r7, r8, r9, fp}
	...
 8000088:	08000b83 	stmdaeq	r0, {r0, r1, r7, r8, r9, fp}
 800008c:	08000b85 	stmdaeq	r0, {r0, r2, r7, r8, r9, fp}
 8000090:	08000b87 	stmdaeq	r0, {r0, r1, r2, r7, r8, r9, fp}
 8000094:	08000b8b 	stmdaeq	r0, {r0, r1, r3, r7, r8, r9, fp}
 8000098:	08000b8d 	stmdaeq	r0, {r0, r2, r3, r7, r8, r9, fp}
 800009c:	08000b8f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, r9, fp}
 80000a0:	08000b91 	stmdaeq	r0, {r0, r4, r7, r8, r9, fp}
 80000a4:	08000b93 	stmdaeq	r0, {r0, r1, r4, r7, r8, r9, fp}
 80000a8:	08000b95 	stmdaeq	r0, {r0, r2, r4, r7, r8, r9, fp}
 80000ac:	08000b97 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, r9, fp}
 80000b0:	08000b99 	stmdaeq	r0, {r0, r3, r4, r7, r8, r9, fp}
 80000b4:	08000bad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, r9, fp}
 80000b8:	08000baf 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r8, r9, fp}
 80000bc:	08000bb1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, fp}
 80000c0:	08000bb3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, r9, fp}
 80000c4:	08000bb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, r9, fp}
 80000c8:	08000bb7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp}
 80000cc:	08000bb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, fp}
 80000d0:	08000bbb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r8, r9, fp}
 80000d4:	08000bbd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp}
 80000d8:	08000bf1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r8, r9, fp}
 80000dc:	08000c2d 	stmdaeq	r0, {r0, r2, r3, r5, sl, fp}
 80000e0:	08000c2f 	stmdaeq	r0, {r0, r1, r2, r3, r5, sl, fp}
 80000e4:	08000c31 	stmdaeq	r0, {r0, r4, r5, sl, fp}
 80000e8:	08000c33 	stmdaeq	r0, {r0, r1, r4, r5, sl, fp}
 80000ec:	08000c35 	stmdaeq	r0, {r0, r2, r4, r5, sl, fp}
 80000f0:	08000c37 	stmdaeq	r0, {r0, r1, r2, r4, r5, sl, fp}
 80000f4:	08000c39 	stmdaeq	r0, {r0, r3, r4, r5, sl, fp}
 80000f8:	08000c3b 	stmdaeq	r0, {r0, r1, r3, r4, r5, sl, fp}
 80000fc:	08000c3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, sl, fp}
 8000100:	08000c3f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, sl, fp}
 8000104:	08000c41 	stmdaeq	r0, {r0, r6, sl, fp}
 8000108:	08000c43 	stmdaeq	r0, {r0, r1, r6, sl, fp}
 800010c:	08000c45 	stmdaeq	r0, {r0, r2, r6, sl, fp}
 8000110:	08000c47 	stmdaeq	r0, {r0, r1, r2, r6, sl, fp}
 8000114:	08000c49 	stmdaeq	r0, {r0, r3, r6, sl, fp}
 8000118:	08000c4b 	stmdaeq	r0, {r0, r1, r3, r6, sl, fp}
 800011c:	08000c4d 	stmdaeq	r0, {r0, r2, r3, r6, sl, fp}
 8000120:	08000c4f 	stmdaeq	r0, {r0, r1, r2, r3, r6, sl, fp}
 8000124:	08000c51 	stmdaeq	r0, {r0, r4, r6, sl, fp}
 8000128:	08000c53 	stmdaeq	r0, {r0, r1, r4, r6, sl, fp}
 800012c:	08000c55 	stmdaeq	r0, {r0, r2, r4, r6, sl, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	3201      	adds	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	685a      	ldr	r2, [r3, #4]
 80001ce:	3201      	adds	r2, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001da:	234f      	movs	r3, #79	; 0x4f
 80001dc:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e0:	a901      	add	r1, sp, #4
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e2:	2300      	movs	r3, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e8:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001ec:	f8ad 300a 	strh.w	r3, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001f0:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001f4:	f88d 300c 	strb.w	r3, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 fa84 	bl	8001704 <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fab0 	bl	800176a <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800020e:	2101      	movs	r1, #1
 8000210:	f001 faae 	bl	8001770 <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 fa9c 	bl	8001758 <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000228 <TxDByte>:




void TxDByte(u8 dat)
{
 8000228:	b510      	push	{r4, lr}
 800022a:	4604      	mov	r4, r0
#if 0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
	USART_SendData(USART2,dat);
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
#else
	USART_ClearFlag( USART1, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022c:	2140      	movs	r1, #64	; 0x40
 800022e:	4807      	ldr	r0, [pc, #28]	; (800024c <TxDByte+0x24>)
 8000230:	f001 fb98 	bl	8001964 <USART_ClearFlag>
	USART_SendData(USART1,dat);
 8000234:	4805      	ldr	r0, [pc, #20]	; (800024c <TxDByte+0x24>)
 8000236:	4621      	mov	r1, r4
 8000238:	f001 fb86 	bl	8001948 <USART_SendData>
	while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <TxDByte+0x24>)
 800023e:	2140      	movs	r1, #64	; 0x40
 8000240:	f001 fb8a 	bl	8001958 <USART_GetFlagStatus>
 8000244:	2800      	cmp	r0, #0
 8000246:	d0f9      	beq.n	800023c <TxDByte+0x14>
#endif
}
 8000248:	bd10      	pop	{r4, pc}
 800024a:	bf00      	nop
 800024c:	40013800 	andmi	r3, r1, r0, lsl #16

08000250 <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 8000250:	b510      	push	{r4, lr}
 8000252:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 8000254:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000258:	b110      	cbz	r0, 8000260 <TxDString+0x10>
	{
		TxDByte(str[i]);
 800025a:	f7ff ffe5 	bl	8000228 <TxDByte>
 800025e:	e7f9      	b.n	8000254 <TxDString+0x4>
	}
}
 8000260:	bd10      	pop	{r4, pc}

08000262 <TxDHex8>:

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f3c0 1303 	ubfx	r3, r0, #4, #4
 800026a:	f103 0030 	add.w	r0, r3, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026e:	2839      	cmp	r0, #57	; 0x39
 8000270:	bf88      	it	hi
 8000272:	f103 0037 	addhi.w	r0, r3, #55	; 0x37
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800027a:	b2c0      	uxtb	r0, r0
 800027c:	f7ff ffd4 	bl	8000228 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000280:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 8000284:	2839      	cmp	r0, #57	; 0x39
 8000286:	bf88      	it	hi
 8000288:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
 800028c:	b2c0      	uxtb	r0, r0
}
 800028e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 8000292:	f7ff bfc9 	b.w	8000228 <TxDByte>

08000296 <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 8000296:	b510      	push	{r4, lr}
 8000298:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 800029a:	0a00      	lsrs	r0, r0, #8
 800029c:	f7ff ffe1 	bl	8000262 <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 80002a0:	b2e0      	uxtb	r0, r4
}
 80002a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 80002a6:	f7ff bfdc 	b.w	8000262 <TxDHex8>

080002aa <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002aa:	b510      	push	{r4, lr}
 80002ac:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002ae:	0c00      	lsrs	r0, r0, #16
 80002b0:	f7ff fff1 	bl	8000296 <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002b4:	b2a0      	uxth	r0, r4
}
 80002b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002ba:	f7ff bfec 	b.w	8000296 <TxDHex16>

080002be <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002be:	b510      	push	{r4, lr}
 80002c0:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 80002c2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002c6:	b110      	cbz	r0, 80002ce <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c8:	f000 ff44 	bl	8001154 <USB_TxDByte>
 80002cc:	e7f9      	b.n	80002c2 <USB_TxDString+0x4>
	}
}
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002d4:	2001      	movs	r0, #1
 80002d6:	f001 fa59 	bl	800178c <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002da:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <Delay+0x28>)
 80002dc:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002de:	681c      	ldr	r4, [r3, #0]
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d1fc      	bne.n	80002de <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002e4:	f06f 0001 	mvn.w	r0, #1
 80002e8:	f001 fa50 	bl	800178c <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ec:	4620      	mov	r0, r4
}
 80002ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002f2:	f001 ba4b 	b.w	800178c <SysTick_CounterCmd>
 80002f6:	bf00      	nop
 80002f8:	20000138 	andcs	r0, r0, r8, lsr r1

080002fc <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	4604      	mov	r4, r0
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 8000300:	2301      	movs	r3, #1
 8000302:	f814 5b01 	ldrb.w	r5, [r4], #1
 8000306:	f811 0b01 	ldrb.w	r0, [r1], #1
 800030a:	4285      	cmp	r5, r0
 800030c:	d10b      	bne.n	8000326 <StringCompare+0x2a>
	{
		wCount++;
		if ( wCount >= limit)
 800030e:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 8000310:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 8000312:	da09      	bge.n	8000328 <StringCompare+0x2c>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000314:	7825      	ldrb	r5, [r4, #0]
 8000316:	b90d      	cbnz	r5, 800031c <StringCompare+0x20>
 8000318:	780d      	ldrb	r5, [r1, #0]
 800031a:	b12d      	cbz	r5, 8000328 <StringCompare+0x2c>
 800031c:	3301      	adds	r3, #1
 800031e:	2b51      	cmp	r3, #81	; 0x51
 8000320:	d1ef      	bne.n	8000302 <StringCompare+0x6>
 8000322:	2050      	movs	r0, #80	; 0x50
 8000324:	bd30      	pop	{r4, r5, pc}
	}
	return 0;
 8000326:	2000      	movs	r0, #0
}
 8000328:	bd30      	pop	{r4, r5, pc}

0800032a <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 800032a:	4602      	mov	r2, r0
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	3901      	subs	r1, #1
 8000330:	f100 040a 	add.w	r4, r0, #10
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 8000334:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8000338:	1a13      	subs	r3, r2, r0
 800033a:	f802 5b01 	strb.w	r5, [r2], #1
        if(bpSrc[bCount] == '\0') break;
 800033e:	780d      	ldrb	r5, [r1, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	b115      	cbz	r5, 800034a <StringCopy+0x20>
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000344:	42a2      	cmp	r2, r4
 8000346:	d1f5      	bne.n	8000334 <StringCopy+0xa>
 8000348:	230a      	movs	r3, #10
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800034a:	4618      	mov	r0, r3
 800034c:	bd30      	pop	{r4, r5, pc}
	...

08000350 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	4604      	mov	r4, r0
 8000354:	460d      	mov	r5, r1
 8000356:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8000358:	4668      	mov	r0, sp
 800035a:	f001 fac5 	bl	80018e8 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035e:	2300      	movs	r3, #0
 8000360:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000364:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000368:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800036c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	if( PORT == 1 )
 8000370:	2c01      	cmp	r4, #1
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000372:	f04f 030c 	mov.w	r3, #12
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000376:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000378:	f8ad 300a 	strh.w	r3, [sp, #10]

	if( PORT == 1 )
 800037c:	d112      	bne.n	80003a4 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800037e:	481f      	ldr	r0, [pc, #124]	; (80003fc <USART_Configuration+0xac>)
 8000380:	f001 fa24 	bl	80017cc <USART_DeInit>
		Delay(10);
 8000384:	200a      	movs	r0, #10
 8000386:	f7ff ffa3 	bl	80002d0 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800038a:	481c      	ldr	r0, [pc, #112]	; (80003fc <USART_Configuration+0xac>)
 800038c:	4669      	mov	r1, sp
 800038e:	f001 fa67 	bl	8001860 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000392:	481a      	ldr	r0, [pc, #104]	; (80003fc <USART_Configuration+0xac>)
 8000394:	f240 5125 	movw	r1, #1317	; 0x525
 8000398:	4622      	mov	r2, r4
 800039a:	f001 fabc 	bl	8001916 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800039e:	4817      	ldr	r0, [pc, #92]	; (80003fc <USART_Configuration+0xac>)
 80003a0:	4621      	mov	r1, r4
 80003a2:	e027      	b.n	80003f4 <USART_Configuration+0xa4>
	}

	else if( PORT == 2 )
 80003a4:	2c02      	cmp	r4, #2
 80003a6:	d111      	bne.n	80003cc <USART_Configuration+0x7c>
	{
		USART_DeInit(USART2);
 80003a8:	4815      	ldr	r0, [pc, #84]	; (8000400 <USART_Configuration+0xb0>)
 80003aa:	f001 fa0f 	bl	80017cc <USART_DeInit>
		Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f7ff ff8e 	bl	80002d0 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003b4:	4812      	ldr	r0, [pc, #72]	; (8000400 <USART_Configuration+0xb0>)
 80003b6:	4669      	mov	r1, sp
 80003b8:	f001 fa52 	bl	8001860 <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003bc:	4810      	ldr	r0, [pc, #64]	; (8000400 <USART_Configuration+0xb0>)
 80003be:	f240 5125 	movw	r1, #1317	; 0x525
 80003c2:	2201      	movs	r2, #1
 80003c4:	f001 faa7 	bl	8001916 <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <USART_Configuration+0xb0>)
 80003ca:	e012      	b.n	80003f2 <USART_Configuration+0xa2>
	}

	else if( PORT == 3 )
 80003cc:	2c03      	cmp	r4, #3
 80003ce:	d113      	bne.n	80003f8 <USART_Configuration+0xa8>
	{

		USART_DeInit(USART3);
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <USART_Configuration+0xb4>)
 80003d2:	f001 f9fb 	bl	80017cc <USART_DeInit>
		Delay(10);
 80003d6:	200a      	movs	r0, #10
 80003d8:	f7ff ff7a 	bl	80002d0 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003dc:	4809      	ldr	r0, [pc, #36]	; (8000404 <USART_Configuration+0xb4>)
 80003de:	4669      	mov	r1, sp
 80003e0:	f001 fa3e 	bl	8001860 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003e4:	4807      	ldr	r0, [pc, #28]	; (8000404 <USART_Configuration+0xb4>)
 80003e6:	f240 5125 	movw	r1, #1317	; 0x525
 80003ea:	2201      	movs	r2, #1
 80003ec:	f001 fa93 	bl	8001916 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <USART_Configuration+0xb4>)
 80003f2:	2101      	movs	r1, #1
 80003f4:	f001 fa83 	bl	80018fe <USART_Cmd>
	}
}
 80003f8:	b005      	add	sp, #20
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	40013800 	andmi	r3, r1, r0, lsl #16
 8000400:	40004400 	andmi	r4, r0, r0, lsl #8
 8000404:	40004800 	andmi	r4, r0, r0, lsl #16

08000408 <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040c:	2100      	movs	r1, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 800040e:	b08d      	sub	sp, #52	; 0x34
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000410:	af08      	add	r7, sp, #32
 8000412:	2400      	movs	r4, #0
 8000414:	55cc      	strb	r4, [r1, r7]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000416:	3101      	adds	r1, #1
 8000418:	2910      	cmp	r1, #16
 800041a:	d1f9      	bne.n	8000410 <SerialMonitor+0x8>
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800041c:	46a0      	mov	r8, r4
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 800041e:	48b9      	ldr	r0, [pc, #740]	; (8000704 <SerialMonitor+0x2fc>)
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000420:	4eb9      	ldr	r6, [pc, #740]	; (8000708 <SerialMonitor+0x300>)
 8000422:	4dba      	ldr	r5, [pc, #744]	; (800070c <SerialMonitor+0x304>)
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 8000424:	f000 ffba 	bl	800139c <GPIO_ResetBits>
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
 8000428:	48b6      	ldr	r0, [pc, #728]	; (8000704 <SerialMonitor+0x2fc>)
 800042a:	2120      	movs	r1, #32
 800042c:	f000 ffb4 	bl	8001398 <GPIO_SetBits>
	USART_BUFFER_CLEAR;
 8000430:	8034      	strh	r4, [r6, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000432:	9400      	str	r4, [sp, #0]
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000434:	802c      	strh	r4, [r5, #0]
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 8000436:	8832      	ldrh	r2, [r6, #0]
 8000438:	882b      	ldrh	r3, [r5, #0]
 800043a:	b292      	uxth	r2, r2
 800043c:	b29b      	uxth	r3, r3
 800043e:	429a      	cmp	r2, r3
 8000440:	d0f9      	beq.n	8000436 <SerialMonitor+0x2e>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000442:	4cb3      	ldr	r4, [pc, #716]	; (8000710 <SerialMonitor+0x308>)
 8000444:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 800072c <SerialMonitor+0x324>
 8000448:	46a2      	mov	sl, r4
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 800044a:	4638      	mov	r0, r7
 800044c:	49b1      	ldr	r1, [pc, #708]	; (8000714 <SerialMonitor+0x30c>)
 800044e:	f7ff ff6c 	bl	800032a <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000452:	f8b9 2000 	ldrh.w	r2, [r9]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000456:	2300      	movs	r3, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000458:	b2d2      	uxtb	r2, r2
 800045a:	7222      	strb	r2, [r4, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800045c:	f8a9 3000 	strh.w	r3, [r9]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000460:	49ac      	ldr	r1, [pc, #688]	; (8000714 <SerialMonitor+0x30c>)
 8000462:	f04f 0b00 	mov.w	fp, #0
 8000466:	f803 b001 	strb.w	fp, [r3, r1]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800046a:	3301      	adds	r3, #1
 800046c:	2b40      	cmp	r3, #64	; 0x40
 800046e:	9101      	str	r1, [sp, #4]
 8000470:	d1f6      	bne.n	8000460 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000472:	2a03      	cmp	r2, #3
 8000474:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8000478:	f240 81a1 	bls.w	80007be <SerialMonitor+0x3b6>
 800047c:	2b41      	cmp	r3, #65	; 0x41
 800047e:	f040 819e 	bne.w	80007be <SerialMonitor+0x3b6>
 8000482:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8000486:	2b26      	cmp	r3, #38	; 0x26
 8000488:	f040 819b 	bne.w	80007c2 <SerialMonitor+0x3ba>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800048c:	4638      	mov	r0, r7
 800048e:	49a2      	ldr	r1, [pc, #648]	; (8000718 <SerialMonitor+0x310>)
 8000490:	2205      	movs	r2, #5
 8000492:	f7ff ff33 	bl	80002fc <StringCompare>
 8000496:	2800      	cmp	r0, #0
 8000498:	f000 8094 	beq.w	80005c4 <SerialMonitor+0x1bc>
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 800049c:	2304      	movs	r3, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 800049e:	f8cd b018 	str.w	fp, [sp, #24]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 80004a2:	f88d 3016 	strb.w	r3, [sp, #22]
				MemoryProgramStatus = PASSED;
 80004a6:	2301      	movs	r3, #1
 80004a8:	f88d 3017 	strb.w	r3, [sp, #23]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004ac:	4b9b      	ldr	r3, [pc, #620]	; (800071c <SerialMonitor+0x314>)
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004ae:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 8000758 <SerialMonitor+0x350>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 80004b2:	60e3      	str	r3, [r4, #12]
				gwEndAddressPointer = FLASH_END_ADDRESS;
 80004b4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80004b8:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004ba:	68e3      	ldr	r3, [r4, #12]
 80004bc:	9307      	str	r3, [sp, #28]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004be:	f8c4 b014 	str.w	fp, [r4, #20]
 80004c2:	f8c4 b018 	str.w	fp, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004c6:	f000 fe73 	bl	80011b0 <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ca:	6923      	ldr	r3, [r4, #16]
 80004cc:	68e2      	ldr	r2, [r4, #12]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004ce:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d0:	1a9b      	subs	r3, r3, r2
 80004d2:	0a9b      	lsrs	r3, r3, #10
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004d4:	f889 b000 	strb.w	fp, [r9]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d8:	9306      	str	r3, [sp, #24]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004da:	f000 fe7d 	bl	80011d8 <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004de:	9b06      	ldr	r3, [sp, #24]
 80004e0:	459b      	cmp	fp, r3
 80004e2:	d220      	bcs.n	8000526 <SerialMonitor+0x11e>
 80004e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d11c      	bne.n	8000526 <SerialMonitor+0x11e>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
 80004ec:	f8da 200c 	ldr.w	r2, [sl, #12]
 80004f0:	ea4f 238b 	mov.w	r3, fp, lsl #10
 80004f4:	488a      	ldr	r0, [pc, #552]	; (8000720 <SerialMonitor+0x318>)
 80004f6:	441a      	add	r2, r3
 80004f8:	4282      	cmp	r2, r0
 80004fa:	4985      	ldr	r1, [pc, #532]	; (8000710 <SerialMonitor+0x308>)
 80004fc:	d813      	bhi.n	8000526 <SerialMonitor+0x11e>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004fe:	68c8      	ldr	r0, [r1, #12]
 8000500:	9103      	str	r1, [sp, #12]
 8000502:	4418      	add	r0, r3
 8000504:	9302      	str	r3, [sp, #8]
 8000506:	f000 fe9d 	bl	8001244 <FLASH_ErasePage>
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050a:	9903      	ldr	r1, [sp, #12]
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050c:	f88d 0016 	strb.w	r0, [sp, #22]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000510:	68c8      	ldr	r0, [r1, #12]
 8000512:	9b02      	ldr	r3, [sp, #8]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 8000514:	f10b 0b01 	add.w	fp, fp, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000518:	4418      	add	r0, r3
 800051a:	f7ff fec6 	bl	80002aa <TxDHex32>
					TxDString("\n");
 800051e:	4881      	ldr	r0, [pc, #516]	; (8000724 <SerialMonitor+0x31c>)
 8000520:	f7ff fe96 	bl	8000250 <TxDString>
 8000524:	e7db      	b.n	80004de <SerialMonitor+0xd6>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000526:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800052a:	2b04      	cmp	r3, #4
 800052c:	d002      	beq.n	8000534 <SerialMonitor+0x12c>
				{
					FLASH_Lock();
 800052e:	f000 fe4b 	bl	80011c8 <FLASH_Lock>
					continue;
 8000532:	e780      	b.n	8000436 <SerialMonitor+0x2e>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 8000534:	487c      	ldr	r0, [pc, #496]	; (8000728 <SerialMonitor+0x320>)
 8000536:	f7ff fec2 	bl	80002be <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 800053a:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 800053c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 8000540:	7721      	strb	r1, [r4, #28]
				TIM_Cmd(TIM2, ENABLE);
 8000542:	f001 f8fd 	bl	8001740 <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000546:	2064      	movs	r0, #100	; 0x64
 8000548:	f7ff fec2 	bl	80002d0 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 800054c:	4b77      	ldr	r3, [pc, #476]	; (800072c <SerialMonitor+0x324>)
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	b29b      	uxth	r3, r3
 8000552:	b11b      	cbz	r3, 800055c <SerialMonitor+0x154>
						usbRxCount = USB_Rx_Cnt;
 8000554:	4b75      	ldr	r3, [pc, #468]	; (800072c <SerialMonitor+0x324>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	9300      	str	r3, [sp, #0]
					if(CheckTimeOut()){
 800055c:	f7ff fe28 	bl	80001b0 <CheckTimeOut>
 8000560:	2800      	cmp	r0, #0
 8000562:	d0f3      	beq.n	800054c <SerialMonitor+0x144>
						gbFlashDownloadStart = FALSE;
 8000564:	f04f 0a00 	mov.w	sl, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000568:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800056c:	4651      	mov	r1, sl
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 800056e:	f884 a01c 	strb.w	sl, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 8000572:	f8c4 a000 	str.w	sl, [r4]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000576:	f001 f8e3 	bl	8001740 <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800057a:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800057e:	4413      	add	r3, r2
 8000580:	f813 3c01 	ldrb.w	r3, [r3, #-1]
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000584:	f8a6 a000 	strh.w	sl, [r6]
 8000588:	f8a5 a000 	strh.w	sl, [r5]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800058c:	6223      	str	r3, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 800058e:	6963      	ldr	r3, [r4, #20]
 8000590:	6a22      	ldr	r2, [r4, #32]
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	6163      	str	r3, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 8000596:	f000 fe17 	bl	80011c8 <FLASH_Lock>
				gbIsFlashLock = TRUE;
 800059a:	2301      	movs	r3, #1
 800059c:	f889 3000 	strb.w	r3, [r9]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 80005a0:	6963      	ldr	r3, [r4, #20]
 80005a2:	6a22      	ldr	r2, [r4, #32]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d003      	beq.n	80005b2 <SerialMonitor+0x1aa>
 80005aa:	4b59      	ldr	r3, [pc, #356]	; (8000710 <SerialMonitor+0x308>)
 80005ac:	6a1b      	ldr	r3, [r3, #32]
 80005ae:	2b2a      	cmp	r3, #42	; 0x2a
 80005b0:	d101      	bne.n	80005b6 <SerialMonitor+0x1ae>
					USB_TxDString("Success..\n");
 80005b2:	485f      	ldr	r0, [pc, #380]	; (8000730 <SerialMonitor+0x328>)
 80005b4:	e000      	b.n	80005b8 <SerialMonitor+0x1b0>
				}
				else
					USB_TxDString("Fail..\n");
 80005b6:	485f      	ldr	r0, [pc, #380]	; (8000734 <SerialMonitor+0x32c>)
 80005b8:	f7ff fe81 	bl	80002be <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 80005bc:	2064      	movs	r0, #100	; 0x64
 80005be:	f7ff fe87 	bl	80002d0 <Delay>
 80005c2:	e105      	b.n	80007d0 <SerialMonitor+0x3c8>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 80005c4:	4638      	mov	r0, r7
 80005c6:	495c      	ldr	r1, [pc, #368]	; (8000738 <SerialMonitor+0x330>)
 80005c8:	2205      	movs	r2, #5
 80005ca:	f7ff fe97 	bl	80002fc <StringCompare>
 80005ce:	b148      	cbz	r0, 80005e4 <SerialMonitor+0x1dc>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005d0:	4b5a      	ldr	r3, [pc, #360]	; (800073c <SerialMonitor+0x334>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005d2:	f8d3 9000 	ldr.w	r9, [r3]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005d6:	f000 fda1 	bl	800111c <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005da:	2064      	movs	r0, #100	; 0x64
 80005dc:	f7ff fe78 	bl	80002d0 <Delay>
				Jump_To_Application();
 80005e0:	47c8      	blx	r9
 80005e2:	e0f5      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005e4:	4638      	mov	r0, r7
 80005e6:	4956      	ldr	r1, [pc, #344]	; (8000740 <SerialMonitor+0x338>)
 80005e8:	2206      	movs	r2, #6
 80005ea:	f7ff fe87 	bl	80002fc <StringCompare>
 80005ee:	b110      	cbz	r0, 80005f6 <SerialMonitor+0x1ee>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005f0:	f000 ff56 	bl	80014a0 <NVIC_GenerateSystemReset>
 80005f4:	e0ec      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005f6:	4638      	mov	r0, r7
 80005f8:	4952      	ldr	r1, [pc, #328]	; (8000744 <SerialMonitor+0x33c>)
 80005fa:	2207      	movs	r2, #7
 80005fc:	f7ff fe7e 	bl	80002fc <StringCompare>
 8000600:	2800      	cmp	r0, #0
 8000602:	f000 80d0 	beq.w	80007a6 <SerialMonitor+0x39e>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 8000606:	4850      	ldr	r0, [pc, #320]	; (8000748 <SerialMonitor+0x340>)
 8000608:	f7ff fe59 	bl	80002be <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 800060c:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 8000610:	293d      	cmp	r1, #61	; 0x3d
 8000612:	d002      	beq.n	800061a <SerialMonitor+0x212>
 8000614:	292a      	cmp	r1, #42	; 0x2a
 8000616:	f040 80db 	bne.w	80007d0 <SerialMonitor+0x3c8>

					if(gbCount == 9){
 800061a:	7a23      	ldrb	r3, [r4, #8]
 800061c:	2b09      	cmp	r3, #9
 800061e:	d107      	bne.n	8000630 <SerialMonitor+0x228>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 8000620:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8000624:	3b30      	subs	r3, #48	; 0x30
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b09      	cmp	r3, #9
 800062a:	bf98      	it	ls
 800062c:	4698      	movls	r8, r3
 800062e:	e013      	b.n	8000658 <SerialMonitor+0x250>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 8000630:	2b0a      	cmp	r3, #10
 8000632:	d111      	bne.n	8000658 <SerialMonitor+0x250>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 8000634:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8000638:	3a30      	subs	r2, #48	; 0x30
 800063a:	b2d3      	uxtb	r3, r2
 800063c:	2b09      	cmp	r3, #9
 800063e:	d80b      	bhi.n	8000658 <SerialMonitor+0x250>
 8000640:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8000644:	3b30      	subs	r3, #48	; 0x30
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b09      	cmp	r3, #9
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 800064a:	bf9e      	ittt	ls
 800064c:	eb02 0882 	addls.w	r8, r2, r2, lsl #2
 8000650:	eb03 0848 	addls.w	r8, r3, r8, lsl #1
 8000654:	fa5f f888 	uxtbls.w	r8, r8
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000658:	293d      	cmp	r1, #61	; 0x3d
 800065a:	d106      	bne.n	800066a <SerialMonitor+0x262>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800065c:	4b3b      	ldr	r3, [pc, #236]	; (800074c <SerialMonitor+0x344>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 800065e:	f108 0101 	add.w	r1, r8, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 8000662:	2001      	movs	r0, #1
 8000664:	fb93 f1f1 	sdiv	r1, r3, r1
 8000668:	e008      	b.n	800067c <SerialMonitor+0x274>
 800066a:	f1b8 0f08 	cmp.w	r8, #8
 800066e:	bf96      	itet	ls
 8000670:	4b37      	ldrls	r3, [pc, #220]	; (8000750 <SerialMonitor+0x348>)
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000672:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000676:	f853 1028 	ldrls.w	r1, [r3, r8, lsl #2]
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 800067a:	2001      	movs	r0, #1
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800067c:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 800075c <SerialMonitor+0x354>
 8000680:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8000760 <SerialMonitor+0x358>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000684:	f7ff fe64 	bl	8000350 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
 8000688:	2300      	movs	r3, #0
 800068a:	8033      	strh	r3, [r6, #0]
 800068c:	802b      	strh	r3, [r5, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800068e:	f88a 3000 	strb.w	r3, [sl]
 8000692:	f88b 3000 	strb.w	r3, [fp]
					USB_Rx_Cnt = 0;
 8000696:	f8a9 3000 	strh.w	r3, [r9]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <SerialMonitor+0x324>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b29b      	uxth	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d065      	beq.n	8000770 <SerialMonitor+0x368>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 80006a4:	9a01      	ldr	r2, [sp, #4]
 80006a6:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <SerialMonitor+0x30c>)
 80006a8:	7812      	ldrb	r2, [r2, #0]
 80006aa:	2a21      	cmp	r2, #33	; 0x21
 80006ac:	d10f      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006ae:	785a      	ldrb	r2, [r3, #1]
 80006b0:	2a21      	cmp	r2, #33	; 0x21
 80006b2:	d10c      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	2b21      	cmp	r3, #33	; 0x21
 80006b8:	d109      	bne.n	80006ce <SerialMonitor+0x2c6>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
								USB_Rx_Cnt = 0;
 80006ba:	4a1c      	ldr	r2, [pc, #112]	; (800072c <SerialMonitor+0x324>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 80006bc:	2300      	movs	r3, #0
 80006be:	8033      	strh	r3, [r6, #0]
 80006c0:	802b      	strh	r3, [r5, #0]
								USB_Rx_Cnt = 0;
 80006c2:	8013      	strh	r3, [r2, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 80006c4:	f88a 3000 	strb.w	r3, [sl]
 80006c8:	f88b 3000 	strb.w	r3, [fp]
								break;
 80006cc:	e080      	b.n	80007d0 <SerialMonitor+0x3c8>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 80006ce:	480d      	ldr	r0, [pc, #52]	; (8000704 <SerialMonitor+0x2fc>)
 80006d0:	2120      	movs	r1, #32
 80006d2:	f000 fe61 	bl	8001398 <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 80006d6:	f04f 0900 	mov.w	r9, #0
 80006da:	4b14      	ldr	r3, [pc, #80]	; (800072c <SerialMonitor+0x324>)
 80006dc:	881a      	ldrh	r2, [r3, #0]
 80006de:	b292      	uxth	r2, r2
 80006e0:	4591      	cmp	r9, r2
 80006e2:	da3f      	bge.n	8000764 <SerialMonitor+0x35c>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006e4:	9b01      	ldr	r3, [sp, #4]
 80006e6:	481b      	ldr	r0, [pc, #108]	; (8000754 <SerialMonitor+0x34c>)
 80006e8:	f813 1009 	ldrb.w	r1, [r3, r9]
 80006ec:	f001 f92c 	bl	8001948 <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006f0:	4818      	ldr	r0, [pc, #96]	; (8000754 <SerialMonitor+0x34c>)
 80006f2:	2140      	movs	r1, #64	; 0x40
 80006f4:	f001 f930 	bl	8001958 <USART_GetFlagStatus>
 80006f8:	2800      	cmp	r0, #0
 80006fa:	d0f9      	beq.n	80006f0 <SerialMonitor+0x2e8>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006fc:	f109 0901 	add.w	r9, r9, #1
 8000700:	e7eb      	b.n	80006da <SerialMonitor+0x2d2>
 8000702:	bf00      	nop
 8000704:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000708:	20000190 	mulcs	r0, r0, r1
 800070c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000710:	200000e4 	andcs	r0, r0, r4, ror #1
 8000714:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000718:	0800278f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, r9, sl, sp}
 800071c:	08003000 	stmdaeq	r0, {ip, sp}
 8000720:	0801fc00 	stmdaeq	r1, {sl, fp, ip, sp, lr, pc}
 8000724:	080027f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp}
 8000728:	08002795 	stmdaeq	r0, {r0, r2, r4, r7, r8, r9, sl, sp}
 800072c:	20000112 	andcs	r0, r0, r2, lsl r1
 8000730:	0800279e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sl, sp}
 8000734:	080027a9 	stmdaeq	r0, {r0, r3, r5, r7, r8, r9, sl, sp}
 8000738:	080027b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, sl, sp}
 800073c:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000740:	080027b7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp}
 8000744:	080027be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp}
 8000748:	080027c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, sp}
 800074c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000750:	080026b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, sp}
 8000754:	40013800 	andmi	r3, r1, r0, lsl #16
 8000758:	20000000 	andcs	r0, r0, r0
 800075c:	20000135 	andcs	r0, r0, r5, lsr r1
 8000760:	200006a4 	andcs	r0, r0, r4, lsr #13
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000764:	2200      	movs	r2, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000766:	481f      	ldr	r0, [pc, #124]	; (80007e4 <SerialMonitor+0x3dc>)
 8000768:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 800076a:	801a      	strh	r2, [r3, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 800076c:	f000 fe16 	bl	800139c <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 8000770:	4b1d      	ldr	r3, [pc, #116]	; (80007e8 <SerialMonitor+0x3e0>)
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <SerialMonitor+0x3e4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	d08e      	beq.n	800069a <SerialMonitor+0x292>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 800077c:	4b1a      	ldr	r3, [pc, #104]	; (80007e8 <SerialMonitor+0x3e0>)
 800077e:	7819      	ldrb	r1, [r3, #0]
 8000780:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <SerialMonitor+0x3e4>)
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	4291      	cmp	r1, r2
 8000786:	d088      	beq.n	800069a <SerialMonitor+0x292>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	9302      	str	r3, [sp, #8]
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	1c51      	adds	r1, r2, #1
 8000790:	b2c9      	uxtb	r1, r1
 8000792:	7019      	strb	r1, [r3, #0]
 8000794:	4916      	ldr	r1, [pc, #88]	; (80007f0 <SerialMonitor+0x3e8>)
 8000796:	5c88      	ldrb	r0, [r1, r2]
 8000798:	f000 fcdc 	bl	8001154 <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 800079c:	9b02      	ldr	r3, [sp, #8]
 800079e:	781a      	ldrb	r2, [r3, #0]
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e7ea      	b.n	800077c <SerialMonitor+0x374>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 80007a6:	4638      	mov	r0, r7
 80007a8:	4912      	ldr	r1, [pc, #72]	; (80007f4 <SerialMonitor+0x3ec>)
 80007aa:	2207      	movs	r2, #7
 80007ac:	f7ff fda6 	bl	80002fc <StringCompare>
 80007b0:	b108      	cbz	r0, 80007b6 <SerialMonitor+0x3ae>
				USB_TxDString("CM-904\n");
 80007b2:	4811      	ldr	r0, [pc, #68]	; (80007f8 <SerialMonitor+0x3f0>)
 80007b4:	e00a      	b.n	80007cc <SerialMonitor+0x3c4>
			}
			else{
				TxDString("No IDE Command!\r\n");
 80007b6:	4811      	ldr	r0, [pc, #68]	; (80007fc <SerialMonitor+0x3f4>)
 80007b8:	f7ff fd4a 	bl	8000250 <TxDString>
 80007bc:	e008      	b.n	80007d0 <SerialMonitor+0x3c8>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 80007be:	2b41      	cmp	r3, #65	; 0x41
 80007c0:	d106      	bne.n	80007d0 <SerialMonitor+0x3c8>
 80007c2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 80007c6:	2b54      	cmp	r3, #84	; 0x54
 80007c8:	d102      	bne.n	80007d0 <SerialMonitor+0x3c8>
				USB_TxDString("OK\n");
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <SerialMonitor+0x3f8>)
 80007cc:	f7ff fd77 	bl	80002be <USB_TxDString>
			}
		}
		gbCount = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	7223      	strb	r3, [r4, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 80007d4:	2200      	movs	r2, #0
 80007d6:	54fa      	strb	r2, [r7, r3]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 80007d8:	3301      	adds	r3, #1
 80007da:	2b10      	cmp	r3, #16
 80007dc:	d1fa      	bne.n	80007d4 <SerialMonitor+0x3cc>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 80007de:	8032      	strh	r2, [r6, #0]
 80007e0:	802a      	strh	r2, [r5, #0]
 80007e2:	e628      	b.n	8000436 <SerialMonitor+0x2e>
 80007e4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007e8:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007ec:	20000135 	andcs	r0, r0, r5, lsr r1
 80007f0:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007f4:	080027d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, sp}
 80007f8:	080027de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp}
 80007fc:	080027e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sl, sp}
 8000800:	080027f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, sp}

08000804 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8000804:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8000806:	f000 fe57 	bl	80014b8 <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 800080a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800080e:	f000 fe71 	bl	80014f4 <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000812:	f000 ff57 	bl	80016c4 <RCC_WaitForHSEStartUp>
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 8000818:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800081a:	4604      	mov	r4, r0
 800081c:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 800081e:	d00a      	beq.n	8000836 <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 8000820:	f244 001d 	movw	r0, #16413	; 0x401d
 8000824:	2101      	movs	r1, #1
 8000826:	f000 ff09 	bl	800163c <RCC_APB2PeriphClockCmd>
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 800082a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 800082e:	4817      	ldr	r0, [pc, #92]	; (800088c <RCC_Configuration+0x88>)
 8000830:	2101      	movs	r1, #1
 8000832:	f000 bf0f 	b.w	8001654 <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8000836:	2010      	movs	r0, #16
 8000838:	f000 fcae 	bl	8001198 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 800083c:	2002      	movs	r0, #2
 800083e:	f000 fc9f 	bl	8001180 <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8000842:	2000      	movs	r0, #0
 8000844:	f000 fe94 	bl	8001570 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000848:	2000      	movs	r0, #0
 800084a:	f000 fea5 	bl	8001598 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 800084e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000852:	f000 fe97 	bl	8001584 <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000856:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800085a:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800085e:	f000 fe65 	bl	800152c <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 8000862:	4620      	mov	r0, r4
 8000864:	f000 fe6c 	bl	8001540 <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000868:	2039      	movs	r0, #57	; 0x39
 800086a:	f000 ff17 	bl	800169c <RCC_GetFlagStatus>
 800086e:	2800      	cmp	r0, #0
 8000870:	d0fa      	beq.n	8000868 <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000872:	2002      	movs	r0, #2
 8000874:	f000 fe6a 	bl	800154c <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000878:	2000      	movs	r0, #0
 800087a:	f000 fe97 	bl	80015ac <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 800087e:	f000 fe6f 	bl	8001560 <RCC_GetSYSCLKSource>
 8000882:	2808      	cmp	r0, #8
 8000884:	d1fb      	bne.n	800087e <RCC_Configuration+0x7a>
 8000886:	e7cb      	b.n	8000820 <RCC_Configuration+0x1c>
 8000888:	20000134 	andcs	r0, r0, r4, lsr r1
 800088c:	10820001 	addne	r0, r2, r1

08000890 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000894:	4c3c      	ldr	r4, [pc, #240]	; (8000988 <GPIO_Configuration+0xf8>)


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000896:	4d3d      	ldr	r5, [pc, #244]	; (800098c <GPIO_Configuration+0xfc>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000898:	f04f 0804 	mov.w	r8, #4


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 800089c:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800089e:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008a0:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008a2:	4620      	mov	r0, r4
 80008a4:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008a6:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008aa:	f88d 3007 	strb.w	r3, [sp, #7]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 80008ae:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008b2:	f000 fd1d 	bl	80012f0 <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008b6:	2308      	movs	r3, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008b8:	eb0d 0108 	add.w	r1, sp, r8
 80008bc:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008c2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008c6:	f04f 0918 	mov.w	r9, #24


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ca:	f000 fd11 	bl	80012f0 <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ce:	eb0d 0108 	add.w	r1, sp, r8
 80008d2:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008d4:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008d8:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008dc:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e0:	f000 fd06 	bl	80012f0 <GPIO_Init>


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e4:	eb0d 0108 	add.w	r1, sp, r8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ec:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008ee:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008f2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008f6:	f000 fcfb 	bl	80012f0 <GPIO_Init>

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80008fa:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008fe:	eb0d 0108 	add.w	r1, sp, r8
 8000902:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000904:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000908:	2510      	movs	r5, #16
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800090a:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800090e:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000912:	f000 fced 	bl	80012f0 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000916:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8000994 <GPIO_Configuration+0x104>
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800091a:	eb0d 0108 	add.w	r1, sp, r8
 800091e:	4620      	mov	r0, r4

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 8000920:	2720      	movs	r7, #32
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000922:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000926:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800092a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800092e:	f000 fcdf 	bl	80012f0 <GPIO_Init>

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000932:	eb0d 0108 	add.w	r1, sp, r8
 8000936:	4620      	mov	r0, r4

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000938:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 800093c:	f8ad 7004 	strh.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000940:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000944:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000948:	f000 fcd2 	bl	80012f0 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 800094c:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800094e:	4648      	mov	r0, r9
 8000950:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000952:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000956:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800095a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800095e:	f000 fcc7 	bl	80012f0 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000962:	4648      	mov	r0, r9
 8000964:	4641      	mov	r1, r8
 8000966:	f000 fd17 	bl	8001398 <GPIO_SetBits>
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
	*/

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800096a:	4620      	mov	r0, r4
 800096c:	4629      	mov	r1, r5
 800096e:	f000 fd13 	bl	8001398 <GPIO_SetBits>
	GPIO_ResetBits(ST_PORT_LED, ST_PIN_LED);	// ST LED Off
 8000972:	4620      	mov	r0, r4
 8000974:	4639      	mov	r1, r7
 8000976:	f000 fd11 	bl	800139c <GPIO_ResetBits>

	/* Configure USART1 Remap enable */
	//GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);	// chcbaram
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <GPIO_Configuration+0x100>)
 800097c:	4631      	mov	r1, r6
 800097e:	f000 fd0f 	bl	80013a0 <GPIO_PinRemapConfig>


}
 8000982:	b003      	add	sp, #12
 8000984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000988:	40010c00 	andmi	r0, r1, r0, lsl #24
 800098c:	40010800 	andmi	r0, r1, r0, lsl #16
 8000990:	00300100 	eorseq	r0, r0, r0, lsl #2
 8000994:	40011000 	andmi	r1, r1, r0

08000998 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8000998:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800099a:	2100      	movs	r1, #0
 800099c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80009a0:	f000 fd74 	bl	800148c <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009a4:	f44f 60a0 	mov.w	r0, #1280	; 0x500

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009a8:	2401      	movs	r4, #1
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009aa:	f000 fd23 	bl	80013f4 <NVIC_PriorityGroupConfig>


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009ae:	2500      	movs	r5, #0
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b0:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 80009b2:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b4:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009b8:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009bc:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009c0:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009c4:	f000 fd20 	bl	8001408 <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009c8:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009ca:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009cc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009d0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009d4:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009d8:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009dc:	f000 fd14 	bl	8001408 <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e0:	2326      	movs	r3, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e2:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009e8:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009ec:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009f0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009f4:	f000 fd08 	bl	8001408 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009f8:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009fa:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009fc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000a00:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000a04:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000a08:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a0c:	f000 fcfc 	bl	8001408 <NVIC_Init>

}
 8000a10:	b003      	add	sp, #12
 8000a12:	bd30      	pop	{r4, r5, pc}

08000a14 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000a14:	b570      	push	{r4, r5, r6, lr}
	/* System Clocks Configuration */
	RCC_Configuration();
 8000a16:	f7ff fef5 	bl	8000804 <RCC_Configuration>

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8000a1a:	4c3b      	ldr	r4, [pc, #236]	; (8000b08 <main+0xf4>)
	RCC_Configuration();

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8000a1c:	493b      	ldr	r1, [pc, #236]	; (8000b0c <main+0xf8>)
	/* System Clocks Configuration */
	RCC_Configuration();

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
 8000a1e:	4a3c      	ldr	r2, [pc, #240]	; (8000b10 <main+0xfc>)
 8000a20:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 8000a24:	6013      	str	r3, [r2, #0]
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8000a26:	6051      	str	r1, [r2, #4]
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8000a28:	6023      	str	r3, [r4, #0]
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
 8000a2a:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
 8000a2e:	4a39      	ldr	r2, [pc, #228]	; (8000b14 <main+0x100>)
 8000a30:	4b39      	ldr	r3, [pc, #228]	; (8000b18 <main+0x104>)
 8000a32:	601a      	str	r2, [r3, #0]


	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a34:	f7ff ff2c 	bl	8000890 <GPIO_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8000a38:	f7ff ffae 	bl	8000998 <NVIC_Configuration>

	Timer_Configuration();
 8000a3c:	f7ff fbcc 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a40:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a44:	f000 fe9c 	bl	8001780 <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f000 feb3 	bl	80017b4 <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a4e:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a52:	f000 fc3b 	bl	80012cc <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a56:	2000      	movs	r0, #0
 8000a58:	f000 fc3e 	bl	80012d8 <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a5c:	200a      	movs	r0, #10
 8000a5e:	f000 fc41 	bl	80012e4 <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
 8000a62:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000a66:	2001      	movs	r0, #1
 8000a68:	f7ff fc72 	bl	8000350 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000a6c:	4a2b      	ldr	r2, [pc, #172]	; (8000b1c <main+0x108>)
 8000a6e:	2300      	movs	r3, #0
 8000a70:	8013      	strh	r3, [r2, #0]
 8000a72:	4a2b      	ldr	r2, [pc, #172]	; (8000b20 <main+0x10c>)
	Delay(70);
 8000a74:	2046      	movs	r0, #70	; 0x46



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
	USART_BUFFER_CLEAR;
 8000a76:	8013      	strh	r3, [r2, #0]
	Delay(70);
 8000a78:	f7ff fc2a 	bl	80002d0 <Delay>

	/* USB Init */
	USB_Init();
 8000a7c:	f000 ffbe 	bl	80019fc <USB_Init>


	TxDString("Boot Start.. V151001\r\n");
 8000a80:	4828      	ldr	r0, [pc, #160]	; (8000b24 <main+0x110>)
 8000a82:	f7ff fbe5 	bl	8000250 <TxDString>


	if(GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET )
 8000a86:	4620      	mov	r0, r4
 8000a88:	2101      	movs	r1, #1
 8000a8a:	f000 fc7f 	bl	800138c <GPIO_ReadInputDataBit>
 8000a8e:	2801      	cmp	r0, #1
 8000a90:	d102      	bne.n	8000a98 <main+0x84>
		TxDString("Detect Pin!\r\n");
 8000a92:	4825      	ldr	r0, [pc, #148]	; (8000b28 <main+0x114>)
 8000a94:	f7ff fbdc 	bl	8000250 <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a98:	4d24      	ldr	r5, [pc, #144]	; (8000b2c <main+0x118>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a9a:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a9c:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a9e:	f000 fdfd 	bl	800169c <RCC_GetFlagStatus>
 8000aa2:	4604      	mov	r4, r0
 8000aa4:	b110      	cbz	r0, 8000aac <main+0x98>
	{


		RCC_ClearFlag();
 8000aa6:	f000 fe25 	bl	80016f4 <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000aaa:	e024      	b.n	8000af6 <main+0xe2>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000aac:	4816      	ldr	r0, [pc, #88]	; (8000b08 <main+0xf4>)
 8000aae:	2101      	movs	r1, #1
 8000ab0:	f000 fc6c 	bl	800138c <GPIO_ReadInputDataBit>
 8000ab4:	2801      	cmp	r0, #1
 8000ab6:	d0f6      	beq.n	8000aa6 <main+0x92>
 8000ab8:	3601      	adds	r6, #1
 8000aba:	d0f4      	beq.n	8000aa6 <main+0x92>

	/* Else case, execute user application that downloaded previously*/
	pFunction Jump_To_Application;
	u32 JumpAddress;

	JumpAddress =  *(u32 *)(FLASH_START_ADDRESS+ 4);
 8000abc:	682d      	ldr	r5, [r5, #0]
//#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("\r\n Go: 0x");
 8000abe:	481c      	ldr	r0, [pc, #112]	; (8000b30 <main+0x11c>)
 8000ac0:	f7ff fbc6 	bl	8000250 <TxDString>
	TxDHex32(JumpAddress);
 8000ac4:	4628      	mov	r0, r5
 8000ac6:	f7ff fbf0 	bl	80002aa <TxDHex32>
	TxDString("\r\n");
 8000aca:	481a      	ldr	r0, [pc, #104]	; (8000b34 <main+0x120>)
 8000acc:	f7ff fbc0 	bl	8000250 <TxDString>
//#endif

	Delay(100);
 8000ad0:	2064      	movs	r0, #100	; 0x64
 8000ad2:	f7ff fbfd 	bl	80002d0 <Delay>
	PowerOff();
 8000ad6:	f000 fb0f 	bl	80010f8 <PowerOff>
	Delay(100);
 8000ada:	2064      	movs	r0, #100	; 0x64
 8000adc:	f7ff fbf8 	bl	80002d0 <Delay>


	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000ae0:	4a15      	ldr	r2, [pc, #84]	; (8000b38 <main+0x124>)
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000ae2:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <main+0x128>)
	Delay(100);


	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000ae4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ae8:	6011      	str	r1, [r2, #0]
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000aea:	6019      	str	r1, [r3, #0]
	REG_RCC_APB1RSTR = 0x00000000;
 8000aec:	6014      	str	r4, [r2, #0]
	REG_RCC_APB2RSTR = 0x00000000;
 8000aee:	601c      	str	r4, [r3, #0]


	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000af0:	47a8      	blx	r5
	return 0;
}
 8000af2:	4620      	mov	r0, r4
 8000af4:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <main+0x12c>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	2b05      	cmp	r3, #5
 8000afc:	d1fb      	bne.n	8000af6 <main+0xe2>
//#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
 8000afe:	4811      	ldr	r0, [pc, #68]	; (8000b44 <main+0x130>)
 8000b00:	f7ff fba6 	bl	8000250 <TxDString>
//#endif
		SerialMonitor();
 8000b04:	f7ff fc80 	bl	8000408 <SerialMonitor>
 8000b08:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000b0c:	333334b3 	teqcc	r3, #-1291845632	; 0xb3000000
 8000b10:	40010800 	andmi	r0, r1, r0, lsl #16
 8000b14:	33444444 	movtcc	r4, #17476	; 0x4444
 8000b18:	40011004 	andmi	r1, r1, r4
 8000b1c:	20000190 	mulcs	r0, r0, r1
 8000b20:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000b24:	080027fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, sp}
 8000b28:	08002813 	stmdaeq	r0, {r0, r1, r4, fp, sp}
 8000b2c:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000b30:	08002838 	stmdaeq	r0, {r3, r4, r5, fp, sp}
 8000b34:	080027f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp}
 8000b38:	40021010 	andmi	r1, r2, r0, lsl r0
 8000b3c:	4002100c 	andmi	r1, r2, ip
 8000b40:	20000124 	andcs	r0, r0, r4, lsr #2
 8000b44:	08002821 	stmdaeq	r0, {r0, r5, fp, sp}

08000b48 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000b48:	4770      	bx	lr

08000b4a <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000b4a:	4770      	bx	lr

08000b4c <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000b4c:	4770      	bx	lr

08000b4e <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000b4e:	4770      	bx	lr

08000b50 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000b50:	4770      	bx	lr

08000b52 <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000b52:	4770      	bx	lr

08000b54 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000b54:	4770      	bx	lr

08000b56 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000b56:	4770      	bx	lr

08000b58 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <SysTickHandler+0x10>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	b112      	cbz	r2, 8000b64 <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	3a01      	subs	r2, #1
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	20000138 	andcs	r0, r0, r8, lsr r1

08000b6c <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000b6c:	4770      	bx	lr

08000b6e <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000b6e:	4770      	bx	lr

08000b70 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000b70:	4770      	bx	lr

08000b72 <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000b72:	4770      	bx	lr

08000b74 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000b74:	4770      	bx	lr

08000b76 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000b76:	4770      	bx	lr

08000b78 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000b78:	4770      	bx	lr

08000b7a <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000b7a:	4770      	bx	lr

08000b7c <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000b7c:	4770      	bx	lr

08000b7e <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000b7e:	4770      	bx	lr

08000b80 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000b80:	4770      	bx	lr

08000b82 <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000b82:	4770      	bx	lr

08000b84 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000b84:	4770      	bx	lr

08000b86 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000b86:	f000 b91d 	b.w	8000dc4 <__USBCDC_ISR>

08000b8a <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000b8a:	4770      	bx	lr

08000b8c <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000b8c:	4770      	bx	lr

08000b8e <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000b8e:	4770      	bx	lr

08000b90 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000b90:	4770      	bx	lr

08000b92 <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000b92:	4770      	bx	lr

08000b94 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000b94:	4770      	bx	lr

08000b96 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000b96:	4770      	bx	lr

08000b98 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000b98:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000b9a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	f000 fdea 	bl	8001778 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000ba4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000ba8:	f7ff bb0c 	b.w	80001c4 <Interrupt1ms>

08000bac <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000bac:	4770      	bx	lr

08000bae <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000bae:	4770      	bx	lr

08000bb0 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000bb0:	4770      	bx	lr

08000bb2 <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000bb2:	4770      	bx	lr

08000bb4 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000bb4:	4770      	bx	lr

08000bb6 <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000bb6:	4770      	bx	lr

08000bb8 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000bb8:	4770      	bx	lr

08000bba <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000bba:	4770      	bx	lr

08000bbc <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000bbc:	b510      	push	{r4, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000bbe:	4809      	ldr	r0, [pc, #36]	; (8000be4 <USART1_IRQHandler+0x28>)
 8000bc0:	f240 5125 	movw	r1, #1317	; 0x525
 8000bc4:	f000 fed2 	bl	800196c <USART_GetITStatus>
 8000bc8:	b158      	cbz	r0, 8000be2 <USART1_IRQHandler+0x26>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000bca:	4a07      	ldr	r2, [pc, #28]	; (8000be8 <USART1_IRQHandler+0x2c>)
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <USART1_IRQHandler+0x28>)
 8000bce:	7814      	ldrb	r4, [r2, #0]
 8000bd0:	b2e4      	uxtb	r4, r4
 8000bd2:	1c63      	adds	r3, r4, #1
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	7013      	strb	r3, [r2, #0]
 8000bd8:	f000 feba 	bl	8001950 <USART_ReceiveData>
 8000bdc:	4b03      	ldr	r3, [pc, #12]	; (8000bec <USART1_IRQHandler+0x30>)
 8000bde:	b2c0      	uxtb	r0, r0
 8000be0:	5518      	strb	r0, [r3, r4]
 8000be2:	bd10      	pop	{r4, pc}
 8000be4:	40013800 	andmi	r3, r1, r0, lsl #16
 8000be8:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000bec:	200005a4 	andcs	r0, r0, r4, lsr #11

08000bf0 <USART2_IRQHandler>:


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000bf0:	490a      	ldr	r1, [pc, #40]	; (8000c1c <USART2_IRQHandler+0x2c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000bf2:	b538      	push	{r3, r4, r5, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000bf4:	880b      	ldrh	r3, [r1, #0]
 8000bf6:	4d0a      	ldr	r5, [pc, #40]	; (8000c20 <USART2_IRQHandler+0x30>)
 8000bf8:	b29b      	uxth	r3, r3
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	b292      	uxth	r2, r2
 8000bfe:	4628      	mov	r0, r5
 8000c00:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8000c04:	800a      	strh	r2, [r1, #0]
 8000c06:	f000 fea3 	bl	8001950 <USART_ReceiveData>
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <USART2_IRQHandler+0x34>)
 8000c0c:	b2c0      	uxtb	r0, r0
 8000c0e:	5518      	strb	r0, [r3, r4]
	sr = USART2->SR;
 8000c10:	882b      	ldrh	r3, [r5, #0]
 8000c12:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <USART2_IRQHandler+0x38>)
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	6013      	str	r3, [r2, #0]
 8000c18:	bd38      	pop	{r3, r4, r5, pc}
 8000c1a:	bf00      	nop
 8000c1c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000c20:	40004400 	andmi	r4, r0, r0, lsl #8
 8000c24:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000c28:	2000010c 	andcs	r0, r0, ip, lsl #2

08000c2c <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000c2c:	4770      	bx	lr

08000c2e <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000c2e:	4770      	bx	lr

08000c30 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000c30:	4770      	bx	lr

08000c32 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000c32:	4770      	bx	lr

08000c34 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000c34:	4770      	bx	lr

08000c36 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000c36:	4770      	bx	lr

08000c38 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000c38:	4770      	bx	lr

08000c3a <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000c3a:	4770      	bx	lr

08000c3c <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000c3c:	4770      	bx	lr

08000c3e <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000c3e:	4770      	bx	lr

08000c40 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000c40:	4770      	bx	lr

08000c42 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000c42:	4770      	bx	lr

08000c44 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000c44:	4770      	bx	lr

08000c46 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000c46:	4770      	bx	lr

08000c48 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000c48:	4770      	bx	lr

08000c4a <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000c4a:	4770      	bx	lr

08000c4c <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000c4c:	4770      	bx	lr

08000c4e <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000c4e:	4770      	bx	lr

08000c50 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000c50:	4770      	bx	lr

08000c52 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000c52:	4770      	bx	lr

08000c54 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000c54:	4770      	bx	lr
	...

08000c58 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000c58:	4b01      	ldr	r3, [pc, #4]	; (8000c60 <EP1_IN_Callback+0x8>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	4770      	bx	lr
 8000c60:	20000110 	andcs	r0, r0, r0, lsl r1

08000c64 <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c68:	4b37      	ldr	r3, [pc, #220]	; (8000d48 <WriteFlash64+0xe4>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c6a:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c6c:	781b      	ldrb	r3, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c6e:	4606      	mov	r6, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c70:	2b01      	cmp	r3, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c72:	460f      	mov	r7, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c74:	d064      	beq.n	8000d40 <WriteFlash64+0xdc>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000c76:	f001 0403 	and.w	r4, r1, #3
 8000c7a:	f1c4 0404 	rsb	r4, r4, #4
 8000c7e:	b2e4      	uxtb	r4, r4

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c80:	2500      	movs	r5, #0
 8000c82:	42bd      	cmp	r5, r7
 8000c84:	d24c      	bcs.n	8000d20 <WriteFlash64+0xbc>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000c86:	f105 0902 	add.w	r9, r5, #2
 8000c8a:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000c8e:	f105 0a03 	add.w	sl, r5, #3
 8000c92:	f816 200a 	ldrb.w	r2, [r6, sl]
 8000c96:	f105 0801 	add.w	r8, r5, #1
 8000c9a:	041b      	lsls	r3, r3, #16
 8000c9c:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8000ca0:	f816 2008 	ldrb.w	r2, [r6, r8]
 8000ca4:	eb06 0b05 	add.w	fp, r6, r5
 8000ca8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000cac:	5d72      	ldrb	r2, [r6, r5]
 8000cae:	4413      	add	r3, r2
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000cb0:	4a26      	ldr	r2, [pc, #152]	; (8000d4c <WriteFlash64+0xe8>)
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	6810      	ldr	r0, [r2, #0]
 8000cb6:	9201      	str	r2, [sp, #4]
 8000cb8:	9300      	str	r3, [sp, #0]
 8000cba:	f000 fae3 	bl	8001284 <FLASH_ProgramWord>

		if( (*(vu32*)gwAddressPointer) != data )
 8000cbe:	9a01      	ldr	r2, [sp, #4]
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000cc0:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000cc4:	6811      	ldr	r1, [r2, #0]
 8000cc6:	9b00      	ldr	r3, [sp, #0]
 8000cc8:	6809      	ldr	r1, [r1, #0]
 8000cca:	4299      	cmp	r1, r3
 8000ccc:	d001      	beq.n	8000cd2 <WriteFlash64+0x6e>
		{
			USB_TxDString("\r\n Download Failed!");
 8000cce:	4820      	ldr	r0, [pc, #128]	; (8000d50 <WriteFlash64+0xec>)
 8000cd0:	e004      	b.n	8000cdc <WriteFlash64+0x78>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000cd2:	6811      	ldr	r1, [r2, #0]
 8000cd4:	4b1f      	ldr	r3, [pc, #124]	; (8000d54 <WriteFlash64+0xf0>)
 8000cd6:	4299      	cmp	r1, r3
 8000cd8:	d903      	bls.n	8000ce2 <WriteFlash64+0x7e>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000cda:	481f      	ldr	r0, [pc, #124]	; (8000d58 <WriteFlash64+0xf4>)
 8000cdc:	f7ff faef 	bl	80002be <USB_TxDString>
			break;
 8000ce0:	e01e      	b.n	8000d20 <WriteFlash64+0xbc>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000ce2:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000ce6:	2b04      	cmp	r3, #4
 8000ce8:	d001      	beq.n	8000cee <WriteFlash64+0x8a>
		{
			USB_TxDString("\r\n flash writing error!");
 8000cea:	481c      	ldr	r0, [pc, #112]	; (8000d5c <WriteFlash64+0xf8>)
 8000cec:	e7f6      	b.n	8000cdc <WriteFlash64+0x78>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000cee:	6813      	ldr	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cf0:	481b      	ldr	r0, [pc, #108]	; (8000d60 <WriteFlash64+0xfc>)
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000cf2:	3304      	adds	r3, #4
 8000cf4:	6013      	str	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cf6:	f816 100a 	ldrb.w	r1, [r6, sl]
 8000cfa:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000cfe:	6802      	ldr	r2, [r0, #0]
 8000d00:	440b      	add	r3, r1
 8000d02:	f816 1008 	ldrb.w	r1, [r6, r8]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000d06:	3504      	adds	r5, #4
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d08:	440b      	add	r3, r1
 8000d0a:	f89b 1000 	ldrb.w	r1, [fp]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000d0e:	b2ad      	uxth	r5, r5
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d10:	440b      	add	r3, r1
 8000d12:	4413      	add	r3, r2
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000d14:	4a13      	ldr	r2, [pc, #76]	; (8000d64 <WriteFlash64+0x100>)
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d16:	6003      	str	r3, [r0, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000d18:	6813      	ldr	r3, [r2, #0]
 8000d1a:	3304      	adds	r3, #4
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	e7b0      	b.n	8000c82 <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000d20:	2c04      	cmp	r4, #4
 8000d22:	d00d      	beq.n	8000d40 <WriteFlash64+0xdc>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000d24:	4a0f      	ldr	r2, [pc, #60]	; (8000d64 <WriteFlash64+0x100>)
 8000d26:	6813      	ldr	r3, [r2, #0]
 8000d28:	1b1b      	subs	r3, r3, r4
 8000d2a:	6013      	str	r3, [r2, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d2c:	4a0c      	ldr	r2, [pc, #48]	; (8000d60 <WriteFlash64+0xfc>)
 8000d2e:	1b29      	subs	r1, r5, r4
 8000d30:	6813      	ldr	r3, [r2, #0]
 8000d32:	5c71      	ldrb	r1, [r6, r1]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000d34:	3c01      	subs	r4, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d36:	1a5b      	subs	r3, r3, r1
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d38:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d3c:	6013      	str	r3, [r2, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d3e:	d1f5      	bne.n	8000d2c <WriteFlash64+0xc8>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000d40:	2000      	movs	r0, #0
 8000d42:	b005      	add	sp, #20
 8000d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d48:	20000000 	andcs	r0, r0, r0
 8000d4c:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000d50:	08002842 	stmdaeq	r0, {r1, r6, fp, sp}
 8000d54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 8000d58:	08002856 	stmdaeq	r0, {r1, r2, r4, r6, fp, sp}
 8000d5c:	0800286c 	stmdaeq	r0, {r2, r3, r5, r6, fp, sp}
 8000d60:	200000f8 	strdcs	r0, [r0], -r8
 8000d64:	200000fc 	strdcs	r0, [r0], -ip

08000d68 <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000d68:	b538      	push	{r3, r4, r5, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d6a:	2003      	movs	r0, #3
 8000d6c:	4910      	ldr	r1, [pc, #64]	; (8000db0 <EP3_OUT_Callback+0x48>)
 8000d6e:	f001 fbdb 	bl	8002528 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d72:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d74:	4d10      	ldr	r5, [pc, #64]	; (8000db8 <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d76:	781b      	ldrb	r3, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d78:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d7a:	2b01      	cmp	r3, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d7c:	8068      	strh	r0, [r5, #2]
 8000d7e:	4c0c      	ldr	r4, [pc, #48]	; (8000db0 <EP3_OUT_Callback+0x48>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d80:	d106      	bne.n	8000d90 <EP3_OUT_Callback+0x28>
		ClearTimeOutBuffer();
 8000d82:	f7ff fa0f 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000d86:	8869      	ldrh	r1, [r5, #2]
 8000d88:	4620      	mov	r0, r4
 8000d8a:	b289      	uxth	r1, r1
 8000d8c:	f7ff ff6a 	bl	8000c64 <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d90:	490a      	ldr	r1, [pc, #40]	; (8000dbc <EP3_OUT_Callback+0x54>)
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d92:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d94:	880b      	ldrh	r3, [r1, #0]
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	1c5a      	adds	r2, r3, #1
 8000d9a:	b292      	uxth	r2, r2
 8000d9c:	800a      	strh	r2, [r1, #0]
 8000d9e:	7821      	ldrb	r1, [r4, #0]
 8000da0:	4a07      	ldr	r2, [pc, #28]	; (8000dc0 <EP3_OUT_Callback+0x58>)
 8000da2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000da6:	54d1      	strb	r1, [r2, r3]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000da8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000dac:	f001 badf 	b.w	800236e <SetEPRxValid>
 8000db0:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000db4:	20000100 	andcs	r0, r0, r0, lsl #2
 8000db8:	20000110 	andcs	r0, r0, r0, lsl r1
 8000dbc:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000dc0:	200001a4 	andcs	r0, r0, r4, lsr #3

08000dc4 <__USBCDC_ISR>:

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000dc4:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8000dc6:	4d16      	ldr	r5, [pc, #88]	; (8000e20 <__USBCDC_ISR+0x5c>)
 8000dc8:	4c16      	ldr	r4, [pc, #88]	; (8000e24 <__USBCDC_ISR+0x60>)
 8000dca:	682b      	ldr	r3, [r5, #0]
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	8023      	strh	r3, [r4, #0]


  if (wIstr & ISTR_SOF )
 8000dd0:	8823      	ldrh	r3, [r4, #0]
 8000dd2:	0598      	lsls	r0, r3, #22
 8000dd4:	d507      	bpl.n	8000de6 <__USBCDC_ISR+0x22>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000dd6:	f64f 53ff 	movw	r3, #65023	; 0xfdff
    bIntPackSOF++;
 8000dda:	4a13      	ldr	r2, [pc, #76]	; (8000e28 <__USBCDC_ISR+0x64>)
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000ddc:	602b      	str	r3, [r5, #0]
    bIntPackSOF++;
 8000dde:	7813      	ldrb	r3, [r2, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	7013      	strb	r3, [r2, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000de6:	8823      	ldrh	r3, [r4, #0]
 8000de8:	b21b      	sxth	r3, r3
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	da01      	bge.n	8000df2 <__USBCDC_ISR+0x2e>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000dee:	f001 fbad 	bl	800254c <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000df2:	8823      	ldrh	r3, [r4, #0]
 8000df4:	0559      	lsls	r1, r3, #21
 8000df6:	d505      	bpl.n	8000e04 <__USBCDC_ISR+0x40>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000df8:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000dfc:	602b      	str	r3, [r5, #0]
    Device_Property.Reset();
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <__USBCDC_ISR+0x68>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000e04:	8823      	ldrh	r3, [r4, #0]
 8000e06:	045a      	lsls	r2, r3, #17
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000e08:	bf44      	itt	mi
 8000e0a:	f64b 73ff 	movwmi	r3, #49151	; 0xbfff
 8000e0e:	602b      	strmi	r3, [r5, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000e10:	8823      	ldrh	r3, [r4, #0]
 8000e12:	049b      	lsls	r3, r3, #18
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000e14:	bf44      	itt	mi
 8000e16:	f64d 73ff 	movwmi	r3, #57343	; 0xdfff
 8000e1a:	602b      	strmi	r3, [r5, #0]
 8000e1c:	bd38      	pop	{r3, r4, r5, pc}
 8000e1e:	bf00      	nop
 8000e20:	40005c44 	andmi	r5, r0, r4, asr #24
 8000e24:	200006e6 	andcs	r0, r0, r6, ror #13
 8000e28:	20000118 	andcs	r0, r0, r8, lsl r1
 8000e2c:	2000005c 	andcs	r0, r0, ip, asr r0

08000e30 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000e30:	4b03      	ldr	r3, [pc, #12]	; (8000e40 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000e32:	7a9b      	ldrb	r3, [r3, #10]
 8000e34:	b113      	cbz	r3, 8000e3c <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000e36:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000e38:	2205      	movs	r2, #5
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	200006f4 	strdcs	r0, [r0], -r4
 8000e44:	20000124 	andcs	r0, r0, r4, lsr #2

08000e48 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000e48:	4b01      	ldr	r3, [pc, #4]	; (8000e50 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000e4a:	2204      	movs	r2, #4
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	4770      	bx	lr
 8000e50:	20000124 	andcs	r0, r0, r4, lsr #2

08000e54 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000e54:	4b03      	ldr	r3, [pc, #12]	; (8000e64 <Virtual_Com_Port_Status_In+0x10>)
 8000e56:	781a      	ldrb	r2, [r3, #0]
 8000e58:	2a20      	cmp	r2, #32
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000e5a:	bf04      	itt	eq
 8000e5c:	2200      	moveq	r2, #0
 8000e5e:	701a      	strbeq	r2, [r3, #0]
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	2000011c 	andcs	r0, r0, ip, lsl r1

08000e68 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000e68:	4770      	bx	lr
	...

08000e6c <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e6c:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000e6e:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e70:	d108      	bne.n	8000e84 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e72:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e7c:	2b21      	cmp	r3, #33	; 0x21
 8000e7e:	d010      	beq.n	8000ea2 <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000e80:	2002      	movs	r0, #2
 8000e82:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000e84:	2820      	cmp	r0, #32
 8000e86:	d1fb      	bne.n	8000e80 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e88:	4b0b      	ldr	r3, [pc, #44]	; (8000eb8 <Virtual_Com_Port_Data_Setup+0x4c>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e8a:	4a0c      	ldr	r2, [pc, #48]	; (8000ebc <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e90:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8000e96:	2b21      	cmp	r3, #33	; 0x21
 8000e98:	4b09      	ldr	r3, [pc, #36]	; (8000ec0 <Virtual_Com_Port_Data_Setup+0x54>)
 8000e9a:	bf18      	it	ne
 8000e9c:	2300      	movne	r3, #0
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 8000e9e:	b90b      	cbnz	r3, 8000ea4 <Virtual_Com_Port_Data_Setup+0x38>
 8000ea0:	e7ee      	b.n	8000e80 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000ea2:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000ea4:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <Virtual_Com_Port_Data_Setup+0x4c>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000ea6:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000ea8:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8000eaa:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000eac:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000eae:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000eb0:	4798      	blx	r3
  return USB_SUCCESS;
 8000eb2:	4620      	mov	r0, r4
}
 8000eb4:	bd10      	pop	{r4, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ebc:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000ec0:	08000f15 	stmdaeq	r0, {r0, r2, r4, r8, r9, sl, fp}
 8000ec4:	08000efd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp}

08000ec8 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000ec8:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <Virtual_Com_Port_NoData_Setup+0x20>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ed2:	2b21      	cmp	r3, #33	; 0x21
 8000ed4:	d106      	bne.n	8000ee4 <Virtual_Com_Port_NoData_Setup+0x1c>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000ed6:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8000eda:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
 8000edc:	bf14      	ite	ne
 8000ede:	2002      	movne	r0, #2
 8000ee0:	2000      	moveq	r0, #0
 8000ee2:	4770      	bx	lr
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000ee4:	2002      	movs	r0, #2
}
 8000ee6:	4770      	bx	lr
 8000ee8:	20000714 	andcs	r0, r0, r4, lsl r7

08000eec <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000eec:	b921      	cbnz	r1, 8000ef8 <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
 8000eee:	2801      	cmp	r0, #1
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000ef0:	bf8c      	ite	hi
 8000ef2:	2002      	movhi	r0, #2
 8000ef4:	2000      	movls	r0, #0
 8000ef6:	4770      	bx	lr
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;
 8000ef8:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8000efa:	4770      	bx	lr

08000efc <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000efc:	b920      	cbnz	r0, 8000f08 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000efe:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <Virtual_Com_Port_GetLineCoding+0x10>)
 8000f00:	2208      	movs	r2, #8
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000f06:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000f08:	4801      	ldr	r0, [pc, #4]	; (8000f10 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000f0a:	4770      	bx	lr
 8000f0c:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f10:	20000054 	andcs	r0, r0, r4, asr r0

08000f14 <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000f14:	4b07      	ldr	r3, [pc, #28]	; (8000f34 <Virtual_Com_Port_SetLineCoding+0x20>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000f1c:	bf02      	ittt	eq
 8000f1e:	4b06      	ldreq	r3, [pc, #24]	; (8000f38 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000f20:	2264      	moveq	r2, #100	; 0x64
 8000f22:	605a      	streq	r2, [r3, #4]
	}
  if (Length == 0)
 8000f24:	b920      	cbnz	r0, 8000f30 <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000f26:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <Virtual_Com_Port_SetLineCoding+0x28>)
 8000f28:	2208      	movs	r2, #8
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000f2e:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000f30:	4800      	ldr	r0, [pc, #0]	; (8000f34 <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000f32:	4770      	bx	lr
 8000f34:	20000054 	andcs	r0, r0, r4, asr r0
 8000f38:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000f3c:	20000714 	andcs	r0, r0, r4, lsl r7

08000f40 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000f40:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000f42:	f000 f8ed 	bl	8001120 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000f46:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <Virtual_Com_Port_init+0x1c>)
 8000f48:	2400      	movs	r4, #0
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000f4e:	f000 f8a9 	bl	80010a4 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000f52:	f001 fad9 	bl	8002508 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000f56:	4b02      	ldr	r3, [pc, #8]	; (8000f60 <Virtual_Com_Port_init+0x20>)
 8000f58:	601c      	str	r4, [r3, #0]
 8000f5a:	bd10      	pop	{r4, pc}
 8000f5c:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f60:	20000124 	andcs	r0, r0, r4, lsr #2

08000f64 <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f64:	4b33      	ldr	r3, [pc, #204]	; (8001034 <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f66:	4a34      	ldr	r2, [pc, #208]	; (8001038 <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f68:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f6a:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000f6c:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f6e:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f70:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f72:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000f74:	72dc      	strb	r4, [r3, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000f76:	4620      	mov	r0, r4
 8000f78:	f001 f99e 	bl	80022b8 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f82:	f001 f9a1 	bl	80022c8 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000f86:	4620      	mov	r0, r4
 8000f88:	2110      	movs	r1, #16
 8000f8a:	f001 f9ab 	bl	80022e4 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000f8e:	4620      	mov	r0, r4
 8000f90:	2140      	movs	r1, #64	; 0x40
 8000f92:	f001 fa45 	bl	8002420 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000f96:	2180      	movs	r1, #128	; 0x80
 8000f98:	4620      	mov	r0, r4
 8000f9a:	f001 fa31 	bl	8002400 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000f9e:	4620      	mov	r0, r4
 8000fa0:	f001 f9f8 	bl	8002394 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000fa4:	4b25      	ldr	r3, [pc, #148]	; (800103c <Virtual_Com_Port_Reset+0xd8>)
 8000fa6:	4620      	mov	r0, r4
 8000fa8:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 8000fac:	f001 fa76 	bl	800249c <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000fb0:	4620      	mov	r0, r4
 8000fb2:	f001 f9dc 	bl	800236e <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	4621      	mov	r1, r4
 8000fba:	f001 f985 	bl	80022c8 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	21c0      	movs	r1, #192	; 0xc0
 8000fc2:	f001 fa1d 	bl	8002400 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	2120      	movs	r1, #32
 8000fca:	f001 f98b 	bl	80022e4 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000fce:	2001      	movs	r0, #1
 8000fd0:	4621      	mov	r1, r4
 8000fd2:	f001 f9a0 	bl	8002316 <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000fdc:	f001 f974 	bl	80022c8 <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000fe0:	2002      	movs	r0, #2
 8000fe2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fe6:	f001 fa0b 	bl	8002400 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8000fea:	2002      	movs	r0, #2
 8000fec:	4621      	mov	r1, r4
 8000fee:	f001 f992 	bl	8002316 <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8000ff2:	2002      	movs	r0, #2
 8000ff4:	2120      	movs	r1, #32
 8000ff6:	f001 f975 	bl	80022e4 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8000ffa:	2003      	movs	r0, #3
 8000ffc:	4621      	mov	r1, r4
 8000ffe:	f001 f963 	bl	80022c8 <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8001002:	2003      	movs	r0, #3
 8001004:	f44f 7188 	mov.w	r1, #272	; 0x110
 8001008:	f001 fa0a 	bl	8002420 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 800100c:	2003      	movs	r0, #3
 800100e:	2140      	movs	r1, #64	; 0x40
 8001010:	f001 fa44 	bl	800249c <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8001014:	2003      	movs	r0, #3
 8001016:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800101a:	f001 f97c 	bl	8002316 <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 800101e:	2003      	movs	r0, #3
 8001020:	4621      	mov	r1, r4
 8001022:	f001 f95f 	bl	80022e4 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8001026:	4620      	mov	r0, r4
 8001028:	f001 f8cc 	bl	80021c4 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 800102c:	4b04      	ldr	r3, [pc, #16]	; (8001040 <Virtual_Com_Port_Reset+0xdc>)
 800102e:	2201      	movs	r2, #1
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	bd10      	pop	{r4, pc}
 8001034:	20000714 	andcs	r0, r0, r4, lsl r7
 8001038:	08002726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, sp}
 800103c:	20000054 	andcs	r0, r0, r4, asr r0
 8001040:	20000124 	andcs	r0, r0, r4, lsr #2

08001044 <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8001044:	4901      	ldr	r1, [pc, #4]	; (800104c <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8001046:	f000 beb9 	b.w	8001dbc <Standard_GetDescriptorData>
 800104a:	bf00      	nop
 800104c:	2000008c 	andcs	r0, r0, ip, lsl #1

08001050 <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8001050:	4901      	ldr	r1, [pc, #4]	; (8001058 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8001052:	f000 beb3 	b.w	8001dbc <Standard_GetDescriptorData>
 8001056:	bf00      	nop
 8001058:	20000094 	mulcs	r0, r4, r0

0800105c <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 8001062:	2b04      	cmp	r3, #4
 8001064:	d804      	bhi.n	8001070 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8001066:	4904      	ldr	r1, [pc, #16]	; (8001078 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8001068:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800106c:	f000 bea6 	b.w	8001dbc <Standard_GetDescriptorData>
  }
}
 8001070:	2000      	movs	r0, #0
 8001072:	4770      	bx	lr
 8001074:	20000714 	andcs	r0, r0, r4, lsl r7
 8001078:	2000009c 	mulcs	r0, ip, r0

0800107c <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 800107c:	b530      	push	{r4, r5, lr}
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 800107e:	2400      	movs	r4, #0
 8001080:	b2e3      	uxtb	r3, r4
 8001082:	4293      	cmp	r3, r2
 8001084:	d20d      	bcs.n	80010a2 <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 8001086:	0f03      	lsrs	r3, r0, #28
 8001088:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 800108a:	bf94      	ite	ls
 800108c:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 800108e:	3337      	addhi	r3, #55	; 0x37
 8001090:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 8001094:	2500      	movs	r5, #0
 8001096:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 800109a:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 800109c:	705d      	strb	r5, [r3, #1]
 800109e:	3401      	adds	r4, #1
 80010a0:	e7ee      	b.n	8001080 <IntToUnicode+0x4>
  }
}
 80010a2:	bd30      	pop	{r4, r5, pc}

080010a4 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 80010a4:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010a6:	4809      	ldr	r0, [pc, #36]	; (80010cc <PowerOn+0x28>)
 80010a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010ac:	f000 f976 	bl	800139c <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80010b0:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <PowerOn+0x2c>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 80010b6:	4a07      	ldr	r2, [pc, #28]	; (80010d4 <PowerOn+0x30>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80010b8:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 80010ba:	4907      	ldr	r1, [pc, #28]	; (80010d8 <PowerOn+0x34>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80010bc:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 80010be:	6010      	str	r0, [r2, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 80010c0:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 80010c4:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 80010c6:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 80010c8:	bd08      	pop	{r3, pc}
 80010ca:	bf00      	nop
 80010cc:	40011000 	andmi	r1, r1, r0
 80010d0:	40005c40 	andmi	r5, r0, r0, asr #24
 80010d4:	40005c44 	andmi	r5, r0, r4, asr #24
 80010d8:	20000718 	andcs	r0, r0, r8, lsl r7

080010dc <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 80010dc:	b120      	cbz	r0, 80010e8 <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010de:	4805      	ldr	r0, [pc, #20]	; (80010f4 <USB_Cable_Config+0x18>)
 80010e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010e4:	f000 b95a 	b.w	800139c <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010e8:	4802      	ldr	r0, [pc, #8]	; (80010f4 <USB_Cable_Config+0x18>)
 80010ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010ee:	f000 b953 	b.w	8001398 <GPIO_SetBits>
 80010f2:	bf00      	nop
 80010f4:	40011000 	andmi	r1, r1, r0

080010f8 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 80010f8:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 80010fa:	4d06      	ldr	r5, [pc, #24]	; (8001114 <PowerOff+0x1c>)
 80010fc:	2301      	movs	r3, #1
 80010fe:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <PowerOff+0x20>)
 8001102:	2400      	movs	r4, #0
 8001104:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 8001106:	4620      	mov	r0, r4
 8001108:	f7ff ffe8 	bl	80010dc <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 800110c:	2303      	movs	r3, #3
 800110e:	602b      	str	r3, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8001110:	4620      	mov	r0, r4
 8001112:	bd38      	pop	{r3, r4, r5, pc}
 8001114:	40005c40 	andmi	r5, r0, r0, asr #24
 8001118:	40005c44 	andmi	r5, r0, r4, asr #24

0800111c <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 800111c:	f7ff bfec 	b.w	80010f8 <PowerOff>

08001120 <Get_SerialNum>:
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 8001120:	4b09      	ldr	r3, [pc, #36]	; (8001148 <Get_SerialNum+0x28>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 8001122:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 8001124:	6818      	ldr	r0, [r3, #0]
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 8001126:	685c      	ldr	r4, [r3, #4]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 8001128:	3308      	adds	r3, #8
 800112a:	681b      	ldr	r3, [r3, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 800112c:	1818      	adds	r0, r3, r0
 800112e:	d00a      	beq.n	8001146 <Get_SerialNum+0x26>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 8001130:	4906      	ldr	r1, [pc, #24]	; (800114c <Get_SerialNum+0x2c>)
 8001132:	2208      	movs	r2, #8
 8001134:	f7ff ffa2 	bl	800107c <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8001138:	4620      	mov	r0, r4
  }

}
 800113a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 800113e:	4904      	ldr	r1, [pc, #16]	; (8001150 <Get_SerialNum+0x30>)
 8001140:	2204      	movs	r2, #4
 8001142:	f7ff bf9b 	b.w	800107c <IntToUnicode>
 8001146:	bd10      	pop	{r4, pc}
 8001148:	1ffff7e8 	svcne	0x00fff7e8
 800114c:	20000003 	andcs	r0, r0, r3
 8001150:	20000013 	andcs	r0, r0, r3, lsl r0

08001154 <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 8001154:	b513      	push	{r0, r1, r4, lr}
 8001156:	ac02      	add	r4, sp, #8
 8001158:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 800115c:	2005      	movs	r0, #5
 800115e:	f7ff f8b7 	bl	80002d0 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 8001162:	2201      	movs	r2, #1
 8001164:	4620      	mov	r0, r4
 8001166:	21c0      	movs	r1, #192	; 0xc0
 8001168:	f001 f87b 	bl	8002262 <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 800116c:	2001      	movs	r0, #1
 800116e:	4601      	mov	r1, r0
 8001170:	f001 f986 	bl	8002480 <SetEPTxCount>
	SetEPTxValid(ENDP1);
 8001174:	2001      	movs	r0, #1
 8001176:	f001 f8e7 	bl	8002348 <SetEPTxValid>
  
}
 800117a:	b002      	add	sp, #8
 800117c:	bd10      	pop	{r4, pc}
	...

08001180 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8001180:	4b04      	ldr	r3, [pc, #16]	; (8001194 <FLASH_SetLatency+0x14>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001188:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	4310      	orrs	r0, r2
 800118e:	6018      	str	r0, [r3, #0]
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40022000 	andmi	r2, r2, r0

08001198 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8001198:	4b04      	ldr	r3, [pc, #16]	; (80011ac <FLASH_PrefetchBufferCmd+0x14>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	f022 0210 	bic.w	r2, r2, #16
 80011a0:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	4310      	orrs	r0, r2
 80011a6:	6018      	str	r0, [r3, #0]
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40022000 	andmi	r2, r2, r0

080011b0 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <FLASH_Unlock+0x10>)
 80011b2:	4a04      	ldr	r2, [pc, #16]	; (80011c4 <FLASH_Unlock+0x14>)
 80011b4:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80011b6:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	40022000 	andmi	r2, r2, r0
 80011c4:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

080011c8 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80011c8:	4a02      	ldr	r2, [pc, #8]	; (80011d4 <FLASH_Lock+0xc>)
 80011ca:	6913      	ldr	r3, [r2, #16]
 80011cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011d0:	6113      	str	r3, [r2, #16]
 80011d2:	4770      	bx	lr
 80011d4:	40022000 	andmi	r2, r2, r0

080011d8 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80011d8:	4b01      	ldr	r3, [pc, #4]	; (80011e0 <FLASH_ClearFlag+0x8>)
 80011da:	60d8      	str	r0, [r3, #12]
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	40022000 	andmi	r2, r2, r0

080011e4 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <FLASH_GetStatus+0x24>)
 80011e6:	68da      	ldr	r2, [r3, #12]
 80011e8:	07d1      	lsls	r1, r2, #31
 80011ea:	d409      	bmi.n	8001200 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80011ec:	68da      	ldr	r2, [r3, #12]
 80011ee:	0752      	lsls	r2, r2, #29
 80011f0:	d408      	bmi.n	8001204 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80011f8:	bf14      	ite	ne
 80011fa:	2003      	movne	r0, #3
 80011fc:	2004      	moveq	r0, #4
 80011fe:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8001200:	2001      	movs	r0, #1
 8001202:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 8001204:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8001206:	4770      	bx	lr
 8001208:	40022000 	andmi	r2, r2, r0

0800120c <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 800120c:	b513      	push	{r0, r1, r4, lr}
 800120e:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8001210:	f7ff ffe8 	bl	80011e4 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8001214:	2801      	cmp	r0, #1
 8001216:	d10f      	bne.n	8001238 <FLASH_WaitForLastOperation+0x2c>
 8001218:	b164      	cbz	r4, 8001234 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 800121e:	23ff      	movs	r3, #255	; 0xff
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	9b01      	ldr	r3, [sp, #4]
 8001224:	b113      	cbz	r3, 800122c <FLASH_WaitForLastOperation+0x20>
 8001226:	9b01      	ldr	r3, [sp, #4]
 8001228:	3b01      	subs	r3, #1
 800122a:	e7f9      	b.n	8001220 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 800122c:	f7ff ffda 	bl	80011e4 <FLASH_GetStatus>
    Timeout--;
 8001230:	3c01      	subs	r4, #1
 8001232:	e7ef      	b.n	8001214 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8001234:	2005      	movs	r0, #5
 8001236:	e002      	b.n	800123e <FLASH_WaitForLastOperation+0x32>
 8001238:	2c00      	cmp	r4, #0
 800123a:	bf08      	it	eq
 800123c:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 800123e:	b002      	add	sp, #8
 8001240:	bd10      	pop	{r4, pc}
	...

08001244 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8001244:	b538      	push	{r3, r4, r5, lr}
 8001246:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001248:	f640 70ff 	movw	r0, #4095	; 0xfff
 800124c:	f7ff ffde 	bl	800120c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001250:	2804      	cmp	r0, #4
 8001252:	d114      	bne.n	800127e <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001254:	4c0a      	ldr	r4, [pc, #40]	; (8001280 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001256:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800125a:	6923      	ldr	r3, [r4, #16]
 800125c:	f043 0302 	orr.w	r3, r3, #2
 8001260:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8001262:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8001264:	6923      	ldr	r3, [r4, #16]
 8001266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800126a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800126c:	f7ff ffce 	bl	800120c <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8001270:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8001272:	bf1f      	itttt	ne
 8001274:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8001278:	6922      	ldrne	r2, [r4, #16]
 800127a:	4013      	andne	r3, r2
 800127c:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800127e:	bd38      	pop	{r3, r4, r5, pc}
 8001280:	40022000 	andmi	r2, r2, r0

08001284 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8001284:	b570      	push	{r4, r5, r6, lr}
 8001286:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001288:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800128a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800128c:	f7ff ffbe 	bl	800120c <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001290:	2804      	cmp	r0, #4
 8001292:	d117      	bne.n	80012c4 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001294:	4c0c      	ldr	r4, [pc, #48]	; (80012c8 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001296:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001298:	6923      	ldr	r3, [r4, #16]
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 80012a0:	b2ab      	uxth	r3, r5
 80012a2:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012a4:	f7ff ffb2 	bl	800120c <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 80012a8:	2804      	cmp	r0, #4
 80012aa:	d104      	bne.n	80012b6 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 80012ac:	0c2d      	lsrs	r5, r5, #16
 80012ae:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012b0:	200f      	movs	r0, #15
 80012b2:	f7ff ffab 	bl	800120c <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80012b6:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 80012b8:	bf1f      	itttt	ne
 80012ba:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 80012be:	6922      	ldrne	r2, [r4, #16]
 80012c0:	4013      	andne	r3, r2
 80012c2:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 80012c4:	bd70      	pop	{r4, r5, r6, pc}
 80012c6:	bf00      	nop
 80012c8:	40022000 	andmi	r2, r2, r0

080012cc <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 80012cc:	4b01      	ldr	r3, [pc, #4]	; (80012d4 <IWDG_WriteAccessCmd+0x8>)
 80012ce:	6018      	str	r0, [r3, #0]
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	40003000 	andmi	r3, r0, r0

080012d8 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 80012d8:	4b01      	ldr	r3, [pc, #4]	; (80012e0 <IWDG_SetPrescaler+0x8>)
 80012da:	6058      	str	r0, [r3, #4]
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	40003000 	andmi	r3, r0, r0

080012e4 <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 80012e4:	4b01      	ldr	r3, [pc, #4]	; (80012ec <IWDG_SetReload+0x8>)
 80012e6:	6098      	str	r0, [r3, #8]
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40003000 	andmi	r3, r0, r0

080012f0 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012f0:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80012f2:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 80012f4:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012f6:	bf48      	it	mi
 80012f8:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012fa:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012fc:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8001300:	bf48      	it	mi
 8001302:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8001304:	f015 0fff 	tst.w	r5, #255	; 0xff
 8001308:	d01d      	beq.n	8001346 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 800130a:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800130c:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 800130e:	2601      	movs	r6, #1
 8001310:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001312:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 8001316:	42b7      	cmp	r7, r6
 8001318:	d111      	bne.n	800133e <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 800131a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 800131e:	260f      	movs	r6, #15
 8001320:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8001324:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001328:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800132a:	fa03 f60e 	lsl.w	r6, r3, lr
 800132e:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001332:	d101      	bne.n	8001338 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8001334:	6147      	str	r7, [r0, #20]
 8001336:	e002      	b.n	800133e <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001338:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 800133a:	bf08      	it	eq
 800133c:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800133e:	3401      	adds	r4, #1
 8001340:	2c08      	cmp	r4, #8
 8001342:	d1e4      	bne.n	800130e <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8001344:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001346:	2dff      	cmp	r5, #255	; 0xff
 8001348:	d91f      	bls.n	800138a <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 800134a:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800134c:	2400      	movs	r4, #0
 800134e:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8001352:	2601      	movs	r6, #1
 8001354:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001356:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 800135a:	42b7      	cmp	r7, r6
 800135c:	d111      	bne.n	8001382 <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 800135e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8001362:	260f      	movs	r6, #15
 8001364:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8001368:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800136c:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800136e:	fa03 f60e 	lsl.w	r6, r3, lr
 8001372:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001376:	d101      	bne.n	800137c <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8001378:	6147      	str	r7, [r0, #20]
 800137a:	e002      	b.n	8001382 <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800137c:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 800137e:	bf08      	it	eq
 8001380:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001382:	3401      	adds	r4, #1
 8001384:	2c08      	cmp	r4, #8
 8001386:	d1e2      	bne.n	800134e <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001388:	6041      	str	r1, [r0, #4]
 800138a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800138c <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 800138c:	6883      	ldr	r3, [r0, #8]
 800138e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8001390:	bf14      	ite	ne
 8001392:	2001      	movne	r0, #1
 8001394:	2000      	moveq	r0, #0
 8001396:	4770      	bx	lr

08001398 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001398:	6101      	str	r1, [r0, #16]
 800139a:	4770      	bx	lr

0800139c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 800139c:	6141      	str	r1, [r0, #20]
 800139e:	4770      	bx	lr

080013a0 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80013a0:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80013a2:	4c13      	ldr	r4, [pc, #76]	; (80013f0 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80013a4:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 80013a8:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80013ac:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80013ae:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80013b0:	d106      	bne.n	80013c0 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80013b2:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80013b4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80013b8:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 80013bc:	6065      	str	r5, [r4, #4]
 80013be:	e00e      	b.n	80013de <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80013c0:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013c2:	bf55      	itete	pl
 80013c4:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 80013c6:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013c8:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 80013ca:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 80013ce:	bf4c      	ite	mi
 80013d0:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013d2:	fa02 f404 	lslpl.w	r4, r2, r4
 80013d6:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80013da:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80013de:	b119      	cbz	r1, 80013e8 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013e0:	0d40      	lsrs	r0, r0, #21
 80013e2:	0100      	lsls	r0, r0, #4
 80013e4:	4082      	lsls	r2, r0
 80013e6:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 80013e8:	4a01      	ldr	r2, [pc, #4]	; (80013f0 <GPIO_PinRemapConfig+0x50>)
 80013ea:	6053      	str	r3, [r2, #4]
 80013ec:	bd30      	pop	{r4, r5, pc}
 80013ee:	bf00      	nop
 80013f0:	40010000 	andmi	r0, r1, r0

080013f4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80013f4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80013f8:	4b02      	ldr	r3, [pc, #8]	; (8001404 <NVIC_PriorityGroupConfig+0x10>)
 80013fa:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80013fe:	60d8      	str	r0, [r3, #12]
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	e000ed00 	and	lr, r0, r0, lsl #26

08001408 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001408:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800140a:	b530      	push	{r4, r5, lr}
 800140c:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800140e:	b372      	cbz	r2, 800146e <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8001410:	4a1c      	ldr	r2, [pc, #112]	; (8001484 <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001412:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8001416:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001418:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800141a:	43e4      	mvns	r4, r4
 800141c:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 8001420:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001424:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8001428:	220f      	movs	r2, #15
 800142a:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800142c:	7884      	ldrb	r4, [r0, #2]
 800142e:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8001432:	4022      	ands	r2, r4
 8001434:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001438:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 800143c:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 800143e:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001442:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8001444:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001446:	21ff      	movs	r1, #255	; 0xff
 8001448:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800144a:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 800144c:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8001450:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 8001452:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8001454:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001458:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800145a:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800145c:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800145e:	f003 031f 	and.w	r3, r3, #31
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001466:	4a08      	ldr	r2, [pc, #32]	; (8001488 <NVIC_Init+0x80>)
 8001468:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800146c:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800146e:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001470:	2101      	movs	r1, #1
 8001472:	f003 031f 	and.w	r3, r3, #31
 8001476:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001478:	f102 0320 	add.w	r3, r2, #32
 800147c:	4a02      	ldr	r2, [pc, #8]	; (8001488 <NVIC_Init+0x80>)
 800147e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001482:	bd30      	pop	{r4, r5, pc}
 8001484:	e000ed00 	and	lr, r0, r0, lsl #26
 8001488:	e000e100 	and	lr, r0, r0, lsl #2

0800148c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 800148c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8001490:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8001494:	4b01      	ldr	r3, [pc, #4]	; (800149c <NVIC_SetVectorTable+0x10>)
 8001496:	4308      	orrs	r0, r1
 8001498:	6098      	str	r0, [r3, #8]
 800149a:	4770      	bx	lr
 800149c:	e000ed00 	and	lr, r0, r0, lsl #26

080014a0 <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 80014a0:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 80014a2:	4a03      	ldr	r2, [pc, #12]	; (80014b0 <NVIC_GenerateSystemReset+0x10>)
 80014a4:	4b03      	ldr	r3, [pc, #12]	; (80014b4 <NVIC_GenerateSystemReset+0x14>)
 80014a6:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 80014a8:	f7fe fe4d 	bl	8000146 <__DSB>
    while(1);
 80014ac:	e7fe      	b.n	80014ac <NVIC_GenerateSystemReset+0xc>
 80014ae:	bf00      	nop
 80014b0:	05fa0004 	ldrbeq	r0, [sl, #4]!
 80014b4:	e000ed00 	and	lr, r0, r0, lsl #26

080014b8 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 80014b8:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <RCC_DeInit+0x34>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	f042 0201 	orr.w	r2, r2, #1
 80014c0:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 80014c2:	6859      	ldr	r1, [r3, #4]
 80014c4:	4a0a      	ldr	r2, [pc, #40]	; (80014f0 <RCC_DeInit+0x38>)
 80014c6:	400a      	ands	r2, r1
 80014c8:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80014d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014d4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014dc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80014e4:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	4770      	bx	lr
 80014ec:	40021000 	andmi	r1, r2, r0
 80014f0:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

080014f4 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014f6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001500:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001508:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800150a:	d003      	beq.n	8001514 <RCC_HSEConfig+0x20>
 800150c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8001510:	d004      	beq.n	800151c <RCC_HSEConfig+0x28>
 8001512:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800151a:	e002      	b.n	8001522 <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40021000 	andmi	r1, r2, r0

0800152c <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800152c:	4a03      	ldr	r2, [pc, #12]	; (800153c <RCC_PLLConfig+0x10>)
 800152e:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001530:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001534:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8001536:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001538:	6050      	str	r0, [r2, #4]
 800153a:	4770      	bx	lr
 800153c:	40021000 	andmi	r1, r2, r0

08001540 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8001540:	4b01      	ldr	r3, [pc, #4]	; (8001548 <RCC_PLLCmd+0x8>)
 8001542:	6018      	str	r0, [r3, #0]
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	42420060 	submi	r0, r2, #96	; 0x60

0800154c <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 800154c:	4a03      	ldr	r2, [pc, #12]	; (800155c <RCC_SYSCLKConfig+0x10>)
 800154e:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001550:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001554:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001556:	6050      	str	r0, [r2, #4]
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40021000 	andmi	r1, r2, r0

08001560 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8001560:	4b02      	ldr	r3, [pc, #8]	; (800156c <RCC_GetSYSCLKSource+0xc>)
 8001562:	6858      	ldr	r0, [r3, #4]
}
 8001564:	f000 000c 	and.w	r0, r0, #12
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40021000 	andmi	r1, r2, r0

08001570 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001570:	4a03      	ldr	r2, [pc, #12]	; (8001580 <RCC_HCLKConfig+0x10>)
 8001572:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001574:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001578:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800157a:	6050      	str	r0, [r2, #4]
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40021000 	andmi	r1, r2, r0

08001584 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001584:	4a03      	ldr	r2, [pc, #12]	; (8001594 <RCC_PCLK1Config+0x10>)
 8001586:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001588:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800158c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800158e:	6050      	str	r0, [r2, #4]
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40021000 	andmi	r1, r2, r0

08001598 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001598:	4a03      	ldr	r2, [pc, #12]	; (80015a8 <RCC_PCLK2Config+0x10>)
 800159a:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800159c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80015a0:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80015a4:	6050      	str	r0, [r2, #4]
 80015a6:	4770      	bx	lr
 80015a8:	40021000 	andmi	r1, r2, r0

080015ac <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80015ac:	4b01      	ldr	r3, [pc, #4]	; (80015b4 <RCC_USBCLKConfig+0x8>)
 80015ae:	6018      	str	r0, [r3, #0]
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	424200d8 	submi	r0, r2, #216	; 0xd8

080015b8 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80015b8:	4a1c      	ldr	r2, [pc, #112]	; (800162c <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80015ba:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80015bc:	6853      	ldr	r3, [r2, #4]
 80015be:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	d001      	beq.n	80015ca <RCC_GetClocksFreq+0x12>
 80015c6:	2b08      	cmp	r3, #8
 80015c8:	d001      	beq.n	80015ce <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 80015ca:	4b19      	ldr	r3, [pc, #100]	; (8001630 <RCC_GetClocksFreq+0x78>)
 80015cc:	e00e      	b.n	80015ec <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80015ce:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80015d0:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80015d2:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80015d6:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80015d8:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80015dc:	d502      	bpl.n	80015e4 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80015de:	6851      	ldr	r1, [r2, #4]
 80015e0:	0389      	lsls	r1, r1, #14
 80015e2:	d501      	bpl.n	80015e8 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80015e4:	4913      	ldr	r1, [pc, #76]	; (8001634 <RCC_GetClocksFreq+0x7c>)
 80015e6:	e000      	b.n	80015ea <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80015e8:	4911      	ldr	r1, [pc, #68]	; (8001630 <RCC_GetClocksFreq+0x78>)
 80015ea:	434b      	muls	r3, r1
 80015ec:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80015ee:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80015f0:	4911      	ldr	r1, [pc, #68]	; (8001638 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 80015f2:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80015f6:	5ccc      	ldrb	r4, [r1, r3]
 80015f8:	6803      	ldr	r3, [r0, #0]
 80015fa:	40e3      	lsrs	r3, r4
 80015fc:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80015fe:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8001600:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001604:	5d0c      	ldrb	r4, [r1, r4]
 8001606:	fa23 f404 	lsr.w	r4, r3, r4
 800160a:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800160c:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 800160e:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001612:	5d0c      	ldrb	r4, [r1, r4]
 8001614:	40e3      	lsrs	r3, r4
 8001616:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001618:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 800161a:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 800161e:	440a      	add	r2, r1
 8001620:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001622:	fbb3 f3f2 	udiv	r3, r3, r2
 8001626:	6103      	str	r3, [r0, #16]
 8001628:	bd10      	pop	{r4, pc}
 800162a:	bf00      	nop
 800162c:	40021000 	andmi	r1, r2, r0
 8001630:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8001634:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8001638:	0800277b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp}

0800163c <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 800163c:	4b04      	ldr	r3, [pc, #16]	; (8001650 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800163e:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001640:	b109      	cbz	r1, 8001646 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001642:	4310      	orrs	r0, r2
 8001644:	e001      	b.n	800164a <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001646:	ea22 0000 	bic.w	r0, r2, r0
 800164a:	6198      	str	r0, [r3, #24]
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	40021000 	andmi	r1, r2, r0

08001654 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001654:	4b04      	ldr	r3, [pc, #16]	; (8001668 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001656:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001658:	b109      	cbz	r1, 800165e <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800165a:	4310      	orrs	r0, r2
 800165c:	e001      	b.n	8001662 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800165e:	ea22 0000 	bic.w	r0, r2, r0
 8001662:	61d8      	str	r0, [r3, #28]
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	40021000 	andmi	r1, r2, r0

0800166c <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 800166c:	4b04      	ldr	r3, [pc, #16]	; (8001680 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800166e:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001670:	b109      	cbz	r1, 8001676 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001672:	4310      	orrs	r0, r2
 8001674:	e001      	b.n	800167a <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001676:	ea22 0000 	bic.w	r0, r2, r0
 800167a:	60d8      	str	r0, [r3, #12]
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40021000 	andmi	r1, r2, r0

08001684 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001684:	4b04      	ldr	r3, [pc, #16]	; (8001698 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001686:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001688:	b109      	cbz	r1, 800168e <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800168a:	4310      	orrs	r0, r2
 800168c:	e001      	b.n	8001692 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800168e:	ea22 0000 	bic.w	r0, r2, r0
 8001692:	6118      	str	r0, [r3, #16]
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40021000 	andmi	r1, r2, r0

0800169c <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800169c:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800169e:	2a01      	cmp	r2, #1
 80016a0:	4b07      	ldr	r3, [pc, #28]	; (80016c0 <RCC_GetFlagStatus+0x24>)
 80016a2:	d101      	bne.n	80016a8 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	e003      	b.n	80016b0 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80016a8:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 80016aa:	bf0c      	ite	eq
 80016ac:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80016ae:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80016b0:	f000 001f 	and.w	r0, r0, #31
 80016b4:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80016b8:	f000 0001 	and.w	r0, r0, #1
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	40021000 	andmi	r1, r2, r0

080016c4 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80016c4:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80016ca:	2031      	movs	r0, #49	; 0x31
 80016cc:	f7ff ffe6 	bl	800169c <RCC_GetFlagStatus>
    StartUpCounter++;  
 80016d0:	9b01      	ldr	r3, [sp, #4]
 80016d2:	3301      	adds	r3, #1
 80016d4:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80016d6:	b918      	cbnz	r0, 80016e0 <RCC_WaitForHSEStartUp+0x1c>
 80016d8:	9b01      	ldr	r3, [sp, #4]
 80016da:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80016de:	d1f4      	bne.n	80016ca <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80016e0:	2031      	movs	r0, #49	; 0x31
 80016e2:	f7ff ffdb 	bl	800169c <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 80016e6:	3000      	adds	r0, #0
 80016e8:	bf18      	it	ne
 80016ea:	2001      	movne	r0, #1
 80016ec:	b003      	add	sp, #12
 80016ee:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080016f4 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80016f4:	4a02      	ldr	r2, [pc, #8]	; (8001700 <RCC_ClearFlag+0xc>)
 80016f6:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80016f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016fc:	6253      	str	r3, [r2, #36]	; 0x24
 80016fe:	4770      	bx	lr
 8001700:	40021000 	andmi	r1, r2, r0

08001704 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8001704:	8803      	ldrh	r3, [r0, #0]
 8001706:	88ca      	ldrh	r2, [r1, #6]
 8001708:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 800170c:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 800170e:	8803      	ldrh	r3, [r0, #0]
 8001710:	b29b      	uxth	r3, r3
 8001712:	4313      	orrs	r3, r2
 8001714:	884a      	ldrh	r2, [r1, #2]
 8001716:	4313      	orrs	r3, r2
 8001718:	b29b      	uxth	r3, r3
 800171a:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800171c:	888b      	ldrh	r3, [r1, #4]
 800171e:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001720:	880b      	ldrh	r3, [r1, #0]
 8001722:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8001724:	2301      	movs	r3, #1
 8001726:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8001728:	4b04      	ldr	r3, [pc, #16]	; (800173c <TIM_TimeBaseInit+0x38>)
 800172a:	4298      	cmp	r0, r3
 800172c:	d003      	beq.n	8001736 <TIM_TimeBaseInit+0x32>
 800172e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001732:	4298      	cmp	r0, r3
 8001734:	d101      	bne.n	800173a <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001736:	7a0b      	ldrb	r3, [r1, #8]
 8001738:	8603      	strh	r3, [r0, #48]	; 0x30
 800173a:	4770      	bx	lr
 800173c:	40012c00 	andmi	r2, r1, r0, lsl #24

08001740 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001740:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001742:	b119      	cbz	r1, 800174c <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001744:	b29b      	uxth	r3, r3
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	e003      	b.n	8001754 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 800174c:	f023 0301 	bic.w	r3, r3, #1
 8001750:	059b      	lsls	r3, r3, #22
 8001752:	0d9b      	lsrs	r3, r3, #22
 8001754:	8003      	strh	r3, [r0, #0]
 8001756:	4770      	bx	lr

08001758 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001758:	8983      	ldrh	r3, [r0, #12]
 800175a:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800175c:	b10a      	cbz	r2, 8001762 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800175e:	4319      	orrs	r1, r3
 8001760:	e001      	b.n	8001766 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8001762:	ea23 0101 	bic.w	r1, r3, r1
 8001766:	8181      	strh	r1, [r0, #12]
 8001768:	4770      	bx	lr

0800176a <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 800176a:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 800176c:	8282      	strh	r2, [r0, #20]
 800176e:	4770      	bx	lr

08001770 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8001770:	43c9      	mvns	r1, r1
 8001772:	b289      	uxth	r1, r1
 8001774:	8201      	strh	r1, [r0, #16]
 8001776:	4770      	bx	lr

08001778 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8001778:	43c9      	mvns	r1, r1
 800177a:	b289      	uxth	r1, r1
 800177c:	8201      	strh	r1, [r0, #16]
 800177e:	4770      	bx	lr

08001780 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8001780:	4b01      	ldr	r3, [pc, #4]	; (8001788 <SysTick_SetReload+0x8>)
 8001782:	6058      	str	r0, [r3, #4]
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	e000e010 	and	lr, r0, r0, lsl r0

0800178c <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 800178c:	2801      	cmp	r0, #1
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <SysTick_CounterCmd+0x24>)
 8001790:	d103      	bne.n	800179a <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	f042 0201 	orr.w	r2, r2, #1
 8001798:	e004      	b.n	80017a4 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 800179a:	3002      	adds	r0, #2
 800179c:	d104      	bne.n	80017a8 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	f022 0201 	bic.w	r2, r2, #1
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	e000e010 	and	lr, r0, r0, lsl r0

080017b4 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80017b6:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017b8:	b110      	cbz	r0, 80017c0 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80017ba:	f042 0202 	orr.w	r2, r2, #2
 80017be:	e001      	b.n	80017c4 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 80017c0:	f022 0202 	bic.w	r2, r2, #2
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	4770      	bx	lr
 80017c8:	e000e010 	and	lr, r0, r0, lsl r0

080017cc <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80017cc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80017ce:	4b22      	ldr	r3, [pc, #136]	; (8001858 <USART_DeInit+0x8c>)
 80017d0:	4298      	cmp	r0, r3
 80017d2:	d02c      	beq.n	800182e <USART_DeInit+0x62>
 80017d4:	d808      	bhi.n	80017e8 <USART_DeInit+0x1c>
 80017d6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80017da:	4298      	cmp	r0, r3
 80017dc:	d017      	beq.n	800180e <USART_DeInit+0x42>
 80017de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017e2:	4298      	cmp	r0, r3
 80017e4:	d01b      	beq.n	800181e <USART_DeInit+0x52>
 80017e6:	bd08      	pop	{r3, pc}
 80017e8:	4b1c      	ldr	r3, [pc, #112]	; (800185c <USART_DeInit+0x90>)
 80017ea:	4298      	cmp	r0, r3
 80017ec:	d027      	beq.n	800183e <USART_DeInit+0x72>
 80017ee:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80017f2:	4298      	cmp	r0, r3
 80017f4:	d12f      	bne.n	8001856 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80017f6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017fa:	2101      	movs	r1, #1
 80017fc:	f7ff ff36 	bl	800166c <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8001800:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001804:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001808:	2100      	movs	r1, #0
 800180a:	f7ff bf2f 	b.w	800166c <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800180e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001812:	2101      	movs	r1, #1
 8001814:	f7ff ff36 	bl	8001684 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8001818:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800181c:	e016      	b.n	800184c <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800181e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001822:	2101      	movs	r1, #1
 8001824:	f7ff ff2e 	bl	8001684 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8001828:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800182c:	e00e      	b.n	800184c <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800182e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001832:	2101      	movs	r1, #1
 8001834:	f7ff ff26 	bl	8001684 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8001838:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800183c:	e006      	b.n	800184c <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800183e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001842:	2101      	movs	r1, #1
 8001844:	f7ff ff1e 	bl	8001684 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001848:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800184c:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 800184e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001852:	f7ff bf17 	b.w	8001684 <RCC_APB1PeriphResetCmd>
 8001856:	bd08      	pop	{r3, pc}
 8001858:	40004c00 	andmi	r4, r0, r0, lsl #24
 800185c:	40005000 	andmi	r5, r0, r0

08001860 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001860:	b530      	push	{r4, r5, lr}
 8001862:	460d      	mov	r5, r1
 8001864:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001866:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001868:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800186a:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800186c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001870:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8001872:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001874:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001876:	8909      	ldrh	r1, [r1, #8]
 8001878:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800187a:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800187c:	430b      	orrs	r3, r1
 800187e:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001880:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001884:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001886:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800188a:	4313      	orrs	r3, r2
 800188c:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800188e:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001890:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001892:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001894:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800189a:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800189c:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800189e:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80018a0:	a801      	add	r0, sp, #4
 80018a2:	f7ff fe89 	bl	80015b8 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80018a6:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80018a8:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80018aa:	490e      	ldr	r1, [pc, #56]	; (80018e4 <USART_Init+0x84>)
 80018ac:	428c      	cmp	r4, r1
 80018ae:	bf18      	it	ne
 80018b0:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80018b2:	2319      	movs	r3, #25
 80018b4:	4353      	muls	r3, r2
 80018b6:	682a      	ldr	r2, [r5, #0]
 80018b8:	0092      	lsls	r2, r2, #2
 80018ba:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80018be:	2364      	movs	r3, #100	; 0x64
 80018c0:	fbb2 f0f3 	udiv	r0, r2, r3
 80018c4:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80018c6:	0901      	lsrs	r1, r0, #4
 80018c8:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80018cc:	0112      	lsls	r2, r2, #4
 80018ce:	3232      	adds	r2, #50	; 0x32
 80018d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d4:	f003 030f 	and.w	r3, r3, #15
 80018d8:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80018da:	b29b      	uxth	r3, r3
 80018dc:	8123      	strh	r3, [r4, #8]
}
 80018de:	b007      	add	sp, #28
 80018e0:	bd30      	pop	{r4, r5, pc}
 80018e2:	bf00      	nop
 80018e4:	40013800 	andmi	r3, r1, r0, lsl #16

080018e8 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80018e8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80018ec:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018ee:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80018f0:	2300      	movs	r3, #0
 80018f2:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80018f4:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80018f6:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018f8:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80018fa:	8183      	strh	r3, [r0, #12]
 80018fc:	4770      	bx	lr

080018fe <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018fe:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001900:	b119      	cbz	r1, 800190a <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001902:	b29b      	uxth	r3, r3
 8001904:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001908:	e003      	b.n	8001912 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 800190a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800190e:	041b      	lsls	r3, r3, #16
 8001910:	0c1b      	lsrs	r3, r3, #16
 8001912:	8183      	strh	r3, [r0, #12]
 8001914:	4770      	bx	lr

08001916 <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8001916:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8001918:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 800191c:	2301      	movs	r3, #1
 800191e:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001922:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8001924:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001928:	d101      	bne.n	800192e <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 800192a:	300c      	adds	r0, #12
 800192c:	e003      	b.n	8001936 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800192e:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 8001930:	bf0c      	ite	eq
 8001932:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001934:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 8001936:	b112      	cbz	r2, 800193e <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8001938:	6802      	ldr	r2, [r0, #0]
 800193a:	4313      	orrs	r3, r2
 800193c:	e002      	b.n	8001944 <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 800193e:	6802      	ldr	r2, [r0, #0]
 8001940:	ea22 0303 	bic.w	r3, r2, r3
 8001944:	6003      	str	r3, [r0, #0]
 8001946:	bd10      	pop	{r4, pc}

08001948 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8001948:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800194c:	8081      	strh	r1, [r0, #4]
 800194e:	4770      	bx	lr

08001950 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8001950:	8880      	ldrh	r0, [r0, #4]
}
 8001952:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8001956:	4770      	bx	lr

08001958 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8001958:	8803      	ldrh	r3, [r0, #0]
 800195a:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800195c:	bf14      	ite	ne
 800195e:	2001      	movne	r0, #1
 8001960:	2000      	moveq	r0, #0
 8001962:	4770      	bx	lr

08001964 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8001964:	43c9      	mvns	r1, r1
 8001966:	b289      	uxth	r1, r1
 8001968:	8001      	strh	r1, [r0, #0]
 800196a:	4770      	bx	lr

0800196c <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800196c:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 800196e:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8001970:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001974:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001978:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800197a:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800197e:	d101      	bne.n	8001984 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8001980:	8983      	ldrh	r3, [r0, #12]
 8001982:	e003      	b.n	800198c <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001984:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8001986:	bf0c      	ite	eq
 8001988:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800198a:	8a83      	ldrhne	r3, [r0, #20]
 800198c:	b29b      	uxth	r3, r3
 800198e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8001990:	8802      	ldrh	r2, [r0, #0]
 8001992:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8001994:	b13b      	cbz	r3, 80019a6 <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8001996:	0a09      	lsrs	r1, r1, #8
 8001998:	2301      	movs	r3, #1
 800199a:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800199c:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 800199e:	bf14      	ite	ne
 80019a0:	2001      	movne	r0, #1
 80019a2:	2000      	moveq	r0, #0
 80019a4:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80019a6:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80019a8:	bd10      	pop	{r4, pc}
	...

080019ac <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 80019ac:	4668      	mov	r0, sp
 80019ae:	f020 0107 	bic.w	r1, r0, #7
 80019b2:	468d      	mov	sp, r1
 80019b4:	b501      	push	{r0, lr}
 80019b6:	4a0c      	ldr	r2, [pc, #48]	; (80019e8 <Reset_Handler+0x3c>)
 80019b8:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80019ba:	490d      	ldr	r1, [pc, #52]	; (80019f0 <Reset_Handler+0x44>)
 80019bc:	428b      	cmp	r3, r1
 80019be:	d204      	bcs.n	80019ca <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 80019c0:	f852 1f04 	ldr.w	r1, [r2, #4]!
 80019c4:	f843 1b04 	str.w	r1, [r3], #4
 80019c8:	e7f7      	b.n	80019ba <Reset_Handler+0xe>
 80019ca:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 80019cc:	4a0a      	ldr	r2, [pc, #40]	; (80019f8 <Reset_Handler+0x4c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d203      	bcs.n	80019da <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 80019d2:	2200      	movs	r2, #0
 80019d4:	f843 2b04 	str.w	r2, [r3], #4
 80019d8:	e7f8      	b.n	80019cc <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 80019da:	f7ff f81b 	bl	8000a14 <main>
}
 80019de:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80019e2:	4685      	mov	sp, r0
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	08002880 	stmdaeq	r0, {r7, fp, sp}
 80019ec:	20000000 	andcs	r0, r0, r0
 80019f0:	200000e4 	andcs	r0, r0, r4, ror #1
 80019f4:	200000e4 	andcs	r0, r0, r4, ror #1
 80019f8:	20000720 	andcs	r0, r0, r0, lsr #14

080019fc <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <USB_Init+0x1c>)
 80019fe:	4a07      	ldr	r2, [pc, #28]	; (8001a1c <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a00:	4907      	ldr	r1, [pc, #28]	; (8001a20 <USB_Init+0x24>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8001a02:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 8001a04:	2202      	movs	r2, #2
 8001a06:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 8001a08:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <USB_Init+0x28>)
 8001a0a:	4a07      	ldr	r2, [pc, #28]	; (8001a28 <USB_Init+0x2c>)
 8001a0c:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a0e:	4a07      	ldr	r2, [pc, #28]	; (8001a2c <USB_Init+0x30>)
  /* Initialize devices one by one */
  pProperty->Init();
 8001a10:	681b      	ldr	r3, [r3, #0]
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a12:	6011      	str	r1, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 8001a14:	4718      	bx	r3
 8001a16:	bf00      	nop
 8001a18:	200006f4 	strdcs	r0, [r0], -r4
 8001a1c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a20:	200000bc 	strhcs	r0, [r0], -ip
 8001a24:	2000005c 	andcs	r0, r0, ip, asr r0
 8001a28:	200006ec 	andcs	r0, r0, ip, ror #13
 8001a2c:	20000710 	andcs	r0, r0, r0, lsl r7

08001a30 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 8001a30:	b510      	push	{r4, lr}
 8001a32:	4c06      	ldr	r4, [pc, #24]	; (8001a4c <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 8001a34:	b918      	cbnz	r0, 8001a3e <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a36:	6823      	ldr	r3, [r4, #0]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8001a3c:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8001a3e:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <Standard_GetConfiguration+0x20>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 8001a46:	6820      	ldr	r0, [r4, #0]
 8001a48:	300a      	adds	r0, #10
}
 8001a4a:	bd10      	pop	{r4, pc}
 8001a4c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a50:	20000710 	andcs	r0, r0, r0, lsl r7

08001a54 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8001a54:	b510      	push	{r4, lr}
 8001a56:	4c06      	ldr	r4, [pc, #24]	; (8001a70 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8001a58:	b918      	cbnz	r0, 8001a62 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a5a:	6823      	ldr	r3, [r4, #0]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8001a60:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8001a62:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <Standard_GetInterface+0x20>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 8001a6a:	6820      	ldr	r0, [r4, #0]
 8001a6c:	300c      	adds	r0, #12
}
 8001a6e:	bd10      	pop	{r4, pc}
 8001a70:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a74:	20000710 	andcs	r0, r0, r0, lsl r7

08001a78 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001a78:	b510      	push	{r4, lr}
 8001a7a:	4a20      	ldr	r2, [pc, #128]	; (8001afc <Standard_GetStatus+0x84>)
  if (Length == 0)
 8001a7c:	b918      	cbnz	r0, 8001a86 <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001a7e:	6813      	ldr	r3, [r2, #0]
 8001a80:	2202      	movs	r2, #2
 8001a82:	821a      	strh	r2, [r3, #16]
    return 0;
 8001a84:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a86:	481e      	ldr	r0, [pc, #120]	; (8001b00 <Standard_GetStatus+0x88>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a88:	6814      	ldr	r4, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	8003      	strh	r3, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a8e:	7821      	ldrb	r1, [r4, #0]
 8001a90:	4602      	mov	r2, r0
 8001a92:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001a96:	d10d      	bne.n	8001ab4 <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001a98:	7a63      	ldrb	r3, [r4, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001a9a:	0699      	lsls	r1, r3, #26
    {
      SetBit(StatusInfo0, 1);
 8001a9c:	bf44      	itt	mi
 8001a9e:	2102      	movmi	r1, #2
 8001aa0:	7001      	strbmi	r1, [r0, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001aa2:	f013 0f40 	tst.w	r3, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 8001aa6:	7803      	ldrb	r3, [r0, #0]
 8001aa8:	bf14      	ite	ne
 8001aaa:	f043 0301 	orrne.w	r3, r3, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001aae:	f023 0301 	biceq.w	r3, r3, #1
 8001ab2:	e014      	b.n	8001ade <Standard_GetStatus+0x66>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001ab4:	2901      	cmp	r1, #1
 8001ab6:	d020      	beq.n	8001afa <Standard_GetStatus+0x82>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001ab8:	2902      	cmp	r1, #2
 8001aba:	d11d      	bne.n	8001af8 <Standard_GetStatus+0x80>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001abc:	7961      	ldrb	r1, [r4, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001abe:	f001 030f 	and.w	r3, r1, #15
 8001ac2:	009b      	lsls	r3, r3, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001ac4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ac8:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001acc:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001ad0:	681b      	ldr	r3, [r3, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001ad2:	d006      	beq.n	8001ae2 <Standard_GetStatus+0x6a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001ad4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001ad8:	2b10      	cmp	r3, #16
 8001ada:	d107      	bne.n	8001aec <Standard_GetStatus+0x74>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001adc:	2301      	movs	r3, #1
 8001ade:	7013      	strb	r3, [r2, #0]
 8001ae0:	e004      	b.n	8001aec <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001ae2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001aea:	e7f6      	b.n	8001ada <Standard_GetStatus+0x62>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <Standard_GetStatus+0x8c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001af4:	4802      	ldr	r0, [pc, #8]	; (8001b00 <Standard_GetStatus+0x88>)
 8001af6:	bd10      	pop	{r4, pc}
    }

  }
  else
  {
    return NULL;
 8001af8:	4618      	mov	r0, r3
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001afa:	bd10      	pop	{r4, pc}
 8001afc:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b00:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001b04:	20000710 	andcs	r0, r0, r0, lsl r7

08001b08 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001b0c:	4f23      	ldr	r7, [pc, #140]	; (8001b9c <DataStageIn+0x94>)
 8001b0e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8001bb0 <DataStageIn+0xa8>
 8001b12:	683d      	ldr	r5, [r7, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001b14:	8a2b      	ldrh	r3, [r5, #16]
  u32 ControlState = pInformation->ControlState;
 8001b16:	7a2e      	ldrb	r6, [r5, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001b18:	b9bb      	cbnz	r3, 8001b4a <DataStageIn+0x42>
 8001b1a:	2e04      	cmp	r6, #4
 8001b1c:	d115      	bne.n	8001b4a <DataStageIn+0x42>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001b1e:	4820      	ldr	r0, [pc, #128]	; (8001ba0 <DataStageIn+0x98>)
 8001b20:	7802      	ldrb	r2, [r0, #0]
 8001b22:	2a01      	cmp	r2, #1
 8001b24:	d10c      	bne.n	8001b40 <DataStageIn+0x38>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001b26:	4a1f      	ldr	r2, [pc, #124]	; (8001ba4 <DataStageIn+0x9c>)
 8001b28:	6811      	ldr	r1, [r2, #0]
 8001b2a:	4a1f      	ldr	r2, [pc, #124]	; (8001ba8 <DataStageIn+0xa0>)
 8001b2c:	b289      	uxth	r1, r1
 8001b2e:	440a      	add	r2, r1
 8001b30:	0052      	lsls	r2, r2, #1
 8001b32:	8013      	strh	r3, [r2, #0]
 8001b34:	8053      	strh	r3, [r2, #2]
 8001b36:	2230      	movs	r2, #48	; 0x30
 8001b38:	f8a8 2000 	strh.w	r2, [r8]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001b3c:	7003      	strb	r3, [r0, #0]
 8001b3e:	e029      	b.n	8001b94 <DataStageIn+0x8c>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001b40:	2310      	movs	r3, #16
 8001b42:	f8a8 3000 	strh.w	r3, [r8]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001b46:	2607      	movs	r6, #7
 8001b48:	e024      	b.n	8001b94 <DataStageIn+0x8c>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001b4a:	8aac      	ldrh	r4, [r5, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001b4c:	42a3      	cmp	r3, r4
 8001b4e:	bf94      	ite	ls
 8001b50:	2604      	movls	r6, #4
 8001b52:	2602      	movhi	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001b54:	429c      	cmp	r4, r3
 8001b56:	bf28      	it	cs
 8001b58:	461c      	movcs	r4, r3
 8001b5a:	69ab      	ldr	r3, [r5, #24]
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	4798      	blx	r3
 8001b60:	4681      	mov	r9, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001b62:	2000      	movs	r0, #0
 8001b64:	f000 fc6c 	bl	8002440 <GetEPTxAddr>
 8001b68:	4622      	mov	r2, r4
 8001b6a:	4601      	mov	r1, r0
 8001b6c:	4648      	mov	r0, r9
 8001b6e:	f000 fb78 	bl	8002262 <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001b72:	2000      	movs	r0, #0
 8001b74:	4621      	mov	r1, r4
 8001b76:	f000 fc83 	bl	8002480 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001b7a:	8a2b      	ldrh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b7c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b80:	1b1b      	subs	r3, r3, r4
 8001b82:	822b      	strh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8001b84:	8a6b      	ldrh	r3, [r5, #18]
 8001b86:	4423      	add	r3, r4
 8001b88:	826b      	strh	r3, [r5, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8001b8a:	2330      	movs	r3, #48	; 0x30
 8001b8c:	f8a8 3000 	strh.w	r3, [r8]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <DataStageIn+0xa4>)
 8001b92:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	721e      	strb	r6, [r3, #8]
 8001b98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b9c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ba0:	20000130 	andcs	r0, r0, r0, lsr r1
 8001ba4:	40005c50 	andmi	r5, r0, r0, asr ip
 8001ba8:	20003002 	andcs	r3, r0, r2
 8001bac:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001bb0:	2000071e 	andcs	r0, r0, lr, lsl r7

08001bb4 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001bb4:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001bb8:	490a      	ldr	r1, [pc, #40]	; (8001be4 <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	7849      	ldrb	r1, [r1, #1]
 8001bbe:	78da      	ldrb	r2, [r3, #3]
 8001bc0:	4291      	cmp	r1, r2
 8001bc2:	d30a      	bcc.n	8001bda <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001bc4:	7899      	ldrb	r1, [r3, #2]
 8001bc6:	b941      	cbnz	r1, 8001bda <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001bc8:	889c      	ldrh	r4, [r3, #4]
 8001bca:	b934      	cbnz	r4, 8001bda <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001bcc:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001bce:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <Standard_SetConfiguration+0x34>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	4798      	blx	r3
    return USB_SUCCESS;
 8001bd6:	4620      	mov	r0, r4
 8001bd8:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001bda:	2002      	movs	r0, #2
  }
}
 8001bdc:	bd10      	pop	{r4, pc}
 8001bde:	bf00      	nop
 8001be0:	20000714 	andcs	r0, r0, r4, lsl r7
 8001be4:	200000e0 	andcs	r0, r0, r0, ror #1
 8001be8:	20000710 	andcs	r0, r0, r0, lsl r7

08001bec <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001bec:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001bee:	4a0e      	ldr	r2, [pc, #56]	; (8001c28 <Standard_SetInterface+0x3c>)
 8001bf0:	4d0e      	ldr	r5, [pc, #56]	; (8001c2c <Standard_SetInterface+0x40>)
 8001bf2:	6812      	ldr	r2, [r2, #0]
 8001bf4:	682b      	ldr	r3, [r5, #0]
 8001bf6:	6992      	ldr	r2, [r2, #24]
 8001bf8:	7958      	ldrb	r0, [r3, #5]
 8001bfa:	78d9      	ldrb	r1, [r3, #3]
 8001bfc:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001bfe:	682b      	ldr	r3, [r5, #0]
 8001c00:	7a9a      	ldrb	r2, [r3, #10]
 8001c02:	b17a      	cbz	r2, 8001c24 <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001c04:	b970      	cbnz	r0, 8001c24 <Standard_SetInterface+0x38>
 8001c06:	791a      	ldrb	r2, [r3, #4]
 8001c08:	b962      	cbnz	r2, 8001c24 <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001c0a:	789c      	ldrb	r4, [r3, #2]
 8001c0c:	b954      	cbnz	r4, 8001c24 <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001c0e:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <Standard_SetInterface+0x44>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001c16:	682b      	ldr	r3, [r5, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001c18:	4620      	mov	r0, r4
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001c1a:	795a      	ldrb	r2, [r3, #5]
 8001c1c:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001c1e:	78da      	ldrb	r2, [r3, #3]
 8001c20:	731a      	strb	r2, [r3, #12]
 8001c22:	bd38      	pop	{r3, r4, r5, pc}
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8001c24:	2002      	movs	r0, #2
}
 8001c26:	bd38      	pop	{r3, r4, r5, pc}
 8001c28:	200006ec 	andcs	r0, r0, ip, ror #13
 8001c2c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001c30:	20000710 	andcs	r0, r0, r0, lsl r7

08001c34 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001c34:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 8001c36:	4b31      	ldr	r3, [pc, #196]	; (8001cfc <Standard_ClearFeature+0xc8>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001c3c:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001c40:	d104      	bne.n	8001c4c <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001c42:	7a5a      	ldrb	r2, [r3, #9]
 8001c44:	f022 0220 	bic.w	r2, r2, #32
 8001c48:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8001c4a:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001c4c:	2802      	cmp	r0, #2
 8001c4e:	d153      	bne.n	8001cf8 <Standard_ClearFeature+0xc4>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001c50:	885a      	ldrh	r2, [r3, #2]
 8001c52:	2a00      	cmp	r2, #0
 8001c54:	d151      	bne.n	8001cfa <Standard_ClearFeature+0xc6>
        || (pInformation->USBwIndex1 != 0))
 8001c56:	791a      	ldrb	r2, [r3, #4]
 8001c58:	2a00      	cmp	r2, #0
 8001c5a:	d14e      	bne.n	8001cfa <Standard_ClearFeature+0xc6>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001c5c:	7959      	ldrb	r1, [r3, #5]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c5e:	4d28      	ldr	r5, [pc, #160]	; (8001d00 <Standard_ClearFeature+0xcc>)
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 8001c60:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 8001c64:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c66:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8001c6a:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001c6e:	6812      	ldr	r2, [r2, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c70:	782d      	ldrb	r5, [r5, #0]
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001c72:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c76:	bf14      	ite	ne
 8001c78:	f002 0230 	andne.w	r2, r2, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001c7c:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c80:	42a8      	cmp	r0, r5
 8001c82:	d239      	bcs.n	8001cf8 <Standard_ClearFeature+0xc4>
 8001c84:	2a00      	cmp	r2, #0
 8001c86:	d037      	beq.n	8001cf8 <Standard_ClearFeature+0xc4>
        || (pInformation->Current_Configuration == 0))
 8001c88:	7a9b      	ldrb	r3, [r3, #10]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d034      	beq.n	8001cf8 <Standard_ClearFeature+0xc4>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c8e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001c92:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c96:	060a      	lsls	r2, r1, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c98:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c9a:	d50c      	bpl.n	8001cb6 <Standard_ClearFeature+0x82>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c9c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001ca0:	2b10      	cmp	r3, #16
 8001ca2:	d123      	bne.n	8001cec <Standard_ClearFeature+0xb8>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001ca4:	b2c4      	uxtb	r4, r0
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	f000 fb97 	bl	80023da <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001cac:	4620      	mov	r0, r4
 8001cae:	2130      	movs	r1, #48	; 0x30
 8001cb0:	f000 fb18 	bl	80022e4 <SetEPTxStatus>
 8001cb4:	e01a      	b.n	8001cec <Standard_ClearFeature+0xb8>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001cb6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001cba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cbe:	d115      	bne.n	8001cec <Standard_ClearFeature+0xb8>
      {
        if (Related_Endpoint == ENDP0)
 8001cc0:	b928      	cbnz	r0, 8001cce <Standard_ClearFeature+0x9a>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <Standard_ClearFeature+0xd0>)
 8001cc4:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001cc8:	f000 fbe8 	bl	800249c <SetEPRxCount>
 8001ccc:	e001      	b.n	8001cd2 <Standard_ClearFeature+0x9e>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001cce:	f000 fb71 	bl	80023b4 <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001cd2:	6823      	ldr	r3, [r4, #0]
 8001cd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001cd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001ce2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cea:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <Standard_ClearFeature+0xd4>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	4798      	blx	r3
    return USB_SUCCESS;
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	bd38      	pop	{r3, r4, r5, pc}
  }

  return USB_UNSUPPORT;
 8001cf8:	2002      	movs	r0, #2
}
 8001cfa:	bd38      	pop	{r3, r4, r5, pc}
 8001cfc:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d00:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d04:	2000005c 	andcs	r0, r0, ip, asr r0
 8001d08:	20000710 	andcs	r0, r0, r0, lsl r7

08001d0c <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001d0c:	b538      	push	{r3, r4, r5, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d0e:	4b1f      	ldr	r3, [pc, #124]	; (8001d8c <Standard_SetEndPointFeature+0x80>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d10:	4d1f      	ldr	r5, [pc, #124]	; (8001d90 <Standard_SetEndPointFeature+0x84>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d12:	6818      	ldr	r0, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d14:	782d      	ldrb	r5, [r5, #0]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d16:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001d18:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 8001d1c:	00a3      	lsls	r3, r4, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001d1e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8001d22:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001d26:	6812      	ldr	r2, [r2, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001d28:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001d2c:	bf14      	ite	ne
 8001d2e:	f002 0230 	andne.w	r2, r2, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001d32:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d36:	42ac      	cmp	r4, r5
 8001d38:	d225      	bcs.n	8001d86 <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001d3a:	8844      	ldrh	r4, [r0, #2]
 8001d3c:	bb1c      	cbnz	r4, 8001d86 <Standard_SetEndPointFeature+0x7a>
 8001d3e:	b312      	cbz	r2, 8001d86 <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001d40:	7a82      	ldrb	r2, [r0, #10]
 8001d42:	b302      	cbz	r2, 8001d86 <Standard_SetEndPointFeature+0x7a>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d48:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001d4c:	681a      	ldr	r2, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001d4e:	0609      	lsls	r1, r1, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d50:	bf4b      	itete	mi
 8001d52:	f422 42e0 	bicmi.w	r2, r2, #28672	; 0x7000
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d56:	f422 4280 	bicpl.w	r2, r2, #16384	; 0x4000
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d5a:	f022 0240 	bicmi.w	r2, r2, #64	; 0x40
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d5e:	f022 0270 	bicpl.w	r2, r2, #112	; 0x70
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d62:	bf4b      	itete	mi
 8001d64:	b292      	uxthmi	r2, r2
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d66:	b292      	uxthpl	r2, r2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d68:	f082 0210 	eormi.w	r2, r2, #16
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d6c:	f482 5280 	eorpl.w	r2, r2, #4096	; 0x1000
 8001d70:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d78:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001d7a:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <Standard_SetEndPointFeature+0x88>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	4798      	blx	r3
  return USB_SUCCESS;
 8001d82:	2000      	movs	r0, #0
 8001d84:	bd38      	pop	{r3, r4, r5, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001d86:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001d88:	bd38      	pop	{r3, r4, r5, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d90:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d94:	20000710 	andcs	r0, r0, r0, lsl r7

08001d98 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001d98:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <Standard_SetDeviceFeature+0x1c>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	7a53      	ldrb	r3, [r2, #9]
 8001da0:	f043 0320 	orr.w	r3, r3, #32
 8001da4:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001da6:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <Standard_SetDeviceFeature+0x20>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	4798      	blx	r3
  return USB_SUCCESS;
}
 8001dae:	2000      	movs	r0, #0
 8001db0:	bd08      	pop	{r3, pc}
 8001db2:	bf00      	nop
 8001db4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001db8:	20000710 	andcs	r0, r0, r0, lsl r7

08001dbc <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001dbc:	4b05      	ldr	r3, [pc, #20]	; (8001dd4 <Standard_GetDescriptorData+0x18>)
* Return         : Address of a part of the descriptor pointed by the Usb_
*                  wOffset The buffer pointed by this address contains at least
*                  Length bytes.
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
 8001dbe:	b510      	push	{r4, lr}
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001dc0:	681c      	ldr	r4, [r3, #0]
 8001dc2:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8001dc4:	b918      	cbnz	r0, 8001dce <Standard_GetDescriptorData+0x12>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001dc6:	888b      	ldrh	r3, [r1, #4]
 8001dc8:	1a9b      	subs	r3, r3, r2
 8001dca:	8223      	strh	r3, [r4, #16]
    return 0;
 8001dcc:	bd10      	pop	{r4, pc}
  }

  return pDesc->Descriptor + wOffset;
 8001dce:	6808      	ldr	r0, [r1, #0]
 8001dd0:	4410      	add	r0, r2
}
 8001dd2:	bd10      	pop	{r4, pc}
 8001dd4:	20000714 	andcs	r0, r0, r4, lsl r7

08001dd8 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001dd8:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001dda:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <Post0_Process+0x34>)
 8001ddc:	2000      	movs	r0, #0
 8001dde:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001de2:	f000 fb5b 	bl	800249c <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001de6:	4b0a      	ldr	r3, [pc, #40]	; (8001e10 <Post0_Process+0x38>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	7a18      	ldrb	r0, [r3, #8]
 8001dec:	2808      	cmp	r0, #8
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001dee:	bf01      	itttt	eq
 8001df0:	4b08      	ldreq	r3, [pc, #32]	; (8001e14 <Post0_Process+0x3c>)
 8001df2:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8001df6:	801a      	strheq	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001df8:	4b07      	ldreq	r3, [pc, #28]	; (8001e18 <Post0_Process+0x40>)
 8001dfa:	bf04      	itt	eq
 8001dfc:	2210      	moveq	r2, #16
 8001dfe:	801a      	strheq	r2, [r3, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001e00:	f1a0 0309 	sub.w	r3, r0, #9
 8001e04:	4258      	negs	r0, r3
 8001e06:	4158      	adcs	r0, r3
 8001e08:	bd08      	pop	{r3, pc}
 8001e0a:	bf00      	nop
 8001e0c:	2000005c 	andcs	r0, r0, ip, asr r0
 8001e10:	20000714 	andcs	r0, r0, r4, lsl r7
 8001e14:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001e18:	2000071e 	andcs	r0, r0, lr, lsl r7

08001e1c <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001e1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e1e:	4e96      	ldr	r6, [pc, #600]	; (8002078 <Setup0_Process+0x25c>)
 8001e20:	4b96      	ldr	r3, [pc, #600]	; (800207c <Setup0_Process+0x260>)
 8001e22:	6832      	ldr	r2, [r6, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e24:	4d96      	ldr	r5, [pc, #600]	; (8002080 <Setup0_Process+0x264>)
 8001e26:	b292      	uxth	r2, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e28:	4413      	add	r3, r2
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e2a:	682f      	ldr	r7, [r5, #0]
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	681c      	ldr	r4, [r3, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e30:	7a3b      	ldrb	r3, [r7, #8]
 8001e32:	2b09      	cmp	r3, #9
 8001e34:	d015      	beq.n	8001e62 <Setup0_Process+0x46>
 8001e36:	b2a4      	uxth	r4, r4
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e38:	0064      	lsls	r4, r4, #1
 8001e3a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001e3e:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001e42:	7823      	ldrb	r3, [r4, #0]
 8001e44:	703b      	strb	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001e46:	7863      	ldrb	r3, [r4, #1]
 8001e48:	707b      	strb	r3, [r7, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001e4a:	88a0      	ldrh	r0, [r4, #4]
 8001e4c:	f000 fb56 	bl	80024fc <ByteSwap>
 8001e50:	8078      	strh	r0, [r7, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001e52:	8920      	ldrh	r0, [r4, #8]
 8001e54:	682f      	ldr	r7, [r5, #0]
 8001e56:	f000 fb51 	bl	80024fc <ByteSwap>
 8001e5a:	80b8      	strh	r0, [r7, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001e5c:	89a2      	ldrh	r2, [r4, #12]
 8001e5e:	682b      	ldr	r3, [r5, #0]
 8001e60:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001e62:	682b      	ldr	r3, [r5, #0]
 8001e64:	2201      	movs	r2, #1
 8001e66:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8001e68:	88da      	ldrh	r2, [r3, #6]
 8001e6a:	785c      	ldrb	r4, [r3, #1]
 8001e6c:	2a00      	cmp	r2, #0
 8001e6e:	d162      	bne.n	8001f36 <Setup0_Process+0x11a>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001e70:	781a      	ldrb	r2, [r3, #0]
 8001e72:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001e76:	d13a      	bne.n	8001eee <Setup0_Process+0xd2>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001e78:	2c09      	cmp	r4, #9
 8001e7a:	d102      	bne.n	8001e82 <Setup0_Process+0x66>
    {
      Result = Standard_SetConfiguration();
 8001e7c:	f7ff fe9a 	bl	8001bb4 <Standard_SetConfiguration>
 8001e80:	e044      	b.n	8001f0c <Setup0_Process+0xf0>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001e82:	2c05      	cmp	r4, #5
 8001e84:	d10f      	bne.n	8001ea6 <Setup0_Process+0x8a>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e86:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001e8a:	2a00      	cmp	r2, #0
 8001e8c:	da01      	bge.n	8001e92 <Setup0_Process+0x76>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001e8e:	2308      	movs	r3, #8
 8001e90:	e04e      	b.n	8001f30 <Setup0_Process+0x114>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e92:	789a      	ldrb	r2, [r3, #2]
 8001e94:	2a00      	cmp	r2, #0
 8001e96:	d1fa      	bne.n	8001e8e <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 8001e98:	889a      	ldrh	r2, [r3, #4]
 8001e9a:	2a00      	cmp	r2, #0
 8001e9c:	d1f7      	bne.n	8001e8e <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 8001e9e:	7a9b      	ldrb	r3, [r3, #10]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d037      	beq.n	8001f14 <Setup0_Process+0xf8>
 8001ea4:	e7f3      	b.n	8001e8e <Setup0_Process+0x72>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001ea6:	2c03      	cmp	r4, #3
 8001ea8:	d113      	bne.n	8001ed2 <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001eaa:	78da      	ldrb	r2, [r3, #3]
 8001eac:	2a01      	cmp	r2, #1
 8001eae:	d007      	beq.n	8001ec0 <Setup0_Process+0xa4>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001eb0:	4b74      	ldr	r3, [pc, #464]	; (8002084 <Setup0_Process+0x268>)
 8001eb2:	4620      	mov	r0, r4
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001eba:	2803      	cmp	r0, #3
 8001ebc:	d128      	bne.n	8001f10 <Setup0_Process+0xf4>
 8001ebe:	e036      	b.n	8001f2e <Setup0_Process+0x112>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001ec0:	889a      	ldrh	r2, [r3, #4]
 8001ec2:	2a00      	cmp	r2, #0
 8001ec4:	d1f4      	bne.n	8001eb0 <Setup0_Process+0x94>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001ec6:	7a5b      	ldrb	r3, [r3, #9]
 8001ec8:	0698      	lsls	r0, r3, #26
 8001eca:	d5f1      	bpl.n	8001eb0 <Setup0_Process+0x94>
      {
        Result = Standard_SetDeviceFeature();
 8001ecc:	f7ff ff64 	bl	8001d98 <Standard_SetDeviceFeature>
 8001ed0:	e01c      	b.n	8001f0c <Setup0_Process+0xf0>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001ed2:	2c01      	cmp	r4, #1
 8001ed4:	d1ec      	bne.n	8001eb0 <Setup0_Process+0x94>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001ed6:	78da      	ldrb	r2, [r3, #3]
 8001ed8:	2a01      	cmp	r2, #1
 8001eda:	d1e9      	bne.n	8001eb0 <Setup0_Process+0x94>
          && pInformation->USBwIndex == 0
 8001edc:	889a      	ldrh	r2, [r3, #4]
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	d1e6      	bne.n	8001eb0 <Setup0_Process+0x94>
          && ValBit(pInformation->Current_Feature, 5))
 8001ee2:	7a5b      	ldrb	r3, [r3, #9]
 8001ee4:	0699      	lsls	r1, r3, #26
 8001ee6:	d5e3      	bpl.n	8001eb0 <Setup0_Process+0x94>
      {
        Result = Standard_ClearFeature();
 8001ee8:	f7ff fea4 	bl	8001c34 <Standard_ClearFeature>
 8001eec:	e00e      	b.n	8001f0c <Setup0_Process+0xf0>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001eee:	2a01      	cmp	r2, #1
 8001ef0:	d104      	bne.n	8001efc <Setup0_Process+0xe0>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001ef2:	2c0b      	cmp	r4, #11
 8001ef4:	d1dc      	bne.n	8001eb0 <Setup0_Process+0x94>
    {
      Result = Standard_SetInterface();
 8001ef6:	f7ff fe79 	bl	8001bec <Standard_SetInterface>
 8001efa:	e007      	b.n	8001f0c <Setup0_Process+0xf0>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001efc:	2a02      	cmp	r2, #2
 8001efe:	d1d7      	bne.n	8001eb0 <Setup0_Process+0x94>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001f00:	2c01      	cmp	r4, #1
 8001f02:	d0f1      	beq.n	8001ee8 <Setup0_Process+0xcc>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001f04:	2c03      	cmp	r4, #3
 8001f06:	d1d3      	bne.n	8001eb0 <Setup0_Process+0x94>
    {
      Result = Standard_SetEndPointFeature();
 8001f08:	f7ff ff00 	bl	8001d0c <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001f0c:	b110      	cbz	r0, 8001f14 <Setup0_Process+0xf8>
 8001f0e:	e7cf      	b.n	8001eb0 <Setup0_Process+0x94>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001f10:	2800      	cmp	r0, #0
 8001f12:	d1bc      	bne.n	8001e8e <Setup0_Process+0x72>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001f14:	6832      	ldr	r2, [r6, #0]
 8001f16:	4b5c      	ldr	r3, [pc, #368]	; (8002088 <Setup0_Process+0x26c>)
 8001f18:	b292      	uxth	r2, r2
 8001f1a:	4413      	add	r3, r2
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	2200      	movs	r2, #0
 8001f20:	801a      	strh	r2, [r3, #0]
 8001f22:	805a      	strh	r2, [r3, #2]
 8001f24:	4b59      	ldr	r3, [pc, #356]	; (800208c <Setup0_Process+0x270>)
 8001f26:	2230      	movs	r2, #48	; 0x30
 8001f28:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001f2a:	2306      	movs	r3, #6
 8001f2c:	e000      	b.n	8001f30 <Setup0_Process+0x114>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001f2e:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001f30:	682a      	ldr	r2, [r5, #0]
 8001f32:	7213      	strb	r3, [r2, #8]
 8001f34:	e0cc      	b.n	80020d0 <Setup0_Process+0x2b4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001f36:	2c06      	cmp	r4, #6
 8001f38:	d113      	bne.n	8001f62 <Setup0_Process+0x146>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f3a:	781a      	ldrb	r2, [r3, #0]
 8001f3c:	0652      	lsls	r2, r2, #25
 8001f3e:	d175      	bne.n	800202c <Setup0_Process+0x210>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001f40:	789a      	ldrb	r2, [r3, #2]
 8001f42:	4b50      	ldr	r3, [pc, #320]	; (8002084 <Setup0_Process+0x268>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001f44:	2a01      	cmp	r2, #1
 8001f46:	d102      	bne.n	8001f4e <Setup0_Process+0x132>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	69db      	ldr	r3, [r3, #28]
 8001f4c:	e065      	b.n	800201a <Setup0_Process+0x1fe>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001f4e:	2a02      	cmp	r2, #2
 8001f50:	d102      	bne.n	8001f58 <Setup0_Process+0x13c>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6a1b      	ldr	r3, [r3, #32]
 8001f56:	e060      	b.n	800201a <Setup0_Process+0x1fe>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8001f58:	2a03      	cmp	r2, #3
 8001f5a:	d167      	bne.n	800202c <Setup0_Process+0x210>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f60:	e05b      	b.n	800201a <Setup0_Process+0x1fe>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8001f62:	2c00      	cmp	r4, #0
 8001f64:	d13a      	bne.n	8001fdc <Setup0_Process+0x1c0>
 8001f66:	8859      	ldrh	r1, [r3, #2]
 8001f68:	2900      	cmp	r1, #0
 8001f6a:	d15f      	bne.n	800202c <Setup0_Process+0x210>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8001f6c:	685a      	ldr	r2, [r3, #4]
 8001f6e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001f72:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001f76:	d159      	bne.n	800202c <Setup0_Process+0x210>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f78:	781a      	ldrb	r2, [r3, #0]
 8001f7a:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001f7e:	d104      	bne.n	8001f8a <Setup0_Process+0x16e>
        && (pInformation->USBwIndex == 0))
 8001f80:	889b      	ldrh	r3, [r3, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f000 80a8 	beq.w	80020d8 <Setup0_Process+0x2bc>
 8001f88:	e050      	b.n	800202c <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f8a:	2a01      	cmp	r2, #1
 8001f8c:	d10a      	bne.n	8001fa4 <Setup0_Process+0x188>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8001f8e:	4a3d      	ldr	r2, [pc, #244]	; (8002084 <Setup0_Process+0x268>)
 8001f90:	7958      	ldrb	r0, [r3, #5]
 8001f92:	6812      	ldr	r2, [r2, #0]
 8001f94:	6992      	ldr	r2, [r2, #24]
 8001f96:	4790      	blx	r2
 8001f98:	2800      	cmp	r0, #0
 8001f9a:	d147      	bne.n	800202c <Setup0_Process+0x210>
          && (pInformation->Current_Configuration != 0))
 8001f9c:	4b38      	ldr	r3, [pc, #224]	; (8002080 <Setup0_Process+0x264>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	7a9b      	ldrb	r3, [r3, #10]
 8001fa2:	e018      	b.n	8001fd6 <Setup0_Process+0x1ba>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001fa4:	2a02      	cmp	r2, #2
 8001fa6:	d141      	bne.n	800202c <Setup0_Process+0x210>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001fa8:	795a      	ldrb	r2, [r3, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001faa:	4839      	ldr	r0, [pc, #228]	; (8002090 <Setup0_Process+0x274>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001fac:	f002 010f 	and.w	r1, r2, #15
 8001fb0:	008b      	lsls	r3, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001fb2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001fb6:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001fba:	681b      	ldr	r3, [r3, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001fbc:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8001fbe:	f012 0f80 	tst.w	r2, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001fc2:	bf14      	ite	ne
 8001fc4:	f003 0330 	andne.w	r3, r3, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8001fc8:	f403 5340 	andeq.w	r3, r3, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001fcc:	4281      	cmp	r1, r0
 8001fce:	d22d      	bcs.n	800202c <Setup0_Process+0x210>
 8001fd0:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001fd4:	d12a      	bne.n	800202c <Setup0_Process+0x210>
          && (Status != 0))
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d17e      	bne.n	80020d8 <Setup0_Process+0x2bc>
 8001fda:	e027      	b.n	800202c <Setup0_Process+0x210>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8001fdc:	2c08      	cmp	r4, #8
 8001fde:	d103      	bne.n	8001fe8 <Setup0_Process+0x1cc>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	065b      	lsls	r3, r3, #25
 8001fe4:	d07a      	beq.n	80020dc <Setup0_Process+0x2c0>
 8001fe6:	e021      	b.n	800202c <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8001fe8:	2c0a      	cmp	r4, #10
 8001fea:	d11f      	bne.n	800202c <Setup0_Process+0x210>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001fec:	781a      	ldrb	r2, [r3, #0]
 8001fee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ff2:	2a01      	cmp	r2, #1
 8001ff4:	d11a      	bne.n	800202c <Setup0_Process+0x210>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8001ff6:	7a9a      	ldrb	r2, [r3, #10]
 8001ff8:	b1c2      	cbz	r2, 800202c <Setup0_Process+0x210>
 8001ffa:	8859      	ldrh	r1, [r3, #2]
 8001ffc:	b9b1      	cbnz	r1, 800202c <Setup0_Process+0x210>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002004:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002008:	d110      	bne.n	800202c <Setup0_Process+0x210>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 800200a:	4a1e      	ldr	r2, [pc, #120]	; (8002084 <Setup0_Process+0x268>)
 800200c:	7958      	ldrb	r0, [r3, #5]
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	6992      	ldr	r2, [r2, #24]
 8002012:	4790      	blx	r2
 8002014:	2800      	cmp	r0, #0
 8002016:	d063      	beq.n	80020e0 <Setup0_Process+0x2c4>
 8002018:	e008      	b.n	800202c <Setup0_Process+0x210>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 800201a:	b13b      	cbz	r3, 800202c <Setup0_Process+0x210>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 800201c:	682a      	ldr	r2, [r5, #0]
 800201e:	2400      	movs	r4, #0
 8002020:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8002022:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8002024:	4620      	mov	r0, r4
 8002026:	4798      	blx	r3
    Result = USB_SUCCESS;
 8002028:	4620      	mov	r0, r4
 800202a:	e00a      	b.n	8002042 <Setup0_Process+0x226>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 800202c:	4b15      	ldr	r3, [pc, #84]	; (8002084 <Setup0_Process+0x268>)
 800202e:	682a      	ldr	r2, [r5, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	7850      	ldrb	r0, [r2, #1]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8002038:	2803      	cmp	r0, #3
 800203a:	d102      	bne.n	8002042 <Setup0_Process+0x226>
    {
      pInformation->ControlState = PAUSE;
 800203c:	4b10      	ldr	r3, [pc, #64]	; (8002080 <Setup0_Process+0x264>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	e005      	b.n	800204e <Setup0_Process+0x232>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8002042:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002046:	682b      	ldr	r3, [r5, #0]
 8002048:	8a1a      	ldrh	r2, [r3, #16]
 800204a:	428a      	cmp	r2, r1
 800204c:	d101      	bne.n	8002052 <Setup0_Process+0x236>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 800204e:	2209      	movs	r2, #9
 8002050:	e003      	b.n	800205a <Setup0_Process+0x23e>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8002052:	2802      	cmp	r0, #2
 8002054:	d000      	beq.n	8002058 <Setup0_Process+0x23c>
 8002056:	b912      	cbnz	r2, 800205e <Setup0_Process+0x242>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8002058:	2208      	movs	r2, #8
 800205a:	721a      	strb	r2, [r3, #8]
 800205c:	e038      	b.n	80020d0 <Setup0_Process+0x2b4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 800205e:	f993 1000 	ldrsb.w	r1, [r3]
 8002062:	2900      	cmp	r1, #0
 8002064:	da2e      	bge.n	80020c4 <Setup0_Process+0x2a8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 8002066:	88d9      	ldrh	r1, [r3, #6]
 8002068:	4c06      	ldr	r4, [pc, #24]	; (8002084 <Setup0_Process+0x268>)
 800206a:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 800206c:	9801      	ldr	r0, [sp, #4]
 800206e:	4282      	cmp	r2, r0
 8002070:	d910      	bls.n	8002094 <Setup0_Process+0x278>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8002072:	9a01      	ldr	r2, [sp, #4]
 8002074:	821a      	strh	r2, [r3, #16]
 8002076:	e01e      	b.n	80020b6 <Setup0_Process+0x29a>
 8002078:	40005c50 	andmi	r5, r0, r0, asr ip
 800207c:	20003004 	andcs	r3, r0, r4
 8002080:	20000714 	andcs	r0, r0, r4, lsl r7
 8002084:	200006ec 	andcs	r0, r0, ip, ror #13
 8002088:	20003002 	andcs	r3, r0, r2
 800208c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002090:	200000e0 	andcs	r0, r0, r0, ror #1
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 8002094:	428a      	cmp	r2, r1
 8002096:	d20e      	bcs.n	80020b6 <Setup0_Process+0x29a>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8002098:	6821      	ldr	r1, [r4, #0]
 800209a:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
 800209e:	4282      	cmp	r2, r0
 80020a0:	d201      	bcs.n	80020a6 <Setup0_Process+0x28a>
      {
        Data_Mul_MaxPacketSize = FALSE;
 80020a2:	2100      	movs	r1, #0
 80020a4:	e005      	b.n	80020b2 <Setup0_Process+0x296>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 80020a6:	fb92 f1f0 	sdiv	r1, r2, r0
 80020aa:	fb00 2211 	mls	r2, r0, r1, r2
 80020ae:	b912      	cbnz	r2, 80020b6 <Setup0_Process+0x29a>
      {
        Data_Mul_MaxPacketSize = TRUE;
 80020b0:	2101      	movs	r1, #1
 80020b2:	4a0c      	ldr	r2, [pc, #48]	; (80020e4 <Setup0_Process+0x2c8>)
 80020b4:	7011      	strb	r1, [r2, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 80020b6:	6822      	ldr	r2, [r4, #0]
 80020b8:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80020bc:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 80020be:	f7ff fd23 	bl	8001b08 <DataStageIn>
 80020c2:	e005      	b.n	80020d0 <Setup0_Process+0x2b4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 80020c4:	2203      	movs	r2, #3
 80020c6:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80020c8:	4b07      	ldr	r3, [pc, #28]	; (80020e8 <Setup0_Process+0x2cc>)
 80020ca:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80020ce:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80020d0:	f7ff fe82 	bl	8001dd8 <Post0_Process>
}
 80020d4:	b003      	add	sp, #12
 80020d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 80020d8:	4b04      	ldr	r3, [pc, #16]	; (80020ec <Setup0_Process+0x2d0>)
 80020da:	e79f      	b.n	800201c <Setup0_Process+0x200>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 80020dc:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <Setup0_Process+0x2d4>)
 80020de:	e79d      	b.n	800201c <Setup0_Process+0x200>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 80020e0:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <Setup0_Process+0x2d8>)
 80020e2:	e79b      	b.n	800201c <Setup0_Process+0x200>
 80020e4:	20000130 	andcs	r0, r0, r0, lsr r1
 80020e8:	2000071c 	andcs	r0, r0, ip, lsl r7
 80020ec:	08001a79 	stmdaeq	r0, {r0, r3, r4, r5, r6, r9, fp, ip}
 80020f0:	08001a31 	stmdaeq	r0, {r0, r4, r5, r9, fp, ip}
 80020f4:	08001a55 	stmdaeq	r0, {r0, r2, r4, r6, r9, fp, ip}

080020f8 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 80020f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 80020fa:	4d2c      	ldr	r5, [pc, #176]	; (80021ac <Out0_Process+0xb4>)
 80020fc:	682c      	ldr	r4, [r5, #0]
 80020fe:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8002100:	2b02      	cmp	r3, #2
 8002102:	d04c      	beq.n	800219e <Out0_Process+0xa6>
 8002104:	2b04      	cmp	r3, #4
 8002106:	d04a      	beq.n	800219e <Out0_Process+0xa6>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8002108:	2b03      	cmp	r3, #3
 800210a:	d001      	beq.n	8002110 <Out0_Process+0x18>
 800210c:	2b05      	cmp	r3, #5
 800210e:	d140      	bne.n	8002192 <Out0_Process+0x9a>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8002110:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8002112:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8002114:	b1a9      	cbz	r1, 8002142 <Out0_Process+0x4a>
 8002116:	b1a3      	cbz	r3, 8002142 <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 8002118:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 800211a:	429e      	cmp	r6, r3
 800211c:	bf28      	it	cs
 800211e:	461e      	movcs	r6, r3
 8002120:	4630      	mov	r0, r6
 8002122:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 8002124:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8002126:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8002128:	1b9b      	subs	r3, r3, r6
 800212a:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 800212c:	8a63      	ldrh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 800212e:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 8002130:	4433      	add	r3, r6
 8002132:	8263      	strh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8002134:	f000 f994 	bl	8002460 <GetEPRxAddr>
 8002138:	4632      	mov	r2, r6
 800213a:	4601      	mov	r1, r0
 800213c:	4638      	mov	r0, r7
 800213e:	f000 f8a8 	bl	8002292 <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 8002142:	8a23      	ldrh	r3, [r4, #16]
 8002144:	b153      	cbz	r3, 800215c <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002146:	4b1a      	ldr	r3, [pc, #104]	; (80021b0 <Out0_Process+0xb8>)
    SetEPTxCount(ENDP0, 0);
 8002148:	2000      	movs	r0, #0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800214a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 800214e:	4601      	mov	r1, r0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002150:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8002152:	f000 f995 	bl	8002480 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8002156:	4b17      	ldr	r3, [pc, #92]	; (80021b4 <Out0_Process+0xbc>)
 8002158:	2230      	movs	r2, #48	; 0x30
 800215a:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800215c:	8aa3      	ldrh	r3, [r4, #20]
 800215e:	8a22      	ldrh	r2, [r4, #16]
 8002160:	4293      	cmp	r3, r2
  {
    pInformation->ControlState = OUT_DATA;
 8002162:	682b      	ldr	r3, [r5, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8002164:	d801      	bhi.n	800216a <Out0_Process+0x72>
  {
    pInformation->ControlState = OUT_DATA;
 8002166:	2203      	movs	r2, #3
 8002168:	e001      	b.n	800216e <Out0_Process+0x76>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 800216a:	b112      	cbz	r2, 8002172 <Out0_Process+0x7a>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 800216c:	2205      	movs	r2, #5
 800216e:	721a      	strb	r2, [r3, #8]
 8002170:	e00c      	b.n	800218c <Out0_Process+0x94>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8002172:	2106      	movs	r1, #6
 8002174:	7219      	strb	r1, [r3, #8]
      USB_StatusIn();
 8002176:	4b10      	ldr	r3, [pc, #64]	; (80021b8 <Out0_Process+0xc0>)
 8002178:	6819      	ldr	r1, [r3, #0]
 800217a:	4b10      	ldr	r3, [pc, #64]	; (80021bc <Out0_Process+0xc4>)
 800217c:	b289      	uxth	r1, r1
 800217e:	440b      	add	r3, r1
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	801a      	strh	r2, [r3, #0]
 8002184:	805a      	strh	r2, [r3, #2]
 8002186:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <Out0_Process+0xbc>)
 8002188:	2230      	movs	r2, #48	; 0x30
 800218a:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 800218c:	682b      	ldr	r3, [r5, #0]
 800218e:	7a1b      	ldrb	r3, [r3, #8]
 8002190:	e006      	b.n	80021a0 <Out0_Process+0xa8>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8002192:	2b07      	cmp	r3, #7
 8002194:	d103      	bne.n	800219e <Out0_Process+0xa6>
  {
    (*pProperty->Process_Status_OUT)();
 8002196:	4b0a      	ldr	r3, [pc, #40]	; (80021c0 <Out0_Process+0xc8>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 800219e:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 80021a0:	682a      	ldr	r2, [r5, #0]
 80021a2:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 80021a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80021a8:	f7ff be16 	b.w	8001dd8 <Post0_Process>
 80021ac:	20000714 	andcs	r0, r0, r4, lsl r7
 80021b0:	2000071c 	andcs	r0, r0, ip, lsl r7
 80021b4:	2000071e 	andcs	r0, r0, lr, lsl r7
 80021b8:	40005c50 	andmi	r5, r0, r0, asr ip
 80021bc:	20003002 	andcs	r3, r0, r2
 80021c0:	200006ec 	andcs	r0, r0, ip, ror #13

080021c4 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 80021c4:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <SetDeviceAddress+0x38>)

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021c8:	2200      	movs	r2, #0
{
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 80021ca:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021cc:	42aa      	cmp	r2, r5
 80021ce:	d210      	bcs.n	80021f2 <SetDeviceAddress+0x2e>
  {
    _SetEPAddress((u8)i, (u8)i);
 80021d0:	f640 710f 	movw	r1, #3855	; 0xf0f
 80021d4:	f102 5380 	add.w	r3, r2, #268435456	; 0x10000000
 80021d8:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	681e      	ldr	r6, [r3, #0]
 80021e0:	f442 4400 	orr.w	r4, r2, #32768	; 0x8000
 80021e4:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80021e8:	4031      	ands	r1, r6
 80021ea:	4321      	orrs	r1, r4
 80021ec:	6019      	str	r1, [r3, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021ee:	3201      	adds	r2, #1
 80021f0:	e7ec      	b.n	80021cc <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 80021f2:	4b03      	ldr	r3, [pc, #12]	; (8002200 <SetDeviceAddress+0x3c>)
 80021f4:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80021f8:	6018      	str	r0, [r3, #0]
 80021fa:	bd70      	pop	{r4, r5, r6, pc}
 80021fc:	200000e0 	andcs	r0, r0, r0, ror #1
 8002200:	40005c4c 	andmi	r5, r0, ip, asr #24

08002204 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 8002204:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 8002206:	4c13      	ldr	r4, [pc, #76]	; (8002254 <In0_Process+0x50>)
 8002208:	6823      	ldr	r3, [r4, #0]
 800220a:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 800220c:	2a02      	cmp	r2, #2
 800220e:	d001      	beq.n	8002214 <In0_Process+0x10>
 8002210:	2a04      	cmp	r2, #4
 8002212:	d104      	bne.n	800221e <In0_Process+0x1a>
  {
    DataStageIn();
 8002214:	f7ff fc78 	bl	8001b08 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8002218:	6823      	ldr	r3, [r4, #0]
 800221a:	7a1b      	ldrb	r3, [r3, #8]
 800221c:	e013      	b.n	8002246 <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 800221e:	2a06      	cmp	r2, #6
 8002220:	d110      	bne.n	8002244 <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8002222:	785a      	ldrb	r2, [r3, #1]
 8002224:	2a05      	cmp	r2, #5
 8002226:	d109      	bne.n	800223c <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8002228:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 800222a:	0652      	lsls	r2, r2, #25
 800222c:	d106      	bne.n	800223c <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 800222e:	78d8      	ldrb	r0, [r3, #3]
 8002230:	f7ff ffc8 	bl	80021c4 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8002234:	4b08      	ldr	r3, [pc, #32]	; (8002258 <In0_Process+0x54>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6a1b      	ldr	r3, [r3, #32]
 800223a:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 800223c:	4b07      	ldr	r3, [pc, #28]	; (800225c <In0_Process+0x58>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 8002244:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 8002246:	6822      	ldr	r2, [r4, #0]
 8002248:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 800224a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 800224e:	f7ff bdc3 	b.w	8001dd8 <Post0_Process>
 8002252:	bf00      	nop
 8002254:	20000714 	andcs	r0, r0, r4, lsl r7
 8002258:	20000710 	andcs	r0, r0, r0, lsl r7
 800225c:	200006ec 	andcs	r0, r0, ip, ror #13

08002260 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8002260:	4770      	bx	lr

08002262 <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 8002262:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002264:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002268:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 800226a:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 800226e:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002270:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 8002272:	2300      	movs	r3, #0
 8002274:	4293      	cmp	r3, r2
 8002276:	f100 0002 	add.w	r0, r0, #2
 800227a:	d009      	beq.n	8002290 <UserToPMABufferCopy+0x2e>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 800227c:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 8002280:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8002284:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8002288:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 800228c:	3301      	adds	r3, #1
 800228e:	e7f1      	b.n	8002274 <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002290:	bd30      	pop	{r4, r5, pc}

08002292 <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 8002292:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002294:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002298:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 800229a:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 800229e:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80022a0:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 80022a2:	2300      	movs	r3, #0
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d005      	beq.n	80022b4 <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 80022a8:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 80022ac:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 80022b0:	3301      	adds	r3, #1
 80022b2:	e7f7      	b.n	80022a4 <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 80022b4:	bd10      	pop	{r4, pc}
	...

080022b8 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 80022b8:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80022bc:	4a01      	ldr	r2, [pc, #4]	; (80022c4 <SetBTABLE+0xc>)
 80022be:	4003      	ands	r3, r0
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	4770      	bx	lr
 80022c4:	40005c50 	andmi	r5, r0, r0, asr ip

080022c8 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 80022c8:	0080      	lsls	r0, r0, #2
 80022ca:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022ce:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022d2:	6803      	ldr	r3, [r0, #0]
 80022d4:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80022d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022dc:	4319      	orrs	r1, r3
 80022de:	b289      	uxth	r1, r1
 80022e0:	6001      	str	r1, [r0, #0]
 80022e2:	4770      	bx	lr

080022e4 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80022e4:	0080      	lsls	r0, r0, #2
 80022e6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022ea:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022ee:	6803      	ldr	r3, [r0, #0]
 80022f0:	06ca      	lsls	r2, r1, #27
 80022f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	bf48      	it	mi
 80022fe:	f083 0310 	eormi.w	r3, r3, #16
 8002302:	068a      	lsls	r2, r1, #26
 8002304:	bf48      	it	mi
 8002306:	f083 0320 	eormi.w	r3, r3, #32
 800230a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800230e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002312:	6003      	str	r3, [r0, #0]
 8002314:	4770      	bx	lr

08002316 <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8002316:	0080      	lsls	r0, r0, #2
 8002318:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800231c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002320:	6803      	ldr	r3, [r0, #0]
 8002322:	04ca      	lsls	r2, r1, #19
 8002324:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002328:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800232c:	b29b      	uxth	r3, r3
 800232e:	bf48      	it	mi
 8002330:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8002334:	048a      	lsls	r2, r1, #18
 8002336:	bf48      	it	mi
 8002338:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 800233c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002344:	6003      	str	r3, [r0, #0]
 8002346:	4770      	bx	lr

08002348 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8002348:	0080      	lsls	r0, r0, #2
 800234a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800234e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002352:	6803      	ldr	r3, [r0, #0]
 8002354:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002358:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800235c:	b29b      	uxth	r3, r3
 800235e:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8002362:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002366:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800236a:	6003      	str	r3, [r0, #0]
 800236c:	4770      	bx	lr

0800236e <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 800236e:	0080      	lsls	r0, r0, #2
 8002370:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002374:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002378:	6803      	ldr	r3, [r0, #0]
 800237a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800237e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002382:	b29b      	uxth	r3, r3
 8002384:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002388:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800238c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002390:	6003      	str	r3, [r0, #0]
 8002392:	4770      	bx	lr

08002394 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8002394:	0080      	lsls	r0, r0, #2
 8002396:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800239a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800239e:	6803      	ldr	r3, [r0, #0]
 80023a0:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80023a4:	051b      	lsls	r3, r3, #20
 80023a6:	0d1b      	lsrs	r3, r3, #20
 80023a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023b0:	6003      	str	r3, [r0, #0]
 80023b2:	4770      	bx	lr

080023b4 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80023b4:	0080      	lsls	r0, r0, #2
 80023b6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023ba:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80023be:	6803      	ldr	r3, [r0, #0]
 80023c0:	045b      	lsls	r3, r3, #17
 80023c2:	bf41      	itttt	mi
 80023c4:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 80023c8:	6802      	ldrmi	r2, [r0, #0]
 80023ca:	4013      	andmi	r3, r2
 80023cc:	f443 4340 	orrmi.w	r3, r3, #49152	; 0xc000
 80023d0:	bf44      	itt	mi
 80023d2:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
 80023d6:	6003      	strmi	r3, [r0, #0]
 80023d8:	4770      	bx	lr

080023da <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 80023da:	0080      	lsls	r0, r0, #2
 80023dc:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023e0:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80023e4:	6803      	ldr	r3, [r0, #0]
 80023e6:	065b      	lsls	r3, r3, #25
 80023e8:	bf41      	itttt	mi
 80023ea:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 80023ee:	6802      	ldrmi	r2, [r0, #0]
 80023f0:	4013      	andmi	r3, r2
 80023f2:	f443 4300 	orrmi.w	r3, r3, #32768	; 0x8000
 80023f6:	bf44      	itt	mi
 80023f8:	f043 03c0 	orrmi.w	r3, r3, #192	; 0xc0
 80023fc:	6003      	strmi	r3, [r0, #0]
 80023fe:	4770      	bx	lr

08002400 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8002400:	4b06      	ldr	r3, [pc, #24]	; (800241c <SetEPTxAddr+0x1c>)
 8002402:	0849      	lsrs	r1, r1, #1
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	0049      	lsls	r1, r1, #1
 8002408:	b29b      	uxth	r3, r3
 800240a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800240e:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002412:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002416:	0040      	lsls	r0, r0, #1
 8002418:	6001      	str	r1, [r0, #0]
 800241a:	4770      	bx	lr
 800241c:	40005c50 	andmi	r5, r0, r0, asr ip

08002420 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8002420:	4b05      	ldr	r3, [pc, #20]	; (8002438 <SetEPRxAddr+0x18>)
 8002422:	0849      	lsrs	r1, r1, #1
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	0049      	lsls	r1, r1, #1
 8002428:	b29b      	uxth	r3, r3
 800242a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800242e:	4b03      	ldr	r3, [pc, #12]	; (800243c <SetEPRxAddr+0x1c>)
 8002430:	4403      	add	r3, r0
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	6019      	str	r1, [r3, #0]
 8002436:	4770      	bx	lr
 8002438:	40005c50 	andmi	r5, r0, r0, asr ip
 800243c:	20003004 	andcs	r3, r0, r4

08002440 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <GetEPTxAddr+0x1c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	b29b      	uxth	r3, r3
 8002446:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800244a:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 800244e:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002452:	0040      	lsls	r0, r0, #1
 8002454:	6800      	ldr	r0, [r0, #0]
}
 8002456:	b280      	uxth	r0, r0
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40005c50 	andmi	r5, r0, r0, asr ip

08002460 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002460:	4b05      	ldr	r3, [pc, #20]	; (8002478 <GetEPRxAddr+0x18>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	b29b      	uxth	r3, r3
 8002466:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800246a:	4b04      	ldr	r3, [pc, #16]	; (800247c <GetEPRxAddr+0x1c>)
 800246c:	4403      	add	r3, r0
 800246e:	005b      	lsls	r3, r3, #1
 8002470:	6818      	ldr	r0, [r3, #0]
}
 8002472:	b280      	uxth	r0, r0
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	40005c50 	andmi	r5, r0, r0, asr ip
 800247c:	20003004 	andcs	r3, r0, r4

08002480 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002480:	4b04      	ldr	r3, [pc, #16]	; (8002494 <SetEPTxCount+0x14>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	b29b      	uxth	r3, r3
 8002486:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800248a:	4b03      	ldr	r3, [pc, #12]	; (8002498 <SetEPTxCount+0x18>)
 800248c:	4403      	add	r3, r0
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	6019      	str	r1, [r3, #0]
 8002492:	4770      	bx	lr
 8002494:	40005c50 	andmi	r5, r0, r0, asr ip
 8002498:	20003002 	andcs	r3, r0, r2

0800249c <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 800249c:	4b0d      	ldr	r3, [pc, #52]	; (80024d4 <SetEPRxCount+0x38>)
 800249e:	293e      	cmp	r1, #62	; 0x3e
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024a8:	4b0b      	ldr	r3, [pc, #44]	; (80024d8 <SetEPRxCount+0x3c>)
 80024aa:	4403      	add	r3, r0
 80024ac:	ea4f 0243 	mov.w	r2, r3, lsl #1
 80024b0:	d909      	bls.n	80024c6 <SetEPRxCount+0x2a>
 80024b2:	094b      	lsrs	r3, r1, #5
 80024b4:	06c8      	lsls	r0, r1, #27
 80024b6:	bf04      	itt	eq
 80024b8:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 80024bc:	b29b      	uxtheq	r3, r3
 80024be:	029b      	lsls	r3, r3, #10
 80024c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024c4:	e004      	b.n	80024d0 <SetEPRxCount+0x34>
 80024c6:	084b      	lsrs	r3, r1, #1
 80024c8:	07c9      	lsls	r1, r1, #31
 80024ca:	bf48      	it	mi
 80024cc:	3301      	addmi	r3, #1
 80024ce:	029b      	lsls	r3, r3, #10
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	4770      	bx	lr
 80024d4:	40005c50 	andmi	r5, r0, r0, asr ip
 80024d8:	20003006 	andcs	r3, r0, r6

080024dc <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80024dc:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <GetEPRxCount+0x18>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024e6:	4b04      	ldr	r3, [pc, #16]	; (80024f8 <GetEPRxCount+0x1c>)
 80024e8:	4403      	add	r3, r0
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	6818      	ldr	r0, [r3, #0]
}
 80024ee:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80024f2:	4770      	bx	lr
 80024f4:	40005c50 	andmi	r5, r0, r0, asr ip
 80024f8:	20003006 	andcs	r3, r0, r6

080024fc <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 80024fc:	b2c3      	uxtb	r3, r0
 80024fe:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 8002500:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002504:	4770      	bx	lr
	...

08002508 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002508:	4b04      	ldr	r3, [pc, #16]	; (800251c <USB_SIL_Init+0x14>)
 800250a:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 800250c:	4a04      	ldr	r2, [pc, #16]	; (8002520 <USB_SIL_Init+0x18>)
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 800250e:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 8002510:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 8002514:	8013      	strh	r3, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002516:	4a03      	ldr	r2, [pc, #12]	; (8002524 <USB_SIL_Init+0x1c>)
 8002518:	6013      	str	r3, [r2, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 800251a:	4770      	bx	lr
 800251c:	40005c44 	andmi	r5, r0, r4, asr #24
 8002520:	20000718 	andcs	r0, r0, r8, lsl r7
 8002524:	40005c40 	andmi	r5, r0, r0, asr #24

08002528 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8002528:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 800252a:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 800252e:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8002530:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8002532:	f7ff ffd3 	bl	80024dc <GetEPRxCount>
 8002536:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8002538:	4628      	mov	r0, r5
 800253a:	f7ff ff91 	bl	8002460 <GetEPRxAddr>
 800253e:	4622      	mov	r2, r4
 8002540:	4601      	mov	r1, r0
 8002542:	4630      	mov	r0, r6
 8002544:	f7ff fea5 	bl	8002292 <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 8002548:	4620      	mov	r0, r4
 800254a:	bd70      	pop	{r4, r5, r6, pc}

0800254c <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 800254c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO u16 wEPVal = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8002554:	4b50      	ldr	r3, [pc, #320]	; (8002698 <CTR_LP+0x14c>)
 8002556:	4a51      	ldr	r2, [pc, #324]	; (800269c <CTR_LP+0x150>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	b299      	uxth	r1, r3
 800255c:	041b      	lsls	r3, r3, #16
 800255e:	8011      	strh	r1, [r2, #0]
 8002560:	f140 8097 	bpl.w	8002692 <CTR_LP+0x146>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 8002564:	8813      	ldrh	r3, [r2, #0]
 8002566:	4c4e      	ldr	r4, [pc, #312]	; (80026a0 <CTR_LP+0x154>)
 8002568:	f003 030f 	and.w	r3, r3, #15
 800256c:	7023      	strb	r3, [r4, #0]
    if (EPindex == 0)
 800256e:	2b00      	cmp	r3, #0
 8002570:	d161      	bne.n	8002636 <CTR_LP+0xea>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 8002572:	4c4c      	ldr	r4, [pc, #304]	; (80026a4 <CTR_LP+0x158>)
 8002574:	4d4c      	ldr	r5, [pc, #304]	; (80026a8 <CTR_LP+0x15c>)
 8002576:	6823      	ldr	r3, [r4, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002578:	4e4c      	ldr	r6, [pc, #304]	; (80026ac <CTR_LP+0x160>)

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 800257a:	b29b      	uxth	r3, r3
 800257c:	802b      	strh	r3, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 800257e:	882b      	ldrh	r3, [r5, #0]
 8002580:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002584:	8033      	strh	r3, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 8002586:	882b      	ldrh	r3, [r5, #0]
 8002588:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800258c:	802b      	strh	r3, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 800258e:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 8002592:	6821      	ldr	r1, [r4, #0]
 8002594:	400b      	ands	r3, r1
 8002596:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800259a:	f083 0320 	eor.w	r3, r3, #32
 800259e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025a6:	6023      	str	r3, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 80025a8:	8813      	ldrh	r3, [r2, #0]
 80025aa:	06d8      	lsls	r0, r3, #27
 80025ac:	d407      	bmi.n	80025be <CTR_LP+0x72>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 80025ae:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80025b2:	6822      	ldr	r2, [r4, #0]
 80025b4:	4013      	ands	r3, r2
 80025b6:	6023      	str	r3, [r4, #0]
        In0_Process();
 80025b8:	f7ff fe24 	bl	8002204 <In0_Process>
 80025bc:	e01b      	b.n	80025f6 <CTR_LP+0xaa>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 80025be:	6823      	ldr	r3, [r4, #0]
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 80025c6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025ca:	0519      	lsls	r1, r3, #20
 80025cc:	d507      	bpl.n	80025de <CTR_LP+0x92>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 80025ce:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025d2:	6822      	ldr	r2, [r4, #0]
 80025d4:	4013      	ands	r3, r2
 80025d6:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 80025d8:	f7ff fc20 	bl	8001e1c <Setup0_Process>
 80025dc:	e00b      	b.n	80025f6 <CTR_LP+0xaa>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80025de:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025e2:	b21b      	sxth	r3, r3
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	dab5      	bge.n	8002554 <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 80025e8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025ec:	6822      	ldr	r2, [r4, #0]
 80025ee:	4013      	ands	r3, r2
 80025f0:	6023      	str	r3, [r4, #0]
          Out0_Process();
 80025f2:	f7ff fd81 	bl	80020f8 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80025f6:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80025fa:	6822      	ldr	r2, [r4, #0]
 80025fc:	4013      	ands	r3, r2
 80025fe:	882a      	ldrh	r2, [r5, #0]
 8002600:	04d2      	lsls	r2, r2, #19
 8002602:	882a      	ldrh	r2, [r5, #0]
 8002604:	bf48      	it	mi
 8002606:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 800260a:	0494      	lsls	r4, r2, #18
 800260c:	8832      	ldrh	r2, [r6, #0]
 800260e:	bf48      	it	mi
 8002610:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002614:	06d0      	lsls	r0, r2, #27
 8002616:	8832      	ldrh	r2, [r6, #0]
 8002618:	bf48      	it	mi
 800261a:	f083 0310 	eormi.w	r3, r3, #16
 800261e:	0691      	lsls	r1, r2, #26
 8002620:	bf48      	it	mi
 8002622:	f083 0320 	eormi.w	r3, r3, #32
 8002626:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800262a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800262e:	4a1d      	ldr	r2, [pc, #116]	; (80026a4 <CTR_LP+0x158>)
 8002630:	b29b      	uxth	r3, r3
 8002632:	6013      	str	r3, [r2, #0]
          return;
 8002634:	e02d      	b.n	8002692 <CTR_LP+0x146>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8002636:	009a      	lsls	r2, r3, #2
 8002638:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800263c:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8002640:	6811      	ldr	r1, [r2, #0]
 8002642:	b289      	uxth	r1, r1
 8002644:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 8002648:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 800264c:	b209      	sxth	r1, r1
 800264e:	2900      	cmp	r1, #0
 8002650:	da09      	bge.n	8002666 <CTR_LP+0x11a>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8002652:	f640 718f 	movw	r1, #3983	; 0xf8f
 8002656:	6810      	ldr	r0, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8002658:	3b01      	subs	r3, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 800265a:	4001      	ands	r1, r0
 800265c:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800265e:	4a14      	ldr	r2, [pc, #80]	; (80026b0 <CTR_LP+0x164>)
 8002660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002664:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8002666:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800266a:	061a      	lsls	r2, r3, #24
 800266c:	f57f af72 	bpl.w	8002554 <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002670:	f648 710f 	movw	r1, #36623	; 0x8f0f
 8002674:	7822      	ldrb	r2, [r4, #0]
 8002676:	0093      	lsls	r3, r2, #2
 8002678:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800267c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8002680:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002682:	3a01      	subs	r2, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002684:	4001      	ands	r1, r0
 8002686:	6019      	str	r1, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002688:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <CTR_LP+0x168>)
 800268a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800268e:	4798      	blx	r3
 8002690:	e760      	b.n	8002554 <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 8002692:	b002      	add	sp, #8
 8002694:	bd70      	pop	{r4, r5, r6, pc}
 8002696:	bf00      	nop
 8002698:	40005c44 	andmi	r5, r0, r4, asr #24
 800269c:	200006e6 	andcs	r0, r0, r6, ror #13
 80026a0:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 80026a4:	40005c00 	andmi	r5, r0, r0, lsl #24
 80026a8:	2000071c 	andcs	r0, r0, ip, lsl r7
 80026ac:	2000071e 	andcs	r0, r0, lr, lsl r7
 80026b0:	2000001c 	andcs	r0, r0, ip, lsl r0
 80026b4:	20000038 	andcs	r0, r0, r8, lsr r0

080026b8 <CSWTCH.61>:
 80026b8:	00000960 	andeq	r0, r0, r0, ror #18
 80026bc:	0000e100 	andeq	lr, r0, r0, lsl #2
 80026c0:	0001c200 	andeq	ip, r1, r0, lsl #4
 80026c4:	000f4240 	andeq	r4, pc, r0, asr #4
 80026c8:	001e8480 	andseq	r8, lr, r0, lsl #9
 80026cc:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 80026d0:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80026d4:	0044aa20 	subeq	sl, r4, r0, lsr #20
 80026d8:	00a037a0 	adceq	r3, r0, r0, lsr #15

080026dc <Virtual_Com_Port_StringProduct>:
 80026dc:	00430334 	subeq	r0, r3, r4, lsr r3
 80026e0:	00700075 	rsbseq	r0, r0, r5, ror r0
 80026e4:	00720044 	rsbseq	r0, r2, r4, asr #32
 80026e8:	006e006f 	rsbeq	r0, lr, pc, rrx
 80026ec:	00200065 	eoreq	r0, r0, r5, rrx
 80026f0:	00690056 	rsbeq	r0, r9, r6, asr r0
 80026f4:	00740072 	rsbseq	r0, r4, r2, ror r0
 80026f8:	00610075 	rsbeq	r0, r1, r5, ror r0
 80026fc:	0020006c 	eoreq	r0, r0, ip, rrx
 8002700:	004f0043 	subeq	r0, pc, r3, asr #32
 8002704:	0020004d 	eoreq	r0, r0, sp, asr #32
 8002708:	006f0050 	rsbeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
 800270c:	00740072 	rsbseq	r0, r4, r2, ror r0

08002710 <Virtual_Com_Port_StringVendor>:
 8002710:	00430312 	subeq	r0, r3, r2, lsl r3
 8002714:	00700075 	rsbseq	r0, r0, r5, ror r0
 8002718:	00720044 	rsbseq	r0, r2, r4, asr #32
 800271c:	006e006f 	rsbeq	r0, lr, pc, rrx
 8002720:	03040065 	movweq	r0, #16485	; 0x4065

08002722 <Virtual_Com_Port_StringLangID>:
 8002722:	04090304 	streq	r0, [r9], #-772	; 0x304

08002726 <Virtual_Com_Port_ConfigDescriptor>:
 8002726:	00430209 	subeq	r0, r3, r9, lsl #4
 800272a:	80000102 	andhi	r0, r0, r2, lsl #2
 800272e:	00040900 	andeq	r0, r4, r0, lsl #18
 8002732:	02020100 	andeq	r0, r2, #0, 2
 8002736:	24050001 	strcs	r0, [r5], #-1
 800273a:	05011000 	streq	r1, [r1, #-0]
 800273e:	01000124 	tsteq	r0, r4, lsr #2
 8002742:	02022404 	andeq	r2, r2, #4, 8	; 0x4000000
 8002746:	00062405 	andeq	r2, r6, r5, lsl #8
 800274a:	82050701 	andhi	r0, r5, #262144	; 0x40000
 800274e:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 8002752:	00010409 	andeq	r0, r1, r9, lsl #8
 8002756:	00000a02 	andeq	r0, r0, r2, lsl #20
 800275a:	03050700 	movweq	r0, #22272	; 0x5700
 800275e:	00004002 	andeq	r4, r0, r2
 8002762:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 8002766:	12000040 	andne	r0, r0, #64	; 0x40

08002769 <Virtual_Com_Port_DeviceDescriptor>:
 8002769:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 800276d:	40000002 	andmi	r0, r0, r2
 8002771:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 8002775:	02010200 	andeq	r0, r1, #0, 4
 8002779:	00000100 	andeq	r0, r0, r0, lsl #2

0800277b <APBAHBPrescTable>:
 800277b:	00000000 	andeq	r0, r0, r0
 800277f:	04030201 	streq	r0, [r3], #-513	; 0x201
 8002783:	04030201 	streq	r0, [r3], #-513	; 0x201
 8002787:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

0800278b <ADCPrescTable>:
 800278b:	08060402 	stmdaeq	r6, {r1, sl}
 800278f:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 8002793:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 8002797:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 800279b:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 800279f:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 80027a3:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 80027a7:	6146000a 	cmpvs	r6, sl
 80027ab:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 80027af:	5441000a 	strbpl	r0, [r1], #-10
 80027b3:	004f4726 	subeq	r4, pc, r6, lsr #14
 80027b7:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 80027bb:	41005453 	tstmi	r0, r3, asr r4
 80027bf:	4f542654 	svcmi	0x00542654
 80027c3:	54005353 	strpl	r5, [r0], #-851	; 0x353
 80027c7:	2053534f 	subscs	r5, r3, pc, asr #6
 80027cb:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 80027cf:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 80027d3:	4100200a 	tstmi	r0, sl
 80027d7:	414e2654 	cmpmi	lr, r4, asr r6
 80027db:	4300454d 	movwmi	r4, #1357	; 0x54d
 80027df:	30392d4d 	eorscc	r2, r9, sp, asr #26
 80027e3:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 80027e7:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 80027eb:	6f432045 	svcvs	0x00432045
 80027ef:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 80027f3:	0a0d2164 	beq	834ad8b <_etext+0x348507>
 80027f7:	0a4b4f00 	beq	92d63ff <_etext+0x12d3b7b>
 80027fb:	6f6f4200 	svcvs	0x006f4200
 80027ff:	74532074 	ldrbvc	r2, [r3], #-116	; 0x74
 8002803:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 8002807:	3156202e 	cmpcc	r6, lr, lsr #32
 800280b:	30303135 	eorscc	r3, r0, r5, lsr r1
 800280f:	000a0d31 	andeq	r0, sl, r1, lsr sp
 8002813:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
 8002817:	50207463 	eorpl	r7, r0, r3, ror #8
 800281b:	0d216e69 	stceq	14, cr6, [r1, #-420]!	; 0xfffffe5c
 800281f:	7453000a 	ldrbvc	r0, [r3], #-10
 8002823:	20747261 	rsbscs	r7, r4, r1, ror #4
 8002827:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
 800282b:	6d206c61 	stcvs	12, cr6, [r0, #-388]!	; 0xfffffe7c
 800282f:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
 8002833:	0a0d726f 	beq	835f1f7 <_etext+0x35c973>
 8002837:	200a0d00 	andcs	r0, sl, r0, lsl #26
 800283b:	203a6f47 	eorscs	r6, sl, r7, asr #30
 800283f:	0d007830 	stceq	8, cr7, [r0, #-192]	; 0xffffff40
 8002843:	6f44200a 	svcvs	0x0044200a
 8002847:	6f6c6e77 	svcvs	0x006c6e77
 800284b:	46206461 	strtmi	r6, [r0], -r1, ror #8
 800284f:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 8002853:	0d002164 	stfeqs	f2, [r0, #-400]	; 0xfffffe70
 8002857:	6f44200a 	svcvs	0x0044200a
 800285b:	6f6c6e77 	svcvs	0x006c6e77
 800285f:	4f206461 	svcmi	0x00206461
 8002863:	66726576 			; <UNDEFINED> instruction: 0x66726576
 8002867:	21776f6c 	cmncs	r7, ip, ror #30
 800286b:	200a0d00 	andcs	r0, sl, r0, lsl #26
 800286f:	73616c66 	cmnvc	r1, #26112	; 0x6600
 8002873:	72772068 	rsbsvc	r2, r7, #104	; 0x68
 8002877:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
 800287b:	72652067 	rsbvc	r2, r5, #103	; 0x67
 800287f:	21726f72 	cmncs	r2, r2, ror pc
	...

Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
20000020:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
20000024:	08000d69 	stmdaeq	r0, {r0, r3, r5, r6, r8, sl, fp}
20000028:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
2000002c:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
20000030:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
20000034:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}

20000038 <pEpInt_IN>:
20000038:	08000c59 	stmdaeq	r0, {r0, r3, r4, r6, sl, fp}
2000003c:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
20000040:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
20000044:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
20000048:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
2000004c:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
20000050:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <Device_Property>:
2000005c:	08000f41 	stmdaeq	r0, {r0, r6, r8, r9, sl, fp}
20000060:	08000f65 	stmdaeq	r0, {r0, r2, r5, r6, r8, r9, sl, fp}
20000064:	08000e55 	stmdaeq	r0, {r0, r2, r4, r6, r9, sl, fp}
20000068:	08000e69 	stmdaeq	r0, {r0, r3, r5, r6, r9, sl, fp}
2000006c:	08000e6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r9, sl, fp}
20000070:	08000ec9 	stmdaeq	r0, {r0, r3, r6, r7, r9, sl, fp}
20000074:	08000eed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, sl, fp}
20000078:	08001045 	stmdaeq	r0, {r0, r2, r6, ip}
2000007c:	08001051 	stmdaeq	r0, {r0, r4, r6, ip}
20000080:	0800105d 	stmdaeq	r0, {r0, r2, r3, r4, r6, ip}
20000084:	00000000 	andeq	r0, r0, r0
20000088:	00000040 	andeq	r0, r0, r0, asr #32

2000008c <Device_Descriptor>:
2000008c:	08002769 	stmdaeq	r0, {r0, r3, r5, r6, r8, r9, sl, sp}
20000090:	00000012 	andeq	r0, r0, r2, lsl r0

20000094 <Config_Descriptor>:
20000094:	08002726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, sp}
20000098:	00000043 	andeq	r0, r0, r3, asr #32

2000009c <String_Descriptor>:
2000009c:	08002722 	stmdaeq	r0, {r1, r5, r8, r9, sl, sp}
200000a0:	00000004 	andeq	r0, r0, r4
200000a4:	08002710 	stmdaeq	r0, {r4, r8, r9, sl, sp}
200000a8:	00000012 	andeq	r0, r0, r2, lsl r0
200000ac:	080026dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, sp}
200000b0:	00000034 	andeq	r0, r0, r4, lsr r0
200000b4:	20000001 	andcs	r0, r0, r1
200000b8:	0000001a 	andeq	r0, r0, sl, lsl r0

200000bc <User_Standard_Requests>:
200000bc:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
200000c0:	08000e31 	stmdaeq	r0, {r0, r4, r5, r9, sl, fp}
200000c4:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
200000c8:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
200000cc:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
200000d0:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
200000d4:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
200000d8:	08002261 	stmdaeq	r0, {r0, r5, r6, r9, sp}
200000dc:	08000e49 	stmdaeq	r0, {r0, r3, r6, r9, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5719>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5906>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	32343232 	eorscc	r3, r4, #536870915	; 0x20000003
  6c:	005d3838 	subseq	r3, sp, r8, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004e 	andeq	r0, r0, lr, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000228 	stmdaeq	r0, {r3, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000004a 	andeq	r0, r0, sl, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	08000250 	stmdaeq	r0, {r4, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
  60:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	0000002e 	andeq	r0, r0, lr, lsr #32
  b0:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	00000024 	andeq	r0, r0, r4, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	08000408 	stmdaeq	r0, {r3, sl}
  c4:	000003fc 	strdeq	r0, [r0], -ip
  c8:	08000804 	stmdaeq	r0, {r2, fp}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d4:	00000108 	andeq	r0, r0, r8, lsl #2
  d8:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  dc:	0000007c 	andeq	r0, r0, ip, ror r0
  e0:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e4:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1dba0002 	ldcne	0, cr0, [sl, #8]!
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000b80 	stmdaeq	r0, {r7, r8, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000b82 	stmdaeq	r0, {r1, r7, r8, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000c2e 	stmdaeq	r0, {r1, r2, r3, r5, sl, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000c36 	stmdaeq	r0, {r1, r2, r4, r5, sl, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000c38 	stmdaeq	r0, {r3, r4, r5, sl, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000c3a 	stmdaeq	r0, {r1, r3, r4, r5, sl, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000c3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, sl, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000c40 	stmdaeq	r0, {r6, sl, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000c42 	stmdaeq	r0, {r1, r6, sl, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000c46 	stmdaeq	r0, {r1, r2, r6, sl, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	277f0002 	ldrbcs	r0, [pc, -r2]!
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	28a70002 	stmiacs	r7!, {r1}
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
 364:	00000104 	andeq	r0, r0, r4, lsl #2
 368:	08000d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	2c310002 	ldccs	0, cr0, [r1], #-8
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp}
 394:	0000006c 	andeq	r0, r0, ip, rrx
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	2e570002 	cdpcs	0, 5, cr0, cr7, cr2, {0}
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
 3e4:	00000010 	andeq	r0, r0, r0, lsl r0
 3e8:	08000efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
 3fc:	00000024 	andeq	r0, r0, r4, lsr #32
 400:	08000f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp}
 404:	000000e0 	andeq	r0, r0, r0, ror #1
 408:	08001044 	stmdaeq	r0, {r2, r6, ip}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08001050 	stmdaeq	r0, {r4, r6, ip}
 414:	0000000c 	andeq	r0, r0, ip
 418:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
 41c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	39b00002 	ldmibcc	r0!, {r1}
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
 43c:	00000028 	andeq	r0, r0, r8, lsr #32
 440:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	080010dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	08001120 	stmdaeq	r0, {r5, r8, ip}
 46c:	00000034 	andeq	r0, r0, r4, lsr r0
 470:	08001154 	stmdaeq	r0, {r2, r4, r6, r8, ip}
 474:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	3eb40002 	cdpcc	0, 11, cr0, cr4, cr2, {0}
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	08001180 	stmdaeq	r0, {r7, r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	080011d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
 4fc:	00000036 	andeq	r0, r0, r6, lsr r0
 500:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
 504:	00000040 	andeq	r0, r0, r0, asr #32
 508:	00000000 	andeq	r0, r0, r0
 50c:	0000003c 	andeq	r0, r0, ip, lsr r0
 510:	00000000 	andeq	r0, r0, r0
 514:	00000070 	andeq	r0, r0, r0, ror r0
 518:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
 51c:	00000048 	andeq	r0, r0, r8, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000048 	andeq	r0, r0, r8, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	000000a0 	andeq	r0, r0, r0, lsr #1
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000008c 	andeq	r0, r0, ip, lsl #1
 540:	00000000 	andeq	r0, r0, r0
 544:	00000054 	andeq	r0, r0, r4, asr r0
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	476f0002 	strbmi	r0, [pc, -r2]!
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	080012cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	080012d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	080012e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	491c0002 	ldmdbmi	ip, {r1}
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
 5bc:	0000009c 	muleq	r0, ip, r0
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	0800138c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	0800139c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	080013a0 	stmdaeq	r0, {r5, r7, r8, r9, ip}
 624:	00000054 	andeq	r0, r0, r4, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	50630002 	rsbpl	r0, r3, r2
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	08001408 	stmdaeq	r0, {r3, sl, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000020 	andeq	r0, r0, r0, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	00000018 	andeq	r0, r0, r8, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000020 	andeq	r0, r0, r0, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	0800148c 	stmdaeq	r0, {r2, r3, r7, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	080014a0 	stmdaeq	r0, {r5, r7, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	0000004c 	andeq	r0, r0, ip, asr #32
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	00000018 	andeq	r0, r0, r8, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	0000001c 	andeq	r0, r0, ip, lsl r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	59e00002 	stmibpl	r0!, {r1}^
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
 75c:	00000038 	andeq	r0, r0, r8, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	08001598 	stmdaeq	r0, {r3, r4, r7, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	080015ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	080015b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip}
 7e4:	00000084 	andeq	r0, r0, r4, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	0800163c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	0800166c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
 834:	0000002e 	andeq	r0, r0, lr, lsr #32
 838:	080016f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	62510002 	subsvs	r0, r1, #2
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	0000001a 	andeq	r0, r0, sl, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	00000014 	andeq	r0, r0, r4, lsl r0
 930:	0800176a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a30:	00000000 	andeq	r0, r0, r0
 a34:	0000001c 	andeq	r0, r0, ip, lsl r0
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000044 	andeq	r0, r0, r4, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	08001778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	81930002 	orrshi	r0, r3, r2
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	08001780 	stmdaeq	r0, {r7, r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	839e0002 	orrshi	r0, lr, #2
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	080017cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	08001860 	stmdaeq	r0, {r5, r6, fp, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	080018e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
 bc4:	00000032 	andeq	r0, r0, r2, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	08001958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
 c5c:	0000003e 	andeq	r0, r0, lr, lsr r0
 c60:	00000000 	andeq	r0, r0, r0
 c64:	0000000e 	andeq	r0, r0, lr
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	8dca0002 	stclhi	0, cr0, [sl, #8]
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	8e260002 	cdphi	0, 2, cr0, cr6, cr2, {0}
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	8f160002 	svchi	0x00160002
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	080019fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, ip}
 cc4:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	93100002 	tstls	r0, #2
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	08001a30 	stmdaeq	r0, {r4, r5, r9, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	08001a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	08001a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip}
 cf4:	00000090 	muleq	r0, r0, r0
 cf8:	08001b08 	stmdaeq	r0, {r3, r8, r9, fp, ip}
 cfc:	000000ac 	andeq	r0, r0, ip, lsr #1
 d00:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, ip}
 d14:	000000d8 	ldrdeq	r0, [r0], -r8
 d18:	08001d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
 d34:	00000044 	andeq	r0, r0, r4, asr #32
 d38:	08001e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, ip}
 d3c:	000002dc 	ldrdeq	r0, [r0], -ip
 d40:	080020f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sp}
 d44:	000000cc 	andeq	r0, r0, ip, asr #1
 d48:	080021c4 	stmdaeq	r0, {r2, r6, r7, r8, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	08002204 	stmdaeq	r0, {r2, r9, sp}
 d54:	0000005c 	andeq	r0, r0, ip, asr r0
 d58:	08002260 	stmdaeq	r0, {r5, r6, r9, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	a1390002 	teqge	r9, r2
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	08002262 	stmdaeq	r0, {r1, r5, r6, r9, sp}
 d7c:	00000030 	andeq	r0, r0, r0, lsr r0
 d80:	08002292 	stmdaeq	r0, {r1, r4, r7, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	a2b40002 	adcsge	r0, r4, #2
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	080022b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
 dfc:	0000001c 	andeq	r0, r0, ip, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
 e0c:	00000032 	andeq	r0, r0, r2, lsr r0
 e10:	08002316 	stmdaeq	r0, {r1, r2, r4, r8, r9, sp}
 e14:	00000032 	andeq	r0, r0, r2, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
 e34:	00000026 	andeq	r0, r0, r6, lsr #32
 e38:	0800236e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sp}
 e3c:	00000026 	andeq	r0, r0, r6, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	00000020 	andeq	r0, r0, r0, lsr #32
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	00000020 	andeq	r0, r0, r0, lsr #32
 e50:	08002394 	stmdaeq	r0, {r2, r4, r7, r8, r9, sp}
 e54:	00000020 	andeq	r0, r0, r0, lsr #32
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	00000020 	andeq	r0, r0, r0, lsr #32
 e60:	00000000 	andeq	r0, r0, r0
 e64:	00000020 	andeq	r0, r0, r0, lsr #32
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	00000020 	andeq	r0, r0, r0, lsr #32
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001a 	andeq	r0, r0, sl, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001a 	andeq	r0, r0, sl, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000018 	andeq	r0, r0, r8, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	00000020 	andeq	r0, r0, r0, lsr #32
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	00000020 	andeq	r0, r0, r0, lsr #32
 ea0:	080023b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sp}
 ea4:	00000026 	andeq	r0, r0, r6, lsr #32
 ea8:	080023da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sp}
 eac:	00000026 	andeq	r0, r0, r6, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000022 	andeq	r0, r0, r2, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	08002400 	stmdaeq	r0, {sl, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	08002420 	stmdaeq	r0, {r5, sl, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	08002440 	stmdaeq	r0, {r6, sl, sp}
 ed4:	00000020 	andeq	r0, r0, r0, lsr #32
 ed8:	08002460 	stmdaeq	r0, {r5, r6, sl, sp}
 edc:	00000020 	andeq	r0, r0, r0, lsr #32
 ee0:	08002480 	stmdaeq	r0, {r7, sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000026 	andeq	r0, r0, r6, lsr #32
 ef0:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
 ef4:	00000040 	andeq	r0, r0, r0, asr #32
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	080024dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	00000020 	andeq	r0, r0, r0, lsr #32
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	00000020 	andeq	r0, r0, r0, lsr #32
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a8 	andeq	r0, r0, r8, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	0000005c 	andeq	r0, r0, ip, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	0000005c 	andeq	r0, r0, ip, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000044 	andeq	r0, r0, r4, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	af4b0002 	svcge	0x004b0002
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	08002508 	stmdaeq	r0, {r3, r8, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	08002528 	stmdaeq	r0, {r3, r5, r8, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	b0b00002 	adcslt	r0, r0, r2
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
 fbc:	0000016c 	andeq	r0, r0, ip, ror #2
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001db6 			; <UNDEFINED> instruction: 0x00001db6
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000d401 	andeq	sp, r0, r1, lsl #8
      14:	0003c200 	andeq	ip, r3, r0, lsl #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      24:	07040200 	streq	r0, [r4, -r0, lsl #4]
      28:	00000969 	andeq	r0, r0, r9, ror #18
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	02000008 	andeq	r0, r0, #8
      34:	08290502 	stmdaeq	r9!, {r1, r8, sl}
      38:	01020000 	mrseq	r0, (UNDEF: 2)

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	000a1006 	andeq	r1, sl, r6

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	33750300 	cmncc	r5, #0, 6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	27020032 	smladxcs	r2, r2, r0, r0
      48:	0000004c 	andeq	r0, r0, ip, asr #32
      4c:	64070402 	strvs	r0, [r7], #-1026	; 0x402

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	03000009 	movweq	r0, #9
      54:	00363175 	eorseq	r3, r6, r5, ror r1
      58:	005e2802 	subseq	r2, lr, r2, lsl #16


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	02020000 	andeq	r0, r2, #0
      60:	000c0907 	andeq	r0, ip, r7, lsl #18
      64:	38750300 	ldmdacc	r5!, {r8, r9}^
      68:	6f290200 	svcvs	0x00290200
      6c:	02000000 	andeq	r0, r0, #0
      70:	0a0e0801 	beq	38207c <__Stack_Size+0x381c7c>
      74:	75040000 	strvc	r0, [r4, #-0]
      78:	02000004 	andeq	r0, r0, #4
      7c:	0000812f 	andeq	r8, r0, pc, lsr #2
      80:	004c0500 	subeq	r0, ip, r0, lsl #10
      84:	ca040000 	bgt	10008c <__Stack_Size+0xffc8c>
      88:	02000002 	andeq	r0, r0, #2
      8c:	00009130 	andeq	r9, r0, r0, lsr r1
      90:	005e0500 	subseq	r0, lr, r0, lsl #10
      94:	01060000 	mrseq	r0, (UNDEF: 6)
      98:	00ab3a02 	adceq	r3, fp, r2, lsl #20
      9c:	9f070000 	svcls	0x00070000
      a0:	00000008 	andeq	r0, r0, r8
      a4:	0002a007 	andeq	sl, r2, r7
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	04000100 	streq	r0, [r0], #-256	; 0x100
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0000061f 	andeq	r0, r0, pc, lsl r6
      b0:	00963a02 	addseq	r3, r6, r2, lsl #20
      break; 
      
    default:
      break;
  }
}
      b4:	01060000 	mrseq	r0, (UNDEF: 6)
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00cb3c02 	sbceq	r3, fp, r2, lsl #24
      bc:	c3070000 	movwgt	r0, #28672	; 0x7000
      c0:	0000001e 	andeq	r0, r0, lr, lsl r0
      c4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      c8:	04000100 	streq	r0, [r0], #-256	; 0x100
      cc:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
      d0:	00b63c02 	adcseq	r3, r6, r2, lsl #24
      d4:	01060000 	mrseq	r0, (UNDEF: 6)
      d8:	00eb3e02 	rsceq	r3, fp, r2, lsl #28
      dc:	5b070000 	blpl	1c00e4 <__Stack_Size+0x1bfce4>
      e0:	00000005 	andeq	r0, r0, r5
      e4:	00094107 	andeq	r4, r9, r7, lsl #2
      e8:	04000100 	streq	r0, [r0], #-256	; 0x100
      ec:	00000122 	andeq	r0, r0, r2, lsr #2
      f0:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
      f4:	01060000 	mrseq	r0, (UNDEF: 6)
      f8:	010b4102 	tsteq	fp, r2, lsl #2
      fc:	b5070000 	strlt	r0, [r7, #-0]
     100:	0000000c 	andeq	r0, r0, ip
     104:	00037d07 	andeq	r7, r3, r7, lsl #26
     108:	04000100 	streq	r0, [r0], #-256	; 0x100
     10c:	00000157 	andeq	r0, r0, r7, asr r1
     110:	00f64102 	rscseq	r4, r6, r2, lsl #2
     114:	04020000 	streq	r0, [r2], #-0
     118:	00095b07 	andeq	r5, r9, r7, lsl #22
     11c:	031c0900 	tsteq	ip, #0, 18
     120:	0182014e 	orreq	r0, r2, lr, asr #2
     124:	430a0000 	movwmi	r0, #40960	; 0xa000
     128:	03004c52 	movweq	r4, #3154	; 0xc52
     12c:	00760150 	rsbseq	r0, r6, r0, asr r1
     130:	0a000000 	beq	138 <_Minimum_Stack_Size+0x38>
     134:	00485243 	subeq	r5, r8, r3, asr #4
     138:	76015103 	strvc	r5, [r1], -r3, lsl #2
     13c:	04000000 	streq	r0, [r0], #-0
     140:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     144:	01520300 	cmpeq	r2, r0, lsl #6
     148:	00000076 	andeq	r0, r0, r6, ror r0
     14c:	444f0a08 	strbmi	r0, [pc], #-2568	; 154 <_Minimum_Stack_Size+0x54>
     150:	53030052 	movwpl	r0, #12370	; 0x3052
     154:	00007601 	andeq	r7, r0, r1, lsl #12
     158:	db0b0c00 	blle	2c3160 <__Stack_Size+0x2c2d60>
     15c:	03000000 	movweq	r0, #0
     160:	00760154 	rsbseq	r0, r6, r4, asr r1
     164:	0a100000 	beq	40016c <__Stack_Size+0x3ffd6c>
     168:	00525242 	subseq	r5, r2, r2, asr #4
     16c:	76015503 	strvc	r5, [r1], -r3, lsl #10
     170:	14000000 	strne	r0, [r0], #-0
     174:	000cf90b 	andeq	pc, ip, fp, lsl #18
     178:	01560300 	cmpeq	r6, r0, lsl #6
     17c:	00000076 	andeq	r0, r0, r6, ror r0
     180:	040c0018 	streq	r0, [ip], #-24
     184:	03000009 	movweq	r0, #9
     188:	011d0157 	tsteq	sp, r7, asr r1
     18c:	50090000 	andpl	r0, r9, r0
     190:	9f020b03 	svcls	0x00020b03
     194:	0a000003 	beq	1a8 <_Minimum_Stack_Size+0xa8>
     198:	00315243 	eorseq	r5, r1, r3, asr #4
     19c:	86020d03 	strhi	r0, [r2], -r3, lsl #26
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	0007e30b 	andeq	lr, r7, fp, lsl #6
     1a8:	020e0300 	andeq	r0, lr, #0, 6
     1ac:	00000053 	andeq	r0, r0, r3, asr r0
     1b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     1b4:	0f030032 	svceq	0x00030032
     1b8:	00008602 	andeq	r8, r0, r2, lsl #12
     1bc:	ed0b0400 	cfstrs	mvf0, [fp, #-0]
     1c0:	03000007 	movweq	r0, #7
     1c4:	00530210 	subseq	r0, r3, r0, lsl r2
     1c8:	0b060000 	bleq	1801d0 <__Stack_Size+0x17fdd0>
     1cc:	000005c9 	andeq	r0, r0, r9, asr #11
     1d0:	86021103 	strhi	r1, [r2], -r3, lsl #2
     1d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     1d8:	0007f70b 	andeq	pc, r7, fp, lsl #14
     1dc:	02120300 	andseq	r0, r2, #0, 6
     1e0:	00000053 	andeq	r0, r0, r3, asr r0
     1e4:	04930b0a 	ldreq	r0, [r3], #2826	; 0xb0a
     1e8:	13030000 	movwne	r0, #12288	; 0x3000
     1ec:	00008602 	andeq	r8, r0, r2, lsl #12
     1f0:	010b0c00 	tsteq	fp, r0, lsl #24
     1f4:	03000008 	movweq	r0, #8
     1f8:	00530214 	subseq	r0, r3, r4, lsl r2
     1fc:	0a0e0000 	beq	380204 <__Stack_Size+0x37fe04>
     200:	03005253 	movweq	r5, #595	; 0x253
     204:	00860215 	addeq	r0, r6, r5, lsl r2
     208:	0b100000 	bleq	400210 <__Stack_Size+0x3ffe10>
     20c:	0000080b 	andeq	r0, r0, fp, lsl #16
     210:	53021603 	movwpl	r1, #9731	; 0x2603
     214:	12000000 	andne	r0, r0, #0
     218:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     21c:	02170300 	andseq	r0, r7, #0, 6
     220:	00000086 	andeq	r0, r0, r6, lsl #1
     224:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
     228:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     22c:	00005302 	andeq	r5, r0, r2, lsl #6
     230:	fe0b1600 	cdp2	6, 0, cr1, cr11, cr0, {0}
     234:	03000002 	movweq	r0, #2
     238:	00860219 	addeq	r0, r6, r9, lsl r2
     23c:	0b180000 	bleq	600244 <__Stack_Size+0x5ffe44>
     240:	0000081f 	andeq	r0, r0, pc, lsl r8
     244:	53021a03 	movwpl	r1, #10755	; 0x2a03
     248:	1a000000 	bne	250 <_Minimum_Stack_Size+0x150>
     24c:	0003040b 	andeq	r0, r3, fp, lsl #8
     250:	021b0300 	andseq	r0, fp, #0, 6
     254:	00000086 	andeq	r0, r0, r6, lsl #1
     258:	0c7c0b1c 	ldcleq	11, cr0, [ip], #-112	; 0xffffff90
     25c:	1c030000 	stcne	0, cr0, [r3], {-0}
     260:	00005302 	andeq	r5, r0, r2, lsl #6
     264:	430b1e00 	movwmi	r1, #48640	; 0xbe00
     268:	03000005 	movweq	r0, #5
     26c:	0086021d 	addeq	r0, r6, sp, lsl r2
     270:	0b200000 	bleq	800278 <__Stack_Size+0x7ffe78>
     274:	00000833 	andeq	r0, r0, r3, lsr r8
     278:	53021e03 	movwpl	r1, #11779	; 0x2e03
     27c:	22000000 	andcs	r0, r0, #0
     280:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     284:	021f0300 	andseq	r0, pc, #0, 6
     288:	00000086 	andeq	r0, r0, r6, lsl #1
     28c:	083d0b24 	ldmdaeq	sp!, {r2, r5, r8, r9, fp}
     290:	20030000 	andcs	r0, r3, r0
     294:	00005302 	andeq	r5, r0, r2, lsl #6
     298:	500a2600 	andpl	r2, sl, r0, lsl #12
     29c:	03004353 	movweq	r4, #851	; 0x353
     2a0:	00860221 	addeq	r0, r6, r1, lsr #4
     2a4:	0b280000 	bleq	a002ac <__Stack_Size+0x9ffeac>
     2a8:	00000aa6 	andeq	r0, r0, r6, lsr #21
     2ac:	53022203 	movwpl	r2, #8707	; 0x2203
     2b0:	2a000000 	bcs	2b8 <_Minimum_Stack_Size+0x1b8>
     2b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     2b8:	02230300 	eoreq	r0, r3, #0, 6
     2bc:	00000086 	andeq	r0, r0, r6, lsl #1
     2c0:	0ab10b2c 	beq	fec42f78 <SCS_BASE+0x1ec34f78>
     2c4:	24030000 	strcs	r0, [r3], #-0
     2c8:	00005302 	andeq	r5, r0, r2, lsl #6
     2cc:	520a2e00 	andpl	r2, sl, #0, 28
     2d0:	03005243 	movweq	r5, #579	; 0x243
     2d4:	00860225 	addeq	r0, r6, r5, lsr #4
     2d8:	0b300000 	bleq	c002e0 <__Stack_Size+0xbffee0>
     2dc:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
     2e0:	53022603 	movwpl	r2, #9731	; 0x2603
     2e4:	32000000 	andcc	r0, r0, #0
     2e8:	0002ea0b 	andeq	lr, r2, fp, lsl #20
     2ec:	02270300 	eoreq	r0, r7, #0, 6
     2f0:	00000086 	andeq	r0, r0, r6, lsl #1
     2f4:	0ac70b34 	beq	ff1c2fcc <SCS_BASE+0x1f1b4fcc>
     2f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2fc:	00005302 	andeq	r5, r0, r2, lsl #6
     300:	ef0b3600 	svc	0x000b3600
     304:	03000002 	movweq	r0, #2
     308:	00860229 	addeq	r0, r6, r9, lsr #4
     30c:	0b380000 	bleq	e00314 <__Stack_Size+0xdfff14>
     310:	00000ad2 	ldrdeq	r0, [r0], -r2
     314:	53022a03 	movwpl	r2, #10755	; 0x2a03
     318:	3a000000 	bcc	320 <_Minimum_Stack_Size+0x220>
     31c:	0002f40b 	andeq	pc, r2, fp, lsl #8
     320:	022b0300 	eoreq	r0, fp, #0, 6
     324:	00000086 	andeq	r0, r0, r6, lsl #1
     328:	0add0b3c 	beq	ff743020 <SCS_BASE+0x1f735020>
     32c:	2c030000 	stccs	0, cr0, [r3], {-0}
     330:	00005302 	andeq	r5, r0, r2, lsl #6
     334:	f90b3e00 			; <UNDEFINED> instruction: 0xf90b3e00
     338:	03000002 	movweq	r0, #2
     33c:	0086022d 	addeq	r0, r6, sp, lsr #4
     340:	0b400000 	bleq	1000348 <__Stack_Size+0xffff48>
     344:	00000ae8 	andeq	r0, r0, r8, ror #21
     348:	53022e03 	movwpl	r2, #11779	; 0x2e03
     34c:	42000000 	andmi	r0, r0, #0
     350:	0002c50b 	andeq	ip, r2, fp, lsl #10
     354:	022f0300 	eoreq	r0, pc, #0, 6
     358:	00000086 	andeq	r0, r0, r6, lsl #1
     35c:	0af30b44 	beq	ffcc3074 <SCS_BASE+0x1fcb5074>
     360:	30030000 	andcc	r0, r3, r0
     364:	00005302 	andeq	r5, r0, r2, lsl #6
     368:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     36c:	03005243 	movweq	r5, #579	; 0x243
     370:	00860231 	addeq	r0, r6, r1, lsr r2
     374:	0b480000 	bleq	120037c <__Stack_Size+0x11fff7c>
     378:	00000afe 	strdeq	r0, [r0], -lr
     37c:	53023203 	movwpl	r3, #8707	; 0x2203
     380:	4a000000 	bmi	388 <_Minimum_Stack_Size+0x288>
     384:	0008600b 	andeq	r6, r8, fp
     388:	02330300 	eorseq	r0, r3, #0, 6
     38c:	00000086 	andeq	r0, r0, r6, lsl #1
     390:	0b090b4c 	bleq	2430c8 <__Stack_Size+0x242cc8>
     394:	34030000 	strcc	r0, [r3], #-0
     398:	00005302 	andeq	r5, r0, r2, lsl #6
     39c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     3a0:	0000026e 	andeq	r0, r0, lr, ror #4
     3a4:	8e023503 	cfsh32hi	mvfx3, mvfx2, #3
     3a8:	09000001 	stmdbeq	r0, {r0}
     3ac:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
     3b0:	00000469 	andeq	r0, r0, r9, ror #8
     3b4:	0052530a 	subseq	r5, r2, sl, lsl #6
     3b8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	0007e30b 	andeq	lr, r7, fp, lsl #6
     3c4:	023b0300 	eorseq	r0, fp, #0, 6
     3c8:	00000053 	andeq	r0, r0, r3, asr r0
     3cc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
     3d0:	023c0300 	eorseq	r0, ip, #0, 6
     3d4:	00000086 	andeq	r0, r0, r6, lsl #1
     3d8:	07ed0b04 	strbeq	r0, [sp, r4, lsl #22]!
     3dc:	3d030000 	stccc	0, cr0, [r3, #-0]
     3e0:	00005302 	andeq	r5, r0, r2, lsl #6
     3e4:	420a0600 	andmi	r0, sl, #0, 12
     3e8:	03005252 	movweq	r5, #594	; 0x252
     3ec:	0086023e 	addeq	r0, r6, lr, lsr r2
     3f0:	0b080000 	bleq	2003f8 <__Stack_Size+0x1ffff8>
     3f4:	000007f7 	strdeq	r0, [r0], -r7
     3f8:	53023f03 	movwpl	r3, #12035	; 0x2f03
     3fc:	0a000000 	beq	404 <__Stack_Size+0x4>
     400:	3152430a 	cmpcc	r2, sl, lsl #6
     404:	02400300 	subeq	r0, r0, #0, 6
     408:	00000086 	andeq	r0, r0, r6, lsl #1
     40c:	08010b0c 	stmdaeq	r1, {r2, r3, r8, r9, fp}
     410:	41030000 	mrsmi	r0, (UNDEF: 3)
     414:	00005302 	andeq	r5, r0, r2, lsl #6
     418:	430a0e00 	movwmi	r0, #44544	; 0xae00
     41c:	03003252 	movweq	r3, #594	; 0x252
     420:	00860242 	addeq	r0, r6, r2, asr #4
     424:	0b100000 	bleq	40042c <__Stack_Size+0x40002c>
     428:	0000080b 	andeq	r0, r0, fp, lsl #16
     42c:	53024303 	movwpl	r4, #8963	; 0x2303
     430:	12000000 	andne	r0, r0, #0
     434:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
     438:	02440300 	subeq	r0, r4, #0, 6
     43c:	00000086 	andeq	r0, r0, r6, lsl #1
     440:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
     444:	45030000 	strmi	r0, [r3, #-0]
     448:	00005302 	andeq	r5, r0, r2, lsl #6
     44c:	4a0b1600 	bmi	2c5c54 <__Stack_Size+0x2c5854>
     450:	03000002 	movweq	r0, #2
     454:	00860246 	addeq	r0, r6, r6, asr #4
     458:	0b180000 	bleq	600460 <__Stack_Size+0x600060>
     45c:	0000081f 	andeq	r0, r0, pc, lsl r8
     460:	53024703 	movwpl	r4, #9987	; 0x2703
     464:	1a000000 	bne	46c <__Stack_Size+0x6c>
     468:	04c70c00 	strbeq	r0, [r7], #3072	; 0xc00
     46c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     470:	0003ab02 	andeq	sl, r3, r2, lsl #22
     474:	04010600 	streq	r0, [r1], #-1536	; 0x600
     478:	00049c1c 	andeq	r9, r4, ip, lsl ip
     47c:	04880700 	streq	r0, [r8], #1792	; 0x700
     480:	07010000 	streq	r0, [r1, -r0]
     484:	00000865 	andeq	r0, r0, r5, ror #16
     488:	01320702 	teqeq	r2, r2, lsl #14
     48c:	07030000 	streq	r0, [r3, -r0]
     490:	00000512 	andeq	r0, r0, r2, lsl r5
     494:	042a0704 	strteq	r0, [sl], #-1796	; 0x704
     498:	00050000 	andeq	r0, r5, r0
     49c:	00078204 	andeq	r8, r7, r4, lsl #4
     4a0:	75220400 	strvc	r0, [r2, #-1024]!	; 0x400
     4a4:	06000004 	streq	r0, [r0], -r4
     4a8:	c2230501 	eorgt	r0, r3, #4194304	; 0x400000
     4ac:	07000004 	streq	r0, [r0, -r4]
     4b0:	0000030a 	andeq	r0, r0, sl, lsl #6
     4b4:	022a0701 	eoreq	r0, sl, #262144	; 0x40000
     4b8:	07020000 	streq	r0, [r2, -r0]
     4bc:	00000a21 	andeq	r0, r0, r1, lsr #20
     4c0:	c3040003 	movwgt	r0, #16387	; 0x4003
     4c4:	05000007 	streq	r0, [r0, #-7]
     4c8:	0004a727 	andeq	sl, r4, r7, lsr #14
     4cc:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     4d0:	0005072e 	andeq	r0, r5, lr, lsr #14
     4d4:	07d50700 	ldrbeq	r0, [r5, r0, lsl #14]
     4d8:	07000000 	streq	r0, [r0, -r0]
     4dc:	00000c66 	andeq	r0, r0, r6, ror #24
     4e0:	03ea0704 	mvneq	r0, #4, 14	; 0x100000
     4e4:	07280000 	streq	r0, [r8, -r0]!
     4e8:	0000041c 	andeq	r0, r0, ip, lsl r4
     4ec:	450700c8 	strmi	r0, [r7, #-200]	; 0xc8
     4f0:	14000004 	strne	r0, [r0], #-4
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	20071000 	andcs	r1, r7, r0
     4fc:	1c000007 	stcne	0, cr0, [r0], {7}
     500:	00084707 	andeq	r4, r8, r7, lsl #14
     504:	04001800 	streq	r1, [r0], #-2048	; 0x800
     508:	00000911 	andeq	r0, r0, r1, lsl r9
     50c:	04cd3605 	strbeq	r3, [sp], #1541	; 0x605
     510:	040d0000 	streq	r0, [sp], #-0
     514:	053f3e05 	ldreq	r3, [pc, #-3589]!	; fffff717 <SCS_BASE+0x1fff1717>
     518:	030e0000 	movweq	r0, #57344	; 0xe000
     51c:	05000001 	streq	r0, [r0, #-1]
     520:	00005340 	andeq	r5, r0, r0, asr #6
     524:	f80e0000 			; <UNDEFINED> instruction: 0xf80e0000
     528:	0500000b 	streq	r0, [r0, #-11]
     52c:	0004c241 	andeq	ip, r4, r1, asr #4
     530:	e00e0200 	and	r0, lr, r0, lsl #4
     534:	05000000 	streq	r0, [r0, #-0]
     538:	00050742 	andeq	r0, r5, r2, asr #14
     53c:	04000300 	streq	r0, [r0], #-768	; 0x300
     540:	000009fd 	strdeq	r0, [r0], -sp
     544:	05124305 	ldreq	r4, [r2, #-773]	; 0x305
     548:	040d0000 	streq	r0, [sp], #-0
     54c:	05831a06 	streq	r1, [r3, #2566]	; 0xa06
     550:	d30e0000 	movwle	r0, #57344	; 0xe000
     554:	06000006 	streq	r0, [r0], -r6
     558:	0000651c 	andeq	r6, r0, ip, lsl r5
     55c:	3a0e0000 	bcc	380564 <__Stack_Size+0x380164>
     560:	0600000c 	streq	r0, [r0], -ip
     564:	0000651d 	andeq	r6, r0, sp, lsl r5
     568:	390e0100 	stmdbcc	lr, {r8}
     56c:	0600000b 	streq	r0, [r0], -fp
     570:	0000651e 	andeq	r6, r0, lr, lsl r5
     574:	480e0200 	stmdami	lr, {r9}
     578:	06000009 	streq	r0, [r0], -r9
     57c:	0000eb1f 	andeq	lr, r0, pc, lsl fp
     580:	04000300 	streq	r0, [r0], #-768	; 0x300
     584:	000002cf 	andeq	r0, r0, pc, asr #5
     588:	054a2006 	strbeq	r2, [sl, #-6]
     58c:	0a0d0000 	beq	340594 <__Stack_Size+0x340194>
     590:	05d31b07 	ldrbeq	r1, [r3, #2823]	; 0xb07
     594:	7a0e0000 	bvc	38059c <__Stack_Size+0x38019c>
     598:	07000004 	streq	r0, [r0, -r4]
     59c:	0000531d 	andeq	r5, r0, sp, lsl r3
     5a0:	9f0e0000 	svcls	0x000e0000
     5a4:	07000005 	streq	r0, [r0, -r5]
     5a8:	0000531e 	andeq	r5, r0, lr, lsl r3
     5ac:	e30e0200 	movw	r0, #57856	; 0xe200
     5b0:	07000006 	streq	r0, [r0, -r6]
     5b4:	0000531f 	andeq	r5, r0, pc, lsl r3
     5b8:	a50e0400 	strge	r0, [lr, #-1024]	; 0x400
     5bc:	07000002 	streq	r0, [r0, -r2]
     5c0:	00005320 	andeq	r5, r0, r0, lsr #6
     5c4:	df0e0600 	svcle	0x000e0600
     5c8:	07000004 	streq	r0, [r0, -r4]
     5cc:	00006521 	andeq	r6, r0, r1, lsr #10
     5d0:	04000800 	streq	r0, [r0], #-2048	; 0x800
     5d4:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
     5d8:	058e2207 	streq	r2, [lr, #519]	; 0x207
     5dc:	100d0000 	andne	r0, sp, r0
     5e0:	062f1a08 	strteq	r1, [pc], -r8, lsl #20
     5e4:	910e0000 	mrsls	r0, (UNDEF: 14)
     5e8:	08000002 	stmdaeq	r0, {r1}
     5ec:	0000411c 	andeq	r4, r0, ip, lsl r1
     5f0:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
     5f4:	08000001 	stmdaeq	r0, {r0}
     5f8:	0000531d 	andeq	r5, r0, sp, lsl r3
     5fc:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
     600:	08000001 	stmdaeq	r0, {r0}
     604:	0000531e 	andeq	r5, r0, lr, lsl r3
     608:	540e0600 	strpl	r0, [lr], #-1536	; 0x600
     60c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     610:	0000531f 	andeq	r5, r0, pc, lsl r3
     614:	be0e0800 	cdplt	8, 0, cr0, cr14, cr0, {0}
     618:	08000005 	stmdaeq	r0, {r0, r2}
     61c:	00005320 	andeq	r5, r0, r0, lsr #6
     620:	dc0e0a00 	stcle	10, cr0, [lr], {-0}
     624:	08000005 	stmdaeq	r0, {r0, r2}
     628:	00005321 	andeq	r5, r0, r1, lsr #6
     62c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
     630:	00000b27 	andeq	r0, r0, r7, lsr #22
     634:	05de2208 	ldrbeq	r2, [lr, #520]	; 0x208
     638:	870f0000 	strhi	r0, [pc, -r0]
     63c:	01000009 	tsteq	r0, r9
     640:	065f3009 	ldrbeq	r3, [pc], -r9
     644:	79070000 	stmdbvc	r7, {}	; <UNPREDICTABLE>
     648:	00000003 	andeq	r0, r0, r3
     64c:	000cb107 	andeq	fp, ip, r7, lsl #2
     650:	11070100 	mrsne	r0, (UNDEF: 23)
     654:	02000002 	andeq	r0, r0, #2
     658:	00064f07 	andeq	r4, r6, r7, lsl #30
     65c:	04000300 	streq	r0, [r0], #-768	; 0x300
     660:	00000988 	andeq	r0, r0, r8, lsl #19
     664:	063a3709 	ldrteq	r3, [sl], -r9, lsl #14
     668:	11100000 	tstne	r0, r0
     66c:	00066a04 	andeq	r6, r6, r4, lsl #20
     670:	0a580f00 	beq	1604278 <__Stack_Size+0x1603e78>
     674:	0a010000 	beq	4067c <__Stack_Size+0x4027c>
     678:	0006a230 	andeq	sl, r6, r0, lsr r2
     67c:	0a9a0700 	beq	fe682284 <SCS_BASE+0x1e674284>
     680:	07000000 	streq	r0, [r0, -r0]
     684:	00000c1c 	andeq	r0, r0, ip, lsl ip
     688:	060c0701 	streq	r0, [ip], -r1, lsl #14
     68c:	07020000 	streq	r0, [r2, -r0]
     690:	00000c5c 	andeq	r0, r0, ip, asr ip
     694:	04d50703 	ldrbeq	r0, [r5], #1795	; 0x703
     698:	07040000 	streq	r0, [r4, -r0]
     69c:	000009f2 	strdeq	r0, [r0], -r2
     6a0:	01060005 	tsteq	r6, r5
     6a4:	06b74d01 	ldrteq	r4, [r7], r1, lsl #26
     6a8:	1b070000 	blne	1c06b0 <__Stack_Size+0x1c02b0>
     6ac:	00000001 	andeq	r0, r0, r1
     6b0:	00087407 	andeq	r7, r8, r7, lsl #8
     6b4:	04000100 	streq	r0, [r0], #-256	; 0x100
     6b8:	0000021f 	andeq	r0, r0, pc, lsl r2
     6bc:	06a24d01 	strteq	r4, [r2], r1, lsl #26
     6c0:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
     6c4:	0100000b 	tsteq	r0, fp
     6c8:	00066b4f 	andeq	r6, r6, pc, asr #22
     6cc:	09e11200 	stmibeq	r1!, {r9, ip}^
     6d0:	7b010000 	blvc	406d8 <__Stack_Size+0x402d8>
     6d4:	00004101 	andeq	r4, r0, r1, lsl #2
     6d8:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
     6dc:	e3130000 	tst	r3, #0
     6e0:	01000001 	tsteq	r0, r1
     6e4:	06f7017b 			; <UNDEFINED> instruction: 0x06f7017b
     6e8:	08130000 	ldmdaeq	r3, {}	; <UNPREDICTABLE>
     6ec:	01000007 	tsteq	r0, r7
     6f0:	0065017b 	rsbeq	r0, r5, fp, ror r1
     6f4:	14000000 	strne	r0, [r0], #-0
     6f8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     6fc:	5e150074 	mrcpl	0, 0, r0, cr5, cr4, {3}
     700:	01000007 	tsteq	r0, r7
     704:	1601013e 			; <UNDEFINED> instruction: 0x1601013e
     708:	000006fe 	strdeq	r0, [r0], -lr
     70c:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
     710:	0000000c 	andeq	r0, r0, ip
     714:	83179c01 	tsthi	r7, #256	; 0x100
     718:	01000008 	tsteq	r0, r8
     71c:	00650142 	rsbeq	r0, r5, r2, asr #2
     720:	01b00000 	movseq	r0, r0
     724:	00140800 	andseq	r0, r4, r0, lsl #16
     728:	9c010000 	stcls	0, cr0, [r1], {-0}
     72c:	0006b118 	andeq	fp, r6, r8, lsl r1
     730:	014f0100 	mrseq	r0, (UNDEF: 95)
     734:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     738:	00000014 	andeq	r0, r0, r4, lsl r0
     73c:	30199c01 	andscc	r9, r9, r1, lsl #24
     740:	01000007 	tsteq	r0, r7
     744:	01d80155 	bicseq	r0, r8, r5, asr r1
     748:	004e0800 	subeq	r0, lr, r0, lsl #16
     74c:	9c010000 	stcls	0, cr0, [r1], {-0}
     750:	000007d5 	ldrdeq	r0, [r0], -r5
     754:	0009cb1a 	andeq	ip, r9, sl, lsl fp
     758:	01570100 	cmpeq	r7, r0, lsl #2
     75c:	000005d3 	ldrdeq	r0, [r0], -r3
     760:	1b6c9102 	blne	1b24b70 <__Stack_Size+0x1b24770>
     764:	080001fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8}
     768:	000019cb 	andeq	r1, r0, fp, asr #19
     76c:	0000077e 	andeq	r0, r0, lr, ror r7
     770:	0251011c 	subseq	r0, r1, #28, 2
     774:	011c6c91 			; <UNDEFINED> instruction: 0x011c6c91
     778:	4a400350 	bmi	10014c0 <__Stack_Size+0x10010c0>
     77c:	0a1b0024 	beq	6c0814 <__Stack_Size+0x6c0414>
     780:	ee080002 	cdp	0, 0, cr0, cr8, cr2, {0}
     784:	9f000019 	svcls	0x00000019
     788:	1c000007 	stcne	0, cr0, [r0], {7}
     78c:	31015201 	tstcc	r1, r1, lsl #4
     790:	0351011c 	cmpeq	r1, #28, 2
     794:	1c03830a 	stcne	3, cr8, [r3], {10}
     798:	40035001 	andmi	r5, r3, r1
     79c:	1b00244a 	blne	98cc <__Stack_Size+0x94cc>
     7a0:	08000214 	stmdaeq	r0, {r2, r4, r9}
     7a4:	00001a0a 	andeq	r1, r0, sl, lsl #20
     7a8:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     7ac:	0151011c 	cmpeq	r1, ip, lsl r1
     7b0:	50011c31 	andpl	r1, r1, r1, lsr ip
     7b4:	244a4003 	strbcs	r4, [sl], #-3
     7b8:	02201d00 	eoreq	r1, r0, #0, 26
     7bc:	1a210800 	bne	8427c4 <__Stack_Size+0x8423c4>
     7c0:	011c0000 	tsteq	ip, r0
     7c4:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
     7c8:	31015101 	tstcc	r1, r1, lsl #2
     7cc:	0350011c 	cmpeq	r0, #28, 2
     7d0:	00244a40 	eoreq	r4, r4, r0, asr #20
     7d4:	00f41800 	rscseq	r1, r4, r0, lsl #16
     7d8:	76010000 	strvc	r0, [r1], -r0
     7dc:	00000001 	andeq	r0, r0, r1
     7e0:	00001400 	andeq	r1, r0, r0, lsl #8
     7e4:	1e9c0100 	fmlnee	f0, f4, f0
     7e8:	000006cd 	andeq	r0, r0, sp, asr #13
     7ec:	00000000 	andeq	r0, r0, r0
     7f0:	00000030 	andeq	r0, r0, r0, lsr r0
     7f4:	08239c01 	stmdaeq	r3!, {r0, sl, fp, ip, pc}
     7f8:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
     7fc:	00000006 	andeq	r0, r0, r6
     800:	20000000 	andcs	r0, r0, r0
     804:	000006ea 	andeq	r0, r0, sl, ror #13
     808:	00215101 	eoreq	r5, r1, r1, lsl #2
     80c:	1f000000 	svcne	0x00000000
     810:	000006ea 	andeq	r0, r0, sl, ror #13
     814:	00000060 	andeq	r0, r0, r0, rrx
     818:	0006de1f 	andeq	sp, r6, pc, lsl lr
     81c:	00008000 	andeq	r8, r0, r0
     820:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     824:	00000b95 	muleq	r0, r5, fp
     828:	2801c901 	stmdacs	r1, {r0, r8, fp, lr, pc}
     82c:	28080002 	stmdacs	r8, {r1}
     830:	01000000 	mrseq	r0, (UNDEF: 0)
     834:	00089d9c 	muleq	r8, ip, sp
     838:	61642200 	cmnvs	r4, r0, lsl #4
     83c:	c9010074 	stmdbgt	r1, {r2, r4, r5, r6}
     840:	00006501 	andeq	r6, r0, r1, lsl #10
     844:	0000ba00 	andeq	fp, r0, r0, lsl #20
     848:	02341b00 	eorseq	r1, r4, #0, 22
     84c:	1a3d0800 	bne	f42854 <__Stack_Size+0xf42454>
     850:	08660000 	stmdaeq	r6!, {}^	; <UNPREDICTABLE>
     854:	011c0000 	tsteq	ip, r0
     858:	40080251 	andmi	r0, r8, r1, asr r2
     85c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     860:	0138000c 	teqeq	r8, ip
     864:	3c1b0040 	ldccc	0, cr0, [fp], {64}	; 0x40
     868:	59080002 	stmdbpl	r8, {r1}
     86c:	8300001a 	movwhi	r0, #26
     870:	1c000008 	stcne	0, cr0, [r0], {8}
     874:	74025101 	strvc	r5, [r2], #-257	; 0x101
     878:	50011c00 	andpl	r1, r1, r0, lsl #24
     87c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     880:	1d004001 	stcne	0, cr4, [r0, #-4]
     884:	08000244 	stmdaeq	r0, {r2, r6, r9}
     888:	00001a6f 	andeq	r1, r0, pc, ror #20
     88c:	0251011c 	subseq	r0, r1, #28, 2
     890:	011c4008 	tsteq	ip, r8
     894:	000c0550 	andeq	r0, ip, r0, asr r5
     898:	00400138 	subeq	r0, r0, r8, lsr r1
     89c:	01101900 	tsteq	r0, r0, lsl #18
     8a0:	d5010000 	strle	r0, [r1, #-0]
     8a4:	00000001 	andeq	r0, r0, r1
     8a8:	00004a00 	andeq	r4, r0, r0, lsl #20
     8ac:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
     8b0:	23000009 	movwcs	r0, #9
     8b4:	000006cd 	andeq	r0, r0, sp, asr #13
     8b8:	6501d501 	strvs	sp, [r1, #-1281]	; 0x501
     8bc:	db000000 	blle	8c4 <__Stack_Size+0x4c4>
     8c0:	24000000 	strcs	r0, [r0], #-0
     8c4:	00000a1c 	andeq	r0, r0, ip, lsl sl
     8c8:	6501d701 	strvs	sp, [r1, #-1793]	; 0x701
     8cc:	2d000000 	stccs	0, cr0, [r0, #-0]
     8d0:	1b000001 	blne	8dc <__Stack_Size+0x4dc>
     8d4:	00000000 	andeq	r0, r0, r0
     8d8:	00000823 	andeq	r0, r0, r3, lsr #16
     8dc:	000008e7 	andeq	r0, r0, r7, ror #17
     8e0:	0250011c 	subseq	r0, r0, #28, 2
     8e4:	1b003074 	blne	cabc <__Stack_Size+0xc6bc>
     8e8:	00000000 	andeq	r0, r0, r0
     8ec:	00000823 	andeq	r0, r0, r3, lsr #16
     8f0:	000008fb 	strdeq	r0, [r0], -fp
     8f4:	0250011c 	subseq	r0, r0, #28, 2
     8f8:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     8fc:	00000000 	andeq	r0, r0, r0
     900:	00000823 	andeq	r0, r0, r3, lsr #16
     904:	09c11900 	stmibeq	r1, {r8, fp, ip}^
     908:	e1010000 	mrs	r0, (UNDEF: 1)
     90c:	00025001 	andeq	r5, r2, r1
     910:	00001208 	andeq	r1, r0, r8, lsl #4
     914:	439c0100 	orrsmi	r0, ip, #0, 2
     918:	22000009 	andcs	r0, r0, #9
     91c:	00727473 	rsbseq	r7, r2, r3, ror r4
     920:	4301e101 	movwmi	lr, #4353	; 0x1101
     924:	61000009 	tstvs	r0, r9
     928:	26000001 	strcs	r0, [r0], -r1
     92c:	e3010069 	movw	r0, #4201	; 0x1069
     930:	0006f701 	andeq	pc, r6, r1, lsl #14
     934:	00018200 	andeq	r8, r1, r0, lsl #4
     938:	025e2700 	subseq	r2, lr, #0, 14
     93c:	08230800 	stmdaeq	r3!, {fp}
     940:	11000000 	mrsne	r0, (UNDEF: 0)
     944:	00094904 	andeq	r4, r9, r4, lsl #18
     948:	08010200 	stmdaeq	r1, {r9}
     94c:	00000a17 	andeq	r0, r0, r7, lsl sl
     950:	00049c19 	andeq	r9, r4, r9, lsl ip
     954:	01ea0100 	mvneq	r0, r0, lsl #2
     958:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     95c:	00000034 	andeq	r0, r0, r4, lsr r0
     960:	09999c01 	ldmibeq	r9, {r0, sl, fp, ip, pc}
     964:	e0230000 	eor	r0, r3, r0
     968:	01000002 	tsteq	r0, r2
     96c:	005301ea 	subseq	r0, r3, sl, ror #3
     970:	01de0000 	bicseq	r0, lr, r0
     974:	1c240000 	stcne	0, cr0, [r4], #-0
     978:	0100000a 	tsteq	r0, sl
     97c:	005301ec 	subseq	r0, r3, ip, ror #3
     980:	01ff0000 	mvnseq	r0, r0
     984:	80270000 	eorhi	r0, r7, r0
     988:	23080002 	movwcs	r0, #32770	; 0x8002
     98c:	25000008 	strcs	r0, [r0, #-8]
     990:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
     994:	00000823 	andeq	r0, r0, r3, lsr #16
     998:	02881900 	addeq	r1, r8, #0, 18
     99c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
     9a0:	00029601 	andeq	r9, r2, r1, lsl #12
     9a4:	00001408 	andeq	r1, r0, r8, lsl #8
     9a8:	df9c0100 	svcle	0x009c0100
     9ac:	23000009 	movwcs	r0, #9
     9b0:	00000356 	andeq	r0, r0, r6, asr r3
     9b4:	5301f701 	movwpl	pc, #5889	; 0x1701	; <UNPREDICTABLE>
     9b8:	1d000000 	stcne	0, cr0, [r0, #-0]
     9bc:	1b000002 	blne	9cc <__Stack_Size+0x5cc>
     9c0:	080002a0 	stmdaeq	r0, {r5, r7, r9}
     9c4:	00000950 	andeq	r0, r0, r0, asr r9
     9c8:	000009d5 	ldrdeq	r0, [r0], -r5
     9cc:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     9d0:	25380074 	ldrcs	r0, [r8, #-116]!	; 0x74
     9d4:	02aa2500 	adceq	r2, sl, #0, 10
     9d8:	09500800 	ldmdbeq	r0, {fp}^
     9dc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     9e0:	0000043c 	andeq	r0, r0, ip, lsr r4
     9e4:	aa01fd01 	bge	7fdf0 <__Stack_Size+0x7f9f0>
     9e8:	14080002 	strne	r0, [r8], #-2
     9ec:	01000000 	mrseq	r0, (UNDEF: 0)
     9f0:	000a2d9c 	muleq	sl, ip, sp
     9f4:	01422300 	mrseq	r2, SPSR_svc
     9f8:	fd010000 	stc2	0, cr0, [r1, #-0]
     9fc:	00004101 	andeq	r4, r0, r1, lsl #2
     a00:	00023e00 	andeq	r3, r2, r0, lsl #28
     a04:	02b41b00 	adcseq	r1, r4, #0, 22
     a08:	09990800 	ldmibeq	r9, {fp}
     a0c:	0a1b0000 	beq	6c0a14 <__Stack_Size+0x6c0614>
     a10:	011c0000 	tsteq	ip, r0
     a14:	00740450 	rsbseq	r0, r4, r0, asr r4
     a18:	28002540 	stmdacs	r0, {r6, r8, sl, sp}
     a1c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     a20:	00000999 	muleq	r0, r9, r9
     a24:	0350011c 	cmpeq	r0, #28, 2
     a28:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     a2c:	010c1900 	tsteq	ip, r0, lsl #18
     a30:	04010000 	streq	r0, [r1], #-0
     a34:	00000002 	andeq	r0, r0, r2
     a38:	00004a00 	andeq	r4, r0, r0, lsl #20
     a3c:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
     a40:	2300000a 	movwcs	r0, #10
     a44:	000006cd 	andeq	r0, r0, sp, asr #13
     a48:	65020401 	strvs	r0, [r2, #-1025]	; 0x401
     a4c:	6a000000 	bvs	a54 <__Stack_Size+0x654>
     a50:	24000002 	strcs	r0, [r0], #-2
     a54:	00000a1c 	andeq	r0, r0, ip, lsl sl
     a58:	65020601 	strvs	r0, [r2, #-1537]	; 0x601
     a5c:	bc000000 	stclt	0, cr0, [r0], {-0}
     a60:	1b000002 	blne	a70 <__Stack_Size+0x670>
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00001a89 	andeq	r1, r0, r9, lsl #21
     a6c:	00000a77 	andeq	r0, r0, r7, ror sl
     a70:	0250011c 	subseq	r0, r0, #28, 2
     a74:	1b003074 	blne	cc4c <__Stack_Size+0xc84c>
     a78:	00000000 	andeq	r0, r0, r0
     a7c:	00001a89 	andeq	r1, r0, r9, lsl #21
     a80:	00000a8b 	andeq	r0, r0, fp, lsl #21
     a84:	0250011c 	subseq	r0, r0, #28, 2
     a88:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	00001a89 	andeq	r1, r0, r9, lsl #21
     a94:	09bd1900 	ldmibeq	sp!, {r8, fp, ip}
     a98:	11010000 	mrsne	r0, (UNDEF: 1)
     a9c:	0002be02 	andeq	fp, r2, r2, lsl #28
     aa0:	00001208 	andeq	r1, r0, r8, lsl #4
     aa4:	d39c0100 	orrsle	r0, ip, #0, 2
     aa8:	2200000a 	andcs	r0, r0, #10
     aac:	00727473 	rsbseq	r7, r2, r3, ror r4
     ab0:	43021101 	movwmi	r1, #8449	; 0x2101
     ab4:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
     ab8:	26000002 	strcs	r0, [r0], -r2
     abc:	13010069 	movwne	r0, #4201	; 0x1069
     ac0:	0006f702 	andeq	pc, r6, r2, lsl #14
     ac4:	00031100 	andeq	r1, r3, r0, lsl #2
     ac8:	02cc2700 	sbceq	r2, ip, #0, 14
     acc:	1a890800 	bne	fe242ad4 <SCS_BASE+0x1e234ad4>
     ad0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     ad4:	00000498 	muleq	r0, r8, r4
     ad8:	00021a01 	andeq	r1, r2, r1, lsl #20
     adc:	34000000 	strcc	r0, [r0], #-0
     ae0:	01000000 	mrseq	r0, (UNDEF: 0)
     ae4:	000b1c9c 	muleq	fp, ip, ip
     ae8:	02e02300 	rsceq	r2, r0, #0, 6
     aec:	1a010000 	bne	40af4 <__Stack_Size+0x406f4>
     af0:	00005302 	andeq	r5, r0, r2, lsl #6
     af4:	00036d00 	andeq	r6, r3, r0, lsl #26
     af8:	0a1c2400 	beq	709b00 <__Stack_Size+0x709700>
     afc:	1c010000 	stcne	0, cr0, [r1], {-0}
     b00:	00005302 	andeq	r5, r0, r2, lsl #6
     b04:	00038e00 	andeq	r8, r3, r0, lsl #28
     b08:	00002700 	andeq	r2, r0, r0, lsl #14
     b0c:	1a890000 	bne	fe240b14 <SCS_BASE+0x1e232b14>
     b10:	00250000 	eoreq	r0, r5, r0
     b14:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
     b18:	0000001a 	andeq	r0, r0, sl, lsl r0
     b1c:	00028419 	andeq	r8, r2, r9, lsl r4
     b20:	02270100 	eoreq	r0, r7, #0, 2
     b24:	00000000 	andeq	r0, r0, r0
     b28:	00000014 	andeq	r0, r0, r4, lsl r0
     b2c:	0b629c01 	bleq	18a7b38 <__Stack_Size+0x18a7738>
     b30:	56230000 	strtpl	r0, [r3], -r0
     b34:	01000003 	tsteq	r0, r3
     b38:	00530227 	subseq	r0, r3, r7, lsr #4
     b3c:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     b40:	001b0000 	andseq	r0, fp, r0
     b44:	d3000000 	movwle	r0, #0
     b48:	5800000a 	stmdapl	r0, {r1, r3}
     b4c:	1c00000b 	stcne	0, cr0, [r0], {11}
     b50:	74045001 	strvc	r5, [r4], #-1
     b54:	00253800 	eoreq	r3, r5, r0, lsl #16
     b58:	00000025 	andeq	r0, r0, r5, lsr #32
     b5c:	000ad300 	andeq	sp, sl, r0, lsl #6
     b60:	38190000 	ldmdacc	r9, {}	; <UNPREDICTABLE>
     b64:	01000004 	tsteq	r0, r4
     b68:	0000022d 	andeq	r0, r0, sp, lsr #4
     b6c:	00140000 	andseq	r0, r4, r0
     b70:	9c010000 	stcls	0, cr0, [r1], {-0}
     b74:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
     b78:	00014223 	andeq	r4, r1, r3, lsr #4
     b7c:	022d0100 	eoreq	r0, sp, #0, 2
     b80:	00000041 	andeq	r0, r0, r1, asr #32
     b84:	000003cd 	andeq	r0, r0, sp, asr #7
     b88:	0000001b 	andeq	r0, r0, fp, lsl r0
     b8c:	000b1c00 	andeq	r1, fp, r0, lsl #24
     b90:	000b9e00 	andeq	r9, fp, r0, lsl #28
     b94:	50011c00 	andpl	r1, r1, r0, lsl #24
     b98:	40007404 	andmi	r7, r0, r4, lsl #8
     b9c:	00280025 	eoreq	r0, r8, r5, lsr #32
     ba0:	1c000000 	stcne	0, cr0, [r0], {-0}
     ba4:	1c00000b 	stcne	0, cr0, [r0], {11}
     ba8:	f3035001 	vhadd.u8	d5, d3, d1
     bac:	00005001 	andeq	r5, r0, r1
     bb0:	00069f17 	andeq	r9, r6, r7, lsl pc
     bb4:	02340100 	eorseq	r0, r4, #0, 2
     bb8:	00000065 	andeq	r0, r0, r5, rrx
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00000020 	andeq	r0, r0, r0, lsr #32
     bc4:	0b199c01 	bleq	667bd0 <__Stack_Size+0x6677d0>
     bc8:	01000002 	tsteq	r0, r2
     bcc:	02d00240 	sbcseq	r0, r0, #64, 4
     bd0:	002c0800 	eoreq	r0, ip, r0, lsl #16
     bd4:	9c010000 	stcls	0, cr0, [r1], {-0}
     bd8:	00000c1d 	andeq	r0, r0, sp, lsl ip
     bdc:	000cab23 	andeq	sl, ip, r3, lsr #22
     be0:	02400100 	subeq	r0, r0, #0, 2
     be4:	00000041 	andeq	r0, r0, r1, asr #32
     be8:	000003f9 	strdeq	r0, [r0], -r9
     bec:	0002da1b 	andeq	sp, r2, fp, lsl sl
     bf0:	001a9a08 	andseq	r9, sl, r8, lsl #20
     bf4:	000bff00 	andeq	pc, fp, r0, lsl #30
     bf8:	50011c00 	andpl	r1, r1, r0, lsl #24
     bfc:	1b003101 	blne	d008 <__Stack_Size+0xcc08>
     c00:	080002ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9}
     c04:	00001a9a 	muleq	r0, sl, sl
     c08:	00000c13 	andeq	r0, r0, r3, lsl ip
     c0c:	0250011c 	subseq	r0, r0, #28, 2
     c10:	2500fe09 	strcs	pc, [r0, #-3593]	; 0xe09
     c14:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     c18:	00001a9a 	muleq	r0, sl, sl
     c1c:	05352900 	ldreq	r2, [r5, #-2304]!	; 0x900
     c20:	11010000 	mrsne	r0, (UNDEF: 1)
     c24:	00005304 	andeq	r5, r0, r4, lsl #6
     c28:	0002fc00 	andeq	pc, r2, r0, lsl #24
     c2c:	00002e08 	andeq	r2, r0, r8, lsl #28
     c30:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
     c34:	2200000c 	andcs	r0, r0, #12
     c38:	00417062 	subeq	r7, r1, r2, rrx
     c3c:	43041101 	movwmi	r1, #16641	; 0x4101
     c40:	34000009 	strcc	r0, [r0], #-9
     c44:	22000004 	andcs	r0, r0, #4
     c48:	00427062 	subeq	r7, r2, r2, rrx
     c4c:	43041101 	movwmi	r1, #16641	; 0x4101
     c50:	55000009 	strpl	r0, [r0, #-9]
     c54:	2a000004 	bcs	c6c <__Stack_Size+0x86c>
     c58:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
     c5c:	f7041101 			; <UNDEFINED> instruction: 0xf7041101
     c60:	01000006 	tsteq	r0, r6
     c64:	00112452 	andseq	r2, r1, r2, asr r4
     c68:	13010000 	movwne	r0, #4096	; 0x1000
     c6c:	00005304 	andeq	r5, r0, r4, lsl #6
     c70:	00047600 	andeq	r7, r4, r0, lsl #12
     c74:	dd290000 	stcle	0, cr0, [r9, #-0]
     c78:	0100000c 	tsteq	r0, ip
     c7c:	0053041f 	subseq	r0, r3, pc, lsl r4
     c80:	032a0000 	teqeq	sl, #0
     c84:	00240800 	eoreq	r0, r4, r0, lsl #16
     c88:	9c010000 	stcls	0, cr0, [r1], {-0}
     c8c:	00000cc1 	andeq	r0, r0, r1, asr #25
     c90:	00059923 	andeq	r9, r5, r3, lsr #18
     c94:	041f0100 	ldreq	r0, [pc], #-256	; c9c <__Stack_Size+0x89c>
     c98:	00000943 	andeq	r0, r0, r3, asr #18
     c9c:	000004af 	andeq	r0, r0, pc, lsr #9
     ca0:	000c0323 	andeq	r0, ip, r3, lsr #6
     ca4:	041f0100 	ldreq	r0, [pc], #-256	; cac <__Stack_Size+0x8ac>
     ca8:	00000943 	andeq	r0, r0, r3, asr #18
     cac:	000004cf 	andeq	r0, r0, pc, asr #9
     cb0:	00087c24 	andeq	r7, r8, r4, lsr #24
     cb4:	04210100 	strteq	r0, [r1], #-256	; 0x100
     cb8:	00000053 	andeq	r0, r0, r3, asr r0
     cbc:	000004fd 	strdeq	r0, [r0], -sp
     cc0:	0a321900 	beq	c870c8 <__Stack_Size+0xc86cc8>
     cc4:	66010000 	strvs	r0, [r1], -r0
     cc8:	00035004 	andeq	r5, r3, r4
     ccc:	0000b808 	andeq	fp, r0, r8, lsl #16
     cd0:	639c0100 	orrsvs	r0, ip, #0, 2
     cd4:	2300000e 	movwcs	r0, #14
     cd8:	0000021a 	andeq	r0, r0, sl, lsl r2
     cdc:	65046601 	strvs	r6, [r4, #-1537]	; 0x601
     ce0:	2c000000 	stccs	0, cr0, [r0], {-0}
     ce4:	23000005 	movwcs	r0, #5
     ce8:	000009e9 	andeq	r0, r0, r9, ror #19
     cec:	41046601 	tstmi	r4, r1, lsl #12
     cf0:	4d000000 	stcmi	0, cr0, [r0, #-0]
     cf4:	1a000005 	bne	d10 <__Stack_Size+0x910>
     cf8:	00000521 	andeq	r0, r0, r1, lsr #10
     cfc:	2f046801 	svccs	0x00046801
     d00:	02000006 	andeq	r0, r0, #6
     d04:	5e1b6091 	mrcpl	0, 0, r6, cr11, cr1, {4}
     d08:	ab080003 	blge	200d1c <__Stack_Size+0x20091c>
     d0c:	1a00001a 	bne	d7c <__Stack_Size+0x97c>
     d10:	1c00000d 	stcne	0, cr0, [r0], {13}
     d14:	7d025001 	stcvc	0, cr5, [r2, #-4]
     d18:	841b0000 	ldrhi	r0, [fp], #-0
     d1c:	c2080003 	andgt	r0, r8, #3
     d20:	3100001a 	tstcc	r0, sl, lsl r0
     d24:	1c00000d 	stcne	0, cr0, [r0], {13}
     d28:	0c055001 	stceq	0, cr5, [r5], {1}
     d2c:	40013800 	andmi	r3, r1, r0, lsl #16
     d30:	038a1b00 	orreq	r1, sl, #0, 22
     d34:	0bc60800 	bleq	ff182d3c <SCS_BASE+0x1f174d3c>
     d38:	0d440000 	stcleq	0, cr0, [r4, #-0]
     d3c:	011c0000 	tsteq	ip, r0
     d40:	003a0150 	eorseq	r0, sl, r0, asr r1
     d44:	0003921b 	andeq	r9, r3, fp, lsl r2
     d48:	001ad308 	andseq	sp, sl, r8, lsl #6
     d4c:	000d6100 	andeq	r6, sp, r0, lsl #2
     d50:	51011c00 	tstpl	r1, r0, lsl #24
     d54:	1c007d02 	stcne	13, cr7, [r0], {2}
     d58:	0c055001 	stceq	0, cr5, [r5], {1}
     d5c:	40013800 	andmi	r3, r1, r0, lsl #16
     d60:	039e1b00 	orrseq	r1, lr, #0, 22
     d64:	1ae90800 	bne	ffa42d6c <SCS_BASE+0x1fa34d6c>
     d68:	0d850000 	stceq	0, cr0, [r5]
     d6c:	011c0000 	tsteq	ip, r0
     d70:	00740252 	rsbseq	r0, r4, r2, asr r2
     d74:	0351011c 	cmpeq	r1, #28, 2
     d78:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     d7c:	0c055001 	stceq	0, cr5, [r5], {1}
     d80:	40013800 	andmi	r3, r1, r0, lsl #16
     d84:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
     d88:	1ac20800 	bne	ff082d90 <SCS_BASE+0x1f074d90>
     d8c:	0d9c0000 	ldceq	0, cr0, [ip]
     d90:	011c0000 	tsteq	ip, r0
     d94:	000c0550 	andeq	r0, ip, r0, asr r5
     d98:	00400044 	subeq	r0, r0, r4, asr #32
     d9c:	0003b41b 	andeq	fp, r3, fp, lsl r4
     da0:	000bc608 	andeq	ip, fp, r8, lsl #12
     da4:	000daf00 	andeq	sl, sp, r0, lsl #30
     da8:	50011c00 	andpl	r1, r1, r0, lsl #24
     dac:	1b003a01 	blne	f5b8 <__Stack_Size+0xf1b8>
     db0:	080003bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9}
     db4:	00001ad3 	ldrdeq	r1, [r0], -r3
     db8:	00000dcc 	andeq	r0, r0, ip, asr #27
     dbc:	0251011c 	subseq	r0, r1, #28, 2
     dc0:	011c007d 	tsteq	ip, sp, ror r0
     dc4:	000c0550 	andeq	r0, ip, r0, asr r5
     dc8:	00400044 	subeq	r0, r0, r4, asr #32
     dcc:	0003c81b 	andeq	ip, r3, fp, lsl r8
     dd0:	001ae908 	andseq	lr, sl, r8, lsl #18
     dd4:	000def00 	andeq	lr, sp, r0, lsl #30
     dd8:	52011c00 	andpl	r1, r1, #0, 24
     ddc:	011c3101 	tsteq	ip, r1, lsl #2
     de0:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     de4:	50011c05 	andpl	r1, r1, r5, lsl #24
     de8:	44000c05 	strmi	r0, [r0], #-3077	; 0xc05
     dec:	1b004000 	blne	10df4 <__Stack_Size+0x109f4>
     df0:	080003d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9}
     df4:	00001ac2 	andeq	r1, r0, r2, asr #21
     df8:	00000e06 	andeq	r0, r0, r6, lsl #28
     dfc:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e00:	0048000c 	subeq	r0, r8, ip
     e04:	dc1b0040 	ldcle	0, cr0, [fp], {64}	; 0x40
     e08:	c6080003 	strgt	r0, [r8], -r3
     e0c:	1900000b 	stmdbne	r0, {r0, r1, r3}
     e10:	1c00000e 	stcne	0, cr0, [r0], {14}
     e14:	3a015001 	bcc	54e20 <__Stack_Size+0x54a20>
     e18:	03e41b00 	mvneq	r1, #0, 22
     e1c:	1ad30800 	bne	ff4c2e24 <SCS_BASE+0x1f4b4e24>
     e20:	0e360000 	cdpeq	0, 3, cr0, cr6, cr0, {0}
     e24:	011c0000 	tsteq	ip, r0
     e28:	007d0251 	rsbseq	r0, sp, r1, asr r2
     e2c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e30:	0048000c 	subeq	r0, r8, ip
     e34:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
     e38:	e9080003 	stmdb	r8, {r0, r1}
     e3c:	5900001a 	stmdbpl	r0, {r1, r3, r4}
     e40:	1c00000e 	stcne	0, cr0, [r0], {14}
     e44:	31015201 	tstcc	r1, r1, lsl #4
     e48:	0351011c 	cmpeq	r1, #28, 2
     e4c:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     e50:	0c055001 	stceq	0, cr5, [r5], {1}
     e54:	40004800 	andmi	r4, r0, r0, lsl #16
     e58:	03f82700 	mvnseq	r2, #0, 14
     e5c:	1b040800 	blne	102e64 <__Stack_Size+0x102a64>
     e60:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     e64:	0000099d 	muleq	r0, sp, r9
     e68:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     e6c:	fc080004 	stc2	0, cr0, [r8], {4}
     e70:	01000003 	tsteq	r0, r3
     e74:	0012439c 	mulseq	r2, ip, r3
     e78:	0b862b00 	bleq	fe18ba80 <SCS_BASE+0x1e17da80>
     e7c:	55010000 	strpl	r0, [r1, #-0]
     e80:	00005302 	andeq	r5, r0, r2, lsl #6
     e84:	fe240000 	cdp2	0, 2, cr0, cr4, cr0, {0}
     e88:	0100000c 	tsteq	r0, ip
     e8c:	00650256 	rsbeq	r0, r5, r6, asr r2
     e90:	05790000 	ldrbeq	r0, [r9, #-0]!
     e94:	ea1a0000 	b	680e9c <__Stack_Size+0x680a9c>
     e98:	01000000 	mrseq	r0, (UNDEF: 0)
     e9c:	12430257 	subne	r0, r3, #1879048197	; 0x70000005
     ea0:	91020000 	mrsls	r0, (UNDEF: 2)
     ea4:	00692648 	rsbeq	r2, r9, r8, asr #12
     ea8:	f7025801 			; <UNDEFINED> instruction: 0xf7025801
     eac:	a3000006 	movwge	r0, #6
     eb0:	2b000005 	blcs	ecc <__Stack_Size+0xacc>
     eb4:	00000463 	andeq	r0, r0, r3, ror #8
     eb8:	65025c01 	strvs	r5, [r2, #-3073]	; 0xc01
     ebc:	00000000 	andeq	r0, r0, r0
     ec0:	00057a24 	andeq	r7, r5, r4, lsr #20
     ec4:	025d0100 	subseq	r0, sp, #0, 2
     ec8:	00000065 	andeq	r0, r0, r5, rrx
     ecc:	000005ef 	andeq	r0, r0, pc, ror #11
     ed0:	00049c2c 	andeq	r9, r4, ip, lsr #24
     ed4:	00012608 	andeq	r2, r1, r8, lsl #12
     ed8:	00101600 	andseq	r1, r0, r0, lsl #12
     edc:	04562400 	ldrbeq	r2, [r6], #-1024	; 0x400
     ee0:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
     ee4:	00004102 	andeq	r4, r0, r2, lsl #2
     ee8:	00060f00 	andeq	r0, r6, r0, lsl #30
     eec:	046b1a00 	strbteq	r1, [fp], #-2560	; 0xa00
     ef0:	9a010000 	bls	40ef8 <__Stack_Size+0x40af8>
     ef4:	00007602 	andeq	r7, r0, r2, lsl #12
     ef8:	40910200 	addsmi	r0, r1, r0, lsl #4
     efc:	00038e1a 	andeq	r8, r3, sl, lsl lr
     f00:	029c0100 	addseq	r0, ip, #0, 2
     f04:	00001253 	andeq	r1, r0, r3, asr r2
     f08:	7fbe9103 	svcvc	0x00be9103
     f0c:	0003f81a 	andeq	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
     f10:	029d0100 	addseq	r0, sp, #0, 2
     f14:	00001258 	andeq	r1, r0, r8, asr r2
     f18:	7fbf9103 	svcvc	0x00bf9103
     f1c:	0007441a 	andeq	r4, r7, sl, lsl r4
     f20:	029f0100 	addseq	r0, pc, #0, 2
     f24:	00000076 	andeq	r0, r0, r6, ror r0
     f28:	2d449102 	stfcsp	f1, [r4, #-8]
     f2c:	000006fe 	strdeq	r0, [r0], -lr
     f30:	08000572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl}
     f34:	00000004 	andeq	r0, r0, r4
     f38:	2702f401 	strcs	pc, [r2, -r1, lsl #8]
     f3c:	080004ca 	stmdaeq	r0, {r1, r3, r6, r7, sl}
     f40:	00001b1a 	andeq	r1, r0, sl, lsl fp
     f44:	0004de1b 	andeq	sp, r4, fp, lsl lr
     f48:	001b2108 	andseq	r2, fp, r8, lsl #2
     f4c:	000f5800 	andeq	r5, pc, r0, lsl #16
     f50:	50011c00 	andpl	r1, r1, r0, lsl #24
     f54:	00350802 	eorseq	r0, r5, r2, lsl #16
     f58:	00050a27 	andeq	r0, r5, r7, lsr #20
     f5c:	001b3208 	andseq	r3, fp, r8, lsl #4
     f60:	051e2700 	ldreq	r2, [lr, #-1792]	; 0x700
     f64:	09df0800 	ldmibeq	pc, {fp}^	; <UNPREDICTABLE>
     f68:	241b0000 	ldrcs	r0, [fp], #-0
     f6c:	05080005 	streq	r0, [r8, #-5]
     f70:	81000009 	tsthi	r0, r9
     f74:	1c00000f 	stcne	0, cr0, [r0], {15}
     f78:	03055001 	movweq	r5, #20481	; 0x5001
     f7c:	080027f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp}
     f80:	05322700 	ldreq	r2, [r2, #-1792]!	; 0x700
     f84:	1b470800 	blne	11c2f8c <__Stack_Size+0x11c2b8c>
     f88:	3a1b0000 	bcc	6c0f90 <__Stack_Size+0x6c0b90>
     f8c:	95080005 	strls	r0, [r8, #-5]
     f90:	a100000a 	tstge	r0, sl
     f94:	1c00000f 	stcne	0, cr0, [r0], {15}
     f98:	03055001 	movweq	r5, #20481	; 0x5001
     f9c:	08002795 	stmdaeq	r0, {r0, r2, r4, r7, r8, r9, sl, sp}
     fa0:	05461b00 	strbeq	r1, [r6, #-2816]	; 0xb00
     fa4:	1b4e0800 	blne	1382fac <__Stack_Size+0x1382bac>
     fa8:	0fbb0000 	svceq	0x00bb0000
     fac:	011c0000 	tsteq	ip, r0
     fb0:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
     fb4:	40035001 	andmi	r5, r3, r1
     fb8:	1b00244a 	blne	a0e8 <__Stack_Size+0x9ce8>
     fbc:	0800054c 	stmdaeq	r0, {r2, r3, r6, r8, sl}
     fc0:	00000bc6 	andeq	r0, r0, r6, asr #23
     fc4:	00000fcf 	andeq	r0, r0, pc, asr #31
     fc8:	0250011c 	subseq	r0, r0, #28, 2
     fcc:	27006408 	strcs	r6, [r0, -r8, lsl #8]
     fd0:	08000560 	stmdaeq	r0, {r5, r6, r8, sl}
     fd4:	00000716 	andeq	r0, r0, r6, lsl r7
     fd8:	00057a1b 	andeq	r7, r5, fp, lsl sl
     fdc:	001b4e08 	andseq	r4, fp, r8, lsl #28
     fe0:	000ff300 	andeq	pc, pc, r0, lsl #6
     fe4:	51011c00 	tstpl	r1, r0, lsl #24
     fe8:	1c007a02 	stcne	10, cr7, [r0], {2}
     fec:	40035001 	andmi	r5, r3, r1
     ff0:	2700244a 	strcs	r2, [r0, -sl, asr #8]
     ff4:	0800059a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl}
     ff8:	00001b47 	andeq	r1, r0, r7, asr #22
     ffc:	0005bc27 	andeq	fp, r5, r7, lsr #24
    1000:	000a9508 	andeq	r9, sl, r8, lsl #10
    1004:	05c21d00 	strbeq	r1, [r2, #3328]	; 0xd00
    1008:	0bc60800 	bleq	ff183010 <SCS_BASE+0x1f175010>
    100c:	011c0000 	tsteq	ip, r0
    1010:	64080250 	strvs	r0, [r8], #-592	; 0x250
    1014:	d02c0000 	eorle	r0, ip, r0
    1018:	12080005 	andne	r0, r8, #5
    101c:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    1020:	24000010 	strcs	r0, [r0], #-16
    1024:	00000a73 	andeq	r0, r0, r3, ror sl
    1028:	c2031801 	andgt	r1, r3, #65536	; 0x10000
    102c:	46000006 	strmi	r0, [r0], -r6
    1030:	24000006 	strcs	r0, [r0], #-6
    1034:	00000163 	andeq	r0, r0, r3, ror #2
    1038:	41031901 	tstmi	r3, r1, lsl #18
    103c:	65000000 	strvs	r0, [r0, #-0]
    1040:	27000006 	strcs	r0, [r0, -r6]
    1044:	080005da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sl}
    1048:	00001b65 	andeq	r1, r0, r5, ror #22
    104c:	0005e01b 	andeq	lr, r5, fp, lsl r0
    1050:	000bc608 	andeq	ip, fp, r8, lsl #12
    1054:	00106000 	andseq	r6, r0, r0
    1058:	50011c00 	andpl	r1, r1, r0, lsl #24
    105c:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1060:	0005e22e 	andeq	lr, r5, lr, lsr #4
    1064:	00790208 	rsbseq	r0, r9, r8, lsl #4
    1068:	06cd2f00 	strbeq	r2, [sp], r0, lsl #30
    106c:	065e0000 	ldrbeq	r0, [lr], -r0
    1070:	00040800 	andeq	r0, r4, r0, lsl #16
    1074:	52010000 	andpl	r0, r1, #0
    1078:	00109003 	andseq	r9, r0, r3
    107c:	06ea1f00 	strbteq	r1, [sl], r0, lsl #30
    1080:	06930000 	ldreq	r0, [r3], r0
    1084:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
    1088:	a7000006 	strge	r0, [r0, -r6]
    108c:	00000006 	andeq	r0, r0, r6
    1090:	0004281b 	andeq	r2, r4, fp, lsl r8
    1094:	001b6c08 	andseq	r6, fp, r8, lsl #24
    1098:	0010a700 	andseq	sl, r0, r0, lsl #14
    109c:	50011c00 	andpl	r1, r1, r0, lsl #24
    10a0:	0c000c05 	stceq	12, cr0, [r0], {5}
    10a4:	1b004001 	blne	110b0 <__Stack_Size+0x10cb0>
    10a8:	08000430 	stmdaeq	r0, {r4, r5, sl}
    10ac:	00001b88 	andeq	r1, r0, r8, lsl #23
    10b0:	000010c4 	andeq	r1, r0, r4, asr #1
    10b4:	0251011c 	subseq	r0, r1, #28, 2
    10b8:	011c2008 	tsteq	ip, r8
    10bc:	000c0550 	andeq	r0, ip, r0, asr r5
    10c0:	0040010c 	subeq	r0, r0, ip, lsl #2
    10c4:	0004521b 	andeq	r5, r4, fp, lsl r2
    10c8:	000c7608 	andeq	r7, ip, r8, lsl #12
    10cc:	0010d800 	andseq	sp, r0, r0, lsl #16
    10d0:	50011c00 	andpl	r1, r1, r0, lsl #24
    10d4:	00007702 	andeq	r7, r0, r2, lsl #14
    10d8:	0004961b 	andeq	r9, r4, fp, lsl r6
    10dc:	000c1d08 	andeq	r1, ip, r8, lsl #26
    10e0:	0010fa00 	andseq	pc, r0, r0, lsl #20
    10e4:	52011c00 	andpl	r1, r1, #0, 24
    10e8:	011c3501 	tsteq	ip, r1, lsl #10
    10ec:	8f030551 	svchi	0x00030551
    10f0:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    10f4:	77025001 	strvc	r5, [r2, -r1]
    10f8:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    10fc:	1d080005 	stcne	0, cr0, [r8, #-20]	; 0xffffffec
    1100:	1c00000c 	stcne	0, cr0, [r0], {12}
    1104:	1c000011 	stcne	0, cr0, [r0], {17}
    1108:	35015201 	strcc	r5, [r1, #-513]	; 0x201
    110c:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    1110:	0027b103 	eoreq	fp, r7, r3, lsl #2
    1114:	50011c08 	andpl	r1, r1, r8, lsl #24
    1118:	00007702 	andeq	r7, r0, r2, lsl #14
    111c:	0005ee1b 	andeq	lr, r5, fp, lsl lr
    1120:	000c1d08 	andeq	r1, ip, r8, lsl #26
    1124:	00113e00 	andseq	r3, r1, r0, lsl #28
    1128:	52011c00 	andpl	r1, r1, #0, 24
    112c:	011c3601 	tsteq	ip, r1, lsl #12
    1130:	b7030551 	smlsdlt	r3, r1, r5, r0
    1134:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    1138:	77025001 	strvc	r5, [r2, -r1]
    113c:	f4270000 	vld4.8	{d0-d3}, [r7], r0
    1140:	9e080005 	cdpls	0, 0, cr0, cr8, cr5, {0}
    1144:	1b00001b 	blne	11b8 <__Stack_Size+0xdb8>
    1148:	08000600 	stmdaeq	r0, {r9, sl}
    114c:	00000c1d 	andeq	r0, r0, sp, lsl ip
    1150:	00001169 	andeq	r1, r0, r9, ror #2
    1154:	0152011c 	cmpeq	r2, ip, lsl r1
    1158:	51011c37 	tstpl	r1, r7, lsr ip
    115c:	27be0305 	ldrcs	r0, [lr, r5, lsl #6]!
    1160:	011c0800 	tsteq	ip, r0, lsl #16
    1164:	00770250 	rsbseq	r0, r7, r0, asr r2
    1168:	060c1b00 	streq	r1, [ip], -r0, lsl #22
    116c:	0a950800 	beq	fe543174 <SCS_BASE+0x1e535174>
    1170:	11800000 	orrne	r0, r0, r0
    1174:	011c0000 	tsteq	ip, r0
    1178:	c6030550 			; <UNDEFINED> instruction: 0xc6030550
    117c:	00080027 	andeq	r0, r8, r7, lsr #32
    1180:	00068827 	andeq	r8, r6, r7, lsr #16
    1184:	000cc108 	andeq	ip, ip, r8, lsl #2
    1188:	06d61b00 	ldrbeq	r1, [r6], r0, lsl #22
    118c:	1b880800 	blne	fe203194 <SCS_BASE+0x1e1f5194>
    1190:	11a60000 			; <UNDEFINED> instruction: 0x11a60000
    1194:	011c0000 	tsteq	ip, r0
    1198:	20080251 	andcs	r0, r8, r1, asr r2
    119c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11a0:	010c000c 	tsteq	ip, ip
    11a4:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
    11a8:	59080006 	stmdbpl	r8, {r1, r2}
    11ac:	bd00001a 	stclt	0, cr0, [r0, #-104]	; 0xffffff98
    11b0:	1c000011 	stcne	0, cr0, [r0], {17}
    11b4:	0c055001 	stceq	0, cr5, [r5], {1}
    11b8:	40013800 	andmi	r3, r1, r0, lsl #16
    11bc:	06f81b00 	ldrbteq	r1, [r8], r0, lsl #22
    11c0:	1a6f0800 	bne	1bc31c8 <__Stack_Size+0x1bc2dc8>
    11c4:	11da0000 	bicsne	r0, sl, r0
    11c8:	011c0000 	tsteq	ip, r0
    11cc:	40080251 	andmi	r0, r8, r1, asr r2
    11d0:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11d4:	0138000c 	teqeq	r8, ip
    11d8:	701b0040 	andsvc	r0, fp, r0, asr #32
    11dc:	6c080007 	stcvs	0, cr0, [r8], {7}
    11e0:	f700001b 			; <UNDEFINED> instruction: 0xf700001b
    11e4:	1c000011 	stcne	0, cr0, [r0], {17}
    11e8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    11ec:	50011c20 	andpl	r1, r1, r0, lsr #24
    11f0:	0c000c05 	stceq	12, cr0, [r0], {5}
    11f4:	27004001 	strcs	r4, [r0, -r1]
    11f8:	0800079c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl}
    11fc:	00001a89 	andeq	r1, r0, r9, lsl #21
    1200:	0007b01b 	andeq	fp, r7, fp, lsl r0
    1204:	000c1d08 	andeq	r1, ip, r8, lsl #26
    1208:	00122200 	andseq	r2, r2, r0, lsl #4
    120c:	52011c00 	andpl	r1, r1, #0, 24
    1210:	011c3701 	tsteq	ip, r1, lsl #14
    1214:	d6030551 			; <UNDEFINED> instruction: 0xd6030551
    1218:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    121c:	77025001 	strvc	r5, [r2, -r1]
    1220:	bc1b0000 	ldclt	0, cr0, [fp], {-0}
    1224:	05080007 	streq	r0, [r8, #-7]
    1228:	39000009 	stmdbcc	r0, {r0, r3}
    122c:	1c000012 	stcne	0, cr0, [r0], {18}
    1230:	03055001 	movweq	r5, #20481	; 0x5001
    1234:	080027e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sl, sp}
    1238:	07d02700 	ldrbeq	r2, [r0, r0, lsl #14]
    123c:	0a950800 	beq	fe543244 <SCS_BASE+0x1e535244>
    1240:	30000000 	andcc	r0, r0, r0
    1244:	00000949 	andeq	r0, r0, r9, asr #18
    1248:	00001253 	andeq	r1, r0, r3, asr r2
    124c:	00011631 	andeq	r1, r1, r1, lsr r6
    1250:	05000f00 	streq	r0, [r0, #-3840]	; 0xf00
    1254:	0000049c 	muleq	r0, ip, r4
    1258:	0006b705 	andeq	fp, r6, r5, lsl #14
    125c:	06241900 	strteq	r1, [r4], -r0, lsl #18
    1260:	cb010000 	blgt	41268 <__Stack_Size+0x40e68>
    1264:	00080404 	andeq	r0, r8, r4, lsl #8
    1268:	00008c08 	andeq	r8, r0, r8, lsl #24
    126c:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    1270:	27000013 	smladcs	r0, r3, r0, r0
    1274:	0800080a 	stmdaeq	r0, {r1, r3, fp}
    1278:	00001ba6 	andeq	r1, r0, r6, lsr #23
    127c:	0008121b 	andeq	r1, r8, fp, lsl r2
    1280:	001bad08 	andseq	sl, fp, r8, lsl #26
    1284:	00129100 	andseq	r9, r2, r0, lsl #2
    1288:	50011c00 	andpl	r1, r1, r0, lsl #24
    128c:	243c4003 	ldrtcs	r4, [ip], #-3
    1290:	08162700 	ldmdaeq	r6, {r8, r9, sl, sp}
    1294:	1bbe0800 	blne	fef8329c <SCS_BASE+0x1ef7529c>
    1298:	2a1b0000 	bcs	6c12a0 <__Stack_Size+0x6c0ea0>
    129c:	c9080008 	stmdbgt	r8, {r3}
    12a0:	b400001b 	strlt	r0, [r0], #-27
    12a4:	1c000012 	stcne	0, cr0, [r0], {18}
    12a8:	31015101 	tstcc	r1, r1, lsl #2
    12ac:	0350011c 	cmpeq	r0, #28, 2
    12b0:	00401d0a 	subeq	r1, r0, sl, lsl #26
    12b4:	00083632 	andeq	r3, r8, r2, lsr r6
    12b8:	001be008 	andseq	lr, fp, r8
    12bc:	0012d000 	andseq	sp, r2, r0
    12c0:	51011c00 	tstpl	r1, r0, lsl #24
    12c4:	011c3101 	tsteq	ip, r1, lsl #2
    12c8:	010c0550 	tsteq	ip, r0, asr r5
    12cc:	00108200 	andseq	r8, r0, r0, lsl #4
    12d0:	00083c1b 	andeq	r3, r8, fp, lsl ip
    12d4:	001bf708 	andseq	pc, fp, r8, lsl #14
    12d8:	0012e300 	andseq	lr, r2, r0, lsl #6
    12dc:	50011c00 	andpl	r1, r1, r0, lsl #24
    12e0:	1b004001 	blne	112ec <__Stack_Size+0x10eec>
    12e4:	08000842 	stmdaeq	r0, {r1, r6, fp}
    12e8:	00001c08 	andeq	r1, r0, r8, lsl #24
    12ec:	000012f6 	strdeq	r1, [r0], -r6
    12f0:	0150011c 	cmpeq	r0, ip, lsl r1
    12f4:	481b0032 	ldmdami	fp, {r1, r4, r5}
    12f8:	19080008 	stmdbne	r8, {r3}
    12fc:	0900001c 	stmdbeq	r0, {r2, r3, r4}
    1300:	1c000013 	stcne	0, cr0, [r0], {19}
    1304:	30015001 	andcc	r5, r1, r1
    1308:	084e1b00 	stmdaeq	lr, {r8, r9, fp, ip}^
    130c:	1c2b0800 	stcne	8, cr0, [fp], #-0
    1310:	131c0000 	tstne	ip, #0
    1314:	011c0000 	tsteq	ip, r0
    1318:	00300150 	eorseq	r0, r0, r0, asr r1
    131c:	0008561b 	andeq	r5, r8, fp, lsl r6
    1320:	001c3d08 	andseq	r3, ip, r8, lsl #26
    1324:	00133100 	andseq	r3, r3, r0, lsl #2
    1328:	50011c00 	andpl	r1, r1, r0, lsl #24
    132c:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    1330:	08621b00 	stmdaeq	r2!, {r8, r9, fp, ip}^
    1334:	1c4f0800 	mcrrne	8, 0, r0, pc, cr0
    1338:	134d0000 	movtne	r0, #53248	; 0xd000
    133c:	011c0000 	tsteq	ip, r0
    1340:	404c0351 	submi	r0, ip, r1, asr r3
    1344:	50011c24 	andpl	r1, r1, r4, lsr #24
    1348:	243c4003 	ldrtcs	r4, [ip], #-3
    134c:	08681b00 	stmdaeq	r8!, {r8, r9, fp, ip}^
    1350:	1c660800 	stclne	8, cr0, [r6], #-0
    1354:	13610000 	cmnne	r1, #0
    1358:	011c0000 	tsteq	ip, r0
    135c:	00740250 	rsbseq	r0, r4, r0, asr r2
    1360:	086e1b00 	stmdaeq	lr!, {r8, r9, fp, ip}^
    1364:	1c780800 	ldclne	8, cr0, [r8], #-0
    1368:	13750000 	cmnne	r5, #0
    136c:	011c0000 	tsteq	ip, r0
    1370:	39080250 	stmdbcc	r8, {r4, r6, r9}
    1374:	08781b00 	ldmdaeq	r8!, {r8, r9, fp, ip}^
    1378:	1c8e0800 	stcne	8, cr0, [lr], {0}
    137c:	13880000 	orrne	r0, r8, #0
    1380:	011c0000 	tsteq	ip, r0
    1384:	00320150 	eorseq	r0, r2, r0, asr r1
    1388:	00087e1b 	andeq	r7, r8, fp, lsl lr
    138c:	001ca008 	andseq	sl, ip, r8
    1390:	00139b00 	andseq	r9, r3, r0, lsl #22
    1394:	50011c00 	andpl	r1, r1, r0, lsl #24
    1398:	27003001 	strcs	r3, [r0, -r1]
    139c:	08000882 	stmdaeq	r0, {r1, r7, fp}
    13a0:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
    13a4:	0b141900 	bleq	5077ac <__Stack_Size+0x5073ac>
    13a8:	1c010000 	stcne	0, cr0, [r1], {-0}
    13ac:	00089005 	andeq	r9, r8, r5
    13b0:	00010808 	andeq	r0, r1, r8, lsl #16
    13b4:	239c0100 	orrscs	r0, ip, #0, 2
    13b8:	1a000015 	bne	1414 <__Stack_Size+0x1014>
    13bc:	0000067a 	andeq	r0, r0, sl, ror r6
    13c0:	3f052201 	svccc	0x00052201
    13c4:	02000005 	andeq	r0, r0, #5
    13c8:	b61b5c91 			; <UNDEFINED> instruction: 0xb61b5c91
    13cc:	be080008 	cdplt	0, 0, cr0, cr8, cr8, {0}
    13d0:	e400001c 	str	r0, [r0], #-28
    13d4:	1c000013 	stcne	0, cr0, [r0], {19}
    13d8:	91025101 	tstls	r2, r1, lsl #2
    13dc:	50011c5c 	andpl	r1, r1, ip, asr ip
    13e0:	00007402 	andeq	r7, r0, r2, lsl #8
    13e4:	0008ce1b 	andeq	ip, r8, fp, lsl lr
    13e8:	001cbe08 	andseq	fp, ip, r8, lsl #28
    13ec:	00140400 	andseq	r0, r4, r0, lsl #8
    13f0:	51011c00 	tstpl	r1, r0, lsl #24
    13f4:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    13f8:	28082200 	stmdacs	r8, {r9, sp}
    13fc:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1400:	00007502 	andeq	r7, r0, r2, lsl #10
    1404:	0008e41b 	andeq	lr, r8, fp, lsl r4
    1408:	001cbe08 	andseq	fp, ip, r8, lsl #28
    140c:	00142400 	andseq	r2, r4, r0, lsl #8
    1410:	51011c00 	tstpl	r1, r0, lsl #24
    1414:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1418:	28082200 	stmdacs	r8, {r9, sp}
    141c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1420:	00007502 	andeq	r7, r0, r2, lsl #10
    1424:	0008fa1b 	andeq	pc, r8, fp, lsl sl	; <UNPREDICTABLE>
    1428:	001cbe08 	andseq	fp, ip, r8, lsl #28
    142c:	00144400 	andseq	r4, r4, r0, lsl #8
    1430:	51011c00 	tstpl	r1, r0, lsl #24
    1434:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1438:	28082200 	stmdacs	r8, {r9, sp}
    143c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1440:	00007502 	andeq	r7, r0, r2, lsl #10
    1444:	0009161b 	andeq	r1, r9, fp, lsl r6
    1448:	001cbe08 	andseq	fp, ip, r8, lsl #28
    144c:	00146700 	andseq	r6, r4, r0, lsl #14
    1450:	51011c00 	tstpl	r1, r0, lsl #24
    1454:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1458:	28082200 	stmdacs	r8, {r9, sp}
    145c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1460:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    1464:	1b004001 	blne	11470 <__Stack_Size+0x11070>
    1468:	08000932 	stmdaeq	r0, {r1, r4, r5, r8, fp}
    146c:	00001cbe 			; <UNDEFINED> instruction: 0x00001cbe
    1470:	00001487 	andeq	r1, r0, r7, lsl #9
    1474:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    1478:	00780091 			; <UNDEFINED> instruction: 0x00780091
    147c:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    1480:	0250011c 	subseq	r0, r0, #28, 2
    1484:	1b000074 	blne	165c <__Stack_Size+0x125c>
    1488:	0800094c 	stmdaeq	r0, {r2, r3, r6, r8, fp}
    148c:	00001cbe 			; <UNDEFINED> instruction: 0x00001cbe
    1490:	000014a1 	andeq	r1, r0, r1, lsr #9
    1494:	0251011c 	subseq	r0, r1, #28, 2
    1498:	011c5c91 			; <UNDEFINED> instruction: 0x011c5c91
    149c:	00740250 	rsbseq	r0, r4, r0, asr r2
    14a0:	09621b00 	stmdbeq	r2!, {r8, r9, fp, ip}^
    14a4:	1cbe0800 	ldcne	8, cr0, [lr]
    14a8:	14bb0000 	ldrtne	r0, [fp], #0
    14ac:	011c0000 	tsteq	ip, r0
    14b0:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    14b4:	0250011c 	subseq	r0, r0, #28, 2
    14b8:	1b000079 	blne	16a4 <__Stack_Size+0x12a4>
    14bc:	0800096a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp}
    14c0:	00001b88 	andeq	r1, r0, r8, lsl #23
    14c4:	000014d5 	ldrdeq	r1, [r0], -r5
    14c8:	0251011c 	subseq	r0, r1, #28, 2
    14cc:	011c0078 	tsteq	ip, r8, ror r0
    14d0:	00790250 	rsbseq	r0, r9, r0, asr r2
    14d4:	09721b00 	ldmdbeq	r2!, {r8, r9, fp, ip}^
    14d8:	1b880800 	blne	fe2034e0 <SCS_BASE+0x1e1f54e0>
    14dc:	14ef0000 	strbtne	r0, [pc], #0	; 14e4 <__Stack_Size+0x10e4>
    14e0:	011c0000 	tsteq	ip, r0
    14e4:	00750251 	rsbseq	r0, r5, r1, asr r2
    14e8:	0250011c 	subseq	r0, r0, #28, 2
    14ec:	1b000074 	blne	16c4 <__Stack_Size+0x12c4>
    14f0:	0800097a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, fp}
    14f4:	00001b6c 	andeq	r1, r0, ip, ror #22
    14f8:	00001509 	andeq	r1, r0, r9, lsl #10
    14fc:	0251011c 	subseq	r0, r1, #28, 2
    1500:	011c0077 	tsteq	ip, r7, ror r0
    1504:	00740250 	rsbseq	r0, r4, r0, asr r2
    1508:	09821d00 	stmibeq	r2, {r8, sl, fp, ip}
    150c:	1cda0800 	ldclne	8, cr0, [sl], {0}
    1510:	011c0000 	tsteq	ip, r0
    1514:	00760251 	rsbseq	r0, r6, r1, asr r2
    1518:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    151c:	3001000c 	andcc	r0, r1, ip
    1520:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1524:	00000a87 	andeq	r0, r0, r7, lsl #21
    1528:	98058101 	stmdals	r5, {r0, r8, pc}
    152c:	7c080009 	stcvc	0, cr0, [r8], {9}
    1530:	01000000 	mrseq	r0, (UNDEF: 0)
    1534:	0015c49c 	mulseq	r5, ip, r4
    1538:	05481a00 	strbeq	r1, [r8, #-2560]	; 0xa00
    153c:	83010000 	movwhi	r0, #4096	; 0x1000
    1540:	00058305 	andeq	r8, r5, r5, lsl #6
    1544:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1548:	0009a41b 	andeq	sl, r9, fp, lsl r4
    154c:	001cf008 	andseq	pc, ip, r8
    1550:	00156200 	andseq	r6, r5, r0, lsl #4
    1554:	51011c00 	tstpl	r1, r0, lsl #24
    1558:	011c3001 	tsteq	ip, r1
    155c:	47400350 	smlsldmi	r0, r0, r0, r3	; <UNPREDICTABLE>
    1560:	ae1b0024 	cdpge	0, 1, cr0, cr11, cr4, {1}
    1564:	07080009 	streq	r0, [r8, -r9]
    1568:	7700001d 	smladvc	r0, sp, r0, r0
    156c:	1c000015 	stcne	0, cr0, [r0], {21}
    1570:	0a035001 	beq	d557c <__Stack_Size+0xd517c>
    1574:	1b000500 	blne	297c <__Stack_Size+0x257c>
    1578:	080009c8 	stmdaeq	r0, {r3, r6, r7, r8, fp}
    157c:	00001d18 	andeq	r1, r0, r8, lsl sp
    1580:	0000158b 	andeq	r1, r0, fp, lsl #11
    1584:	0250011c 	subseq	r0, r0, #28, 2
    1588:	1b006c91 	blne	1c7d4 <__Stack_Size+0x1c3d4>
    158c:	080009e0 	stmdaeq	r0, {r5, r6, r7, r8, fp}
    1590:	00001d18 	andeq	r1, r0, r8, lsl sp
    1594:	0000159f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    1598:	0250011c 	subseq	r0, r0, #28, 2
    159c:	1b006c91 	blne	1c7e8 <__Stack_Size+0x1c3e8>
    15a0:	080009f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp}
    15a4:	00001d18 	andeq	r1, r0, r8, lsl sp
    15a8:	000015b3 			; <UNDEFINED> instruction: 0x000015b3
    15ac:	0250011c 	subseq	r0, r0, #28, 2
    15b0:	1d006c91 	stcne	12, cr6, [r0, #-580]	; 0xfffffdbc
    15b4:	08000a10 	stmdaeq	r0, {r4, r9, fp}
    15b8:	00001d18 	andeq	r1, r0, r8, lsl sp
    15bc:	0250011c 	subseq	r0, r0, #28, 2
    15c0:	00006c91 	muleq	r0, r1, ip
    15c4:	000c2533 	andeq	r2, ip, r3, lsr r5
    15c8:	f7cf0100 			; <UNDEFINED> instruction: 0xf7cf0100
    15cc:	14000006 	strne	r0, [r0], #-6
    15d0:	3408000a 	strcc	r0, [r8], #-10
    15d4:	01000001 	tsteq	r0, r1
    15d8:	0017e89c 	mulseq	r7, ip, r8
    15dc:	032c2400 	teqeq	ip, #0, 8
    15e0:	0d010000 	stceq	0, cr0, [r1, #-0]
    15e4:	00004101 	andeq	r4, r0, r1, lsl #2
    15e8:	0006bf00 	andeq	fp, r6, r0, lsl #30
    15ec:	0a732400 	beq	1cca5f4 <__Stack_Size+0x1cca1f4>
    15f0:	23010000 	movwcs	r0, #4096	; 0x1000
    15f4:	0006c201 	andeq	ip, r6, r1, lsl #4
    15f8:	00070b00 	andeq	r0, r7, r0, lsl #22
    15fc:	01632400 	cmneq	r3, r0, lsl #8
    1600:	24010000 	strcs	r0, [r1], #-0
    1604:	00004101 	andeq	r4, r0, r1, lsl #2
    1608:	00071e00 	andeq	r1, r7, r0, lsl #28
    160c:	0a1a2700 	beq	68b214 <__Stack_Size+0x68ae14>
    1610:	125d0800 	subsne	r0, sp, #0, 16
    1614:	38270000 	stmdacc	r7!, {}	; <UNPREDICTABLE>
    1618:	a508000a 	strge	r0, [r8, #-10]
    161c:	27000013 	smladcs	r0, r3, r0, r0
    1620:	08000a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp}
    1624:	00001523 	andeq	r1, r0, r3, lsr #10
    1628:	000a4027 	andeq	r4, sl, r7, lsr #32
    162c:	00073e08 	andeq	r3, r7, r8, lsl #28
    1630:	0a481b00 	beq	1208238 <__Stack_Size+0x1207e38>
    1634:	1d300800 	ldcne	8, cr0, [r0, #-0]
    1638:	16460000 	strbne	r0, [r6], -r0
    163c:	011c0000 	tsteq	ip, r0
    1640:	280a0350 	stmdacs	sl, {r4, r6, r8, r9}
    1644:	4e1b0023 	cdpmi	0, 1, cr0, cr11, cr3, {1}
    1648:	4108000a 	tstmi	r8, sl
    164c:	5900001d 	stmdbpl	r0, {r0, r2, r3, r4}
    1650:	1c000016 	stcne	0, cr0, [r0], {22}
    1654:	31015001 	tstcc	r1, r1
    1658:	0a561b00 	beq	1588260 <__Stack_Size+0x1587e60>
    165c:	1d520800 	ldclne	8, cr0, [r2, #-0]
    1660:	166e0000 	strbtne	r0, [lr], -r0
    1664:	011c0000 	tsteq	ip, r0
    1668:	550a0350 	strpl	r0, [sl, #-848]	; 0x350
    166c:	5c1b0055 	ldcpl	0, cr0, [fp], {85}	; 0x55
    1670:	6308000a 	movwvs	r0, #32778	; 0x800a
    1674:	8100001d 	tsthi	r0, sp, lsl r0
    1678:	1c000016 	stcne	0, cr0, [r0], {22}
    167c:	30015001 	andcc	r5, r1, r1
    1680:	0a621b00 	beq	1888288 <__Stack_Size+0x1887e88>
    1684:	1d740800 	ldclne	8, cr0, [r4, #-0]
    1688:	16940000 	ldrne	r0, [r4], r0
    168c:	011c0000 	tsteq	ip, r0
    1690:	003a0150 	eorseq	r0, sl, r0, asr r1
    1694:	000a6c1b 	andeq	r6, sl, fp, lsl ip
    1698:	000cc108 	andeq	ip, ip, r8, lsl #2
    169c:	0016af00 	andseq	sl, r6, r0, lsl #30
    16a0:	51011c00 	tstpl	r1, r0, lsl #24
    16a4:	39e10804 	stmibcc	r1!, {r2, fp}^
    16a8:	50011c24 	andpl	r1, r1, r4, lsr #24
    16ac:	1b003101 	blne	dab8 <__Stack_Size+0xd6b8>
    16b0:	08000a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp}
    16b4:	00000bc6 	andeq	r0, r0, r6, asr #23
    16b8:	000016c3 	andeq	r1, r0, r3, asr #13
    16bc:	0250011c 	subseq	r0, r0, #28, 2
    16c0:	27004608 	strcs	r4, [r0, -r8, lsl #12]
    16c4:	08000a80 	stmdaeq	r0, {r7, r9, fp}
    16c8:	00001d85 	andeq	r1, r0, r5, lsl #27
    16cc:	000a861b 	andeq	r8, sl, fp, lsl r6
    16d0:	00090508 	andeq	r0, r9, r8, lsl #10
    16d4:	0016e300 	andseq	lr, r6, r0, lsl #6
    16d8:	50011c00 	andpl	r1, r1, r0, lsl #24
    16dc:	27fc0305 	ldrbcs	r0, [ip, r5, lsl #6]!
    16e0:	1b000800 	blne	36e8 <__Stack_Size+0x32e8>
    16e4:	08000a8e 	stmdaeq	r0, {r1, r2, r3, r7, r9, fp}
    16e8:	00001d8c 	andeq	r1, r0, ip, lsl #27
    16ec:	000016fc 	strdeq	r1, [r0], -ip
    16f0:	0151011c 	cmpeq	r1, ip, lsl r1
    16f4:	50011c31 	andpl	r1, r1, r1, lsr ip
    16f8:	00007402 	andeq	r7, r0, r2, lsl #8
    16fc:	000a981b 	andeq	r9, sl, fp, lsl r8
    1700:	00090508 	andeq	r0, r9, r8, lsl #10
    1704:	00171300 	andseq	r1, r7, r0, lsl #6
    1708:	50011c00 	andpl	r1, r1, r0, lsl #24
    170c:	28130305 	ldmdacs	r3, {r0, r2, r8, r9}
    1710:	1b000800 	blne	3718 <__Stack_Size+0x3318>
    1714:	08000aa2 	stmdaeq	r0, {r1, r5, r7, r9, fp}
    1718:	00001c78 	andeq	r1, r0, r8, ror ip
    171c:	00001727 	andeq	r1, r0, r7, lsr #14
    1720:	0250011c 	subseq	r0, r0, #28, 2
    1724:	27007d08 	strcs	r7, [r0, -r8, lsl #26]
    1728:	08000aaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, fp}
    172c:	00001da6 	andeq	r1, r0, r6, lsr #27
    1730:	000ab41b 	andeq	fp, sl, fp, lsl r4
    1734:	001d8c08 	andseq	r8, sp, r8, lsl #24
    1738:	00174c00 	andseq	r4, r7, r0, lsl #24
    173c:	51011c00 	tstpl	r1, r0, lsl #24
    1740:	011c3101 	tsteq	ip, r1, lsl #2
    1744:	000c0550 	andeq	r0, ip, r0, asr r5
    1748:	0040010c 	subeq	r0, r0, ip, lsl #2
    174c:	000ac41b 	andeq	ip, sl, fp, lsl r4
    1750:	00090508 	andeq	r0, r9, r8, lsl #10
    1754:	00176300 	andseq	r6, r7, r0, lsl #6
    1758:	50011c00 	andpl	r1, r1, r0, lsl #24
    175c:	28380305 	ldmdacs	r8!, {r0, r2, r8, r9}
    1760:	1b000800 	blne	3768 <__Stack_Size+0x3368>
    1764:	08000aca 	stmdaeq	r0, {r1, r3, r6, r7, r9, fp}
    1768:	000009df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    176c:	00001777 	andeq	r1, r0, r7, ror r7
    1770:	0250011c 	subseq	r0, r0, #28, 2
    1774:	1b000075 	blne	1950 <__Stack_Size+0x1550>
    1778:	08000ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp}
    177c:	00000905 	andeq	r0, r0, r5, lsl #18
    1780:	0000178e 	andeq	r1, r0, lr, lsl #15
    1784:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1788:	0027f503 	eoreq	pc, r7, r3, lsl #10
    178c:	d61b0008 	ldrle	r0, [fp], -r8
    1790:	c608000a 	strgt	r0, [r8], -sl
    1794:	a200000b 	andge	r0, r0, #11
    1798:	1c000017 	stcne	0, cr0, [r0], {23}
    179c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    17a0:	da270064 	ble	9c1938 <__Stack_Size+0x9c1538>
    17a4:	ae08000a 	cdpge	0, 0, cr0, cr8, cr10, {0}
    17a8:	1b00001d 	blne	1824 <__Stack_Size+0x1424>
    17ac:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
    17b0:	00000bc6 	andeq	r0, r0, r6, asr #23
    17b4:	000017bf 			; <UNDEFINED> instruction: 0x000017bf
    17b8:	0250011c 	subseq	r0, r0, #28, 2
    17bc:	2e006408 	cdpcs	4, 0, cr6, cr0, cr8, {0}
    17c0:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
    17c4:	1b007502 	blne	1ebd4 <__Stack_Size+0x1e7d4>
    17c8:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
    17cc:	00000905 	andeq	r0, r0, r5, lsl #18
    17d0:	000017de 	ldrdeq	r1, [r0], -lr
    17d4:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    17d8:	00282103 	eoreq	r2, r8, r3, lsl #2
    17dc:	08270008 	stmdaeq	r7!, {r3}
    17e0:	6308000b 	movwvs	r0, #32779	; 0x800b
    17e4:	0000000e 	andeq	r0, r0, lr
    17e8:	000ccc34 	andeq	ip, ip, r4, lsr ip
    17ec:	0b6b0100 	bleq	1ac1bf4 <__Stack_Size+0x1ac17f4>
    17f0:	05000001 	streq	r0, [r0, #-1]
    17f4:	00013403 	andeq	r3, r1, r3, lsl #8
    17f8:	05213420 	streq	r3, [r1, #-1056]!	; 0x420
    17fc:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1800:	0000062f 	andeq	r0, r0, pc, lsr #12
    1804:	01940305 	orrseq	r0, r4, r5, lsl #6
    1808:	65302000 	ldrvs	r2, [r0, #-0]!
    180c:	1b000000 	blne	1814 <__Stack_Size+0x1414>
    1810:	35000018 	strcc	r0, [r0, #-24]
    1814:	00000116 	andeq	r0, r0, r6, lsl r1
    1818:	340003ff 	strcc	r0, [r0], #-1023	; 0x3ff
    181c:	000000a5 	andeq	r0, r0, r5, lsr #1
    1820:	182c6e01 	stmdane	ip!, {r0, r9, sl, fp, sp, lr}
    1824:	03050000 	movweq	r0, #20480	; 0x5000
    1828:	200001a4 	andcs	r0, r0, r4, lsr #3
    182c:	00180a05 	andseq	r0, r8, r5, lsl #20
    1830:	05af3400 	streq	r3, [pc, #1024]!	; 1c38 <__Stack_Size+0x1838>
    1834:	6f010000 	svcvs	0x00010000
    1838:	00001842 	andeq	r1, r0, r2, asr #16
    183c:	01900305 	orrseq	r0, r0, r5, lsl #6
    1840:	53052000 	movwpl	r2, #20480	; 0x5000
    1844:	34000000 	strcc	r0, [r0], #-0
    1848:	0000040c 	andeq	r0, r0, ip, lsl #8
    184c:	18426f01 	stmdane	r2, {r0, r8, r9, sl, fp, sp, lr}^
    1850:	03050000 	movweq	r0, #20480	; 0x5000
    1854:	2000013c 	andcs	r0, r0, ip, lsr r1
    1858:	00094930 	andeq	r4, r9, r0, lsr r9
    185c:	00186800 	andseq	r6, r8, r0, lsl #16
    1860:	01163100 	tsteq	r6, r0, lsl #2
    1864:	00500000 	subseq	r0, r0, r0
    1868:	00036034 	andeq	r6, r3, r4, lsr r0
    186c:	58710100 	ldmdapl	r1!, {r8}^
    1870:	05000018 	streq	r0, [r0, #-24]
    1874:	00013e03 	andeq	r3, r1, r3, lsl #28
    1878:	02053420 	andeq	r3, r5, #32, 8	; 0x20000000
    187c:	73010000 	movwvc	r0, #4096	; 0x1000
    1880:	00000076 	andeq	r0, r0, r6, ror r0
    1884:	01380305 	teqeq	r8, r5, lsl #6
    1888:	f6342000 			; <UNDEFINED> instruction: 0xf6342000
    188c:	01000005 	tsteq	r0, r5
    1890:	00004175 	andeq	r4, r0, r5, ror r1
    1894:	08030500 	stmdaeq	r3, {r8, sl}
    1898:	34200001 	strtcc	r0, [r0], #-1
    189c:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    18a0:	0076a101 	rsbseq	sl, r6, r1, lsl #2
    18a4:	03050000 	movweq	r0, #20480	; 0x5000
    18a8:	200000e4 	andcs	r0, r0, r4, ror #1
    18ac:	00063634 	andeq	r3, r6, r4, lsr r6
    18b0:	76a20100 	strtvc	r0, [r2], r0, lsl #2
    18b4:	05000000 	streq	r0, [r0, #-0]
    18b8:	0000e803 	andeq	lr, r0, r3, lsl #16
    18bc:	09ab3420 	stmibeq	fp!, {r5, sl, ip, sp}
    18c0:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    18c4:	000018ce 	andeq	r1, r0, lr, asr #17
    18c8:	06a40305 	strteq	r0, [r4], r5, lsl #6
    18cc:	65052000 	strvs	r2, [r5, #-0]
    18d0:	34000000 	strcc	r0, [r0], #-0
    18d4:	00000c9a 	muleq	r0, sl, ip
    18d8:	18cea901 	stmiane	lr, {r0, r8, fp, sp, pc}^
    18dc:	03050000 	movweq	r0, #20480	; 0x5000
    18e0:	20000135 	andcs	r0, r0, r5, lsr r1
    18e4:	00006530 	andeq	r6, r0, r0, lsr r5
    18e8:	0018f400 	andseq	pc, r8, r0, lsl #8
    18ec:	01163100 	tsteq	r6, r0, lsl #2
    18f0:	00ff0000 	rscseq	r0, pc, r0
    18f4:	00070f34 	andeq	r0, r7, r4, lsr pc
    18f8:	05aa0100 	streq	r0, [sl, #256]!	; 0x100
    18fc:	05000019 	streq	r0, [r0, #-25]
    1900:	0005a403 	andeq	sl, r5, r3, lsl #8
    1904:	18e40520 	stmiane	r4!, {r5, r8, sl}^
    1908:	1b340000 	blne	d01910 <__Stack_Size+0xd01510>
    190c:	01000003 	tsteq	r0, r3
    1910:	000076b0 			; <UNDEFINED> instruction: 0x000076b0
    1914:	f0030500 			; <UNDEFINED> instruction: 0xf0030500
    1918:	34200000 	strtcc	r0, [r0], #-0
    191c:	0000018e 	andeq	r0, r0, lr, lsl #3
    1920:	0076b001 	rsbseq	fp, r6, r1
    1924:	03050000 	movweq	r0, #20480	; 0x5000
    1928:	200000fc 	strdcs	r0, [r0], -ip
    192c:	0008d934 	andeq	sp, r8, r4, lsr r9
    1930:	76b00100 	ldrtvc	r0, [r0], r0, lsl #2
    1934:	05000000 	streq	r0, [r0, #-0]
    1938:	00010403 	andeq	r0, r1, r3, lsl #8
    193c:	0bca3420 	bleq	ff28e9c4 <SCS_BASE+0x1f2809c4>
    1940:	b1010000 	mrslt	r0, (UNDEF: 1)
    1944:	00000076 	andeq	r0, r0, r6, ror r0
    1948:	00f80305 	rscseq	r0, r8, r5, lsl #6
    194c:	a5342000 	ldrge	r2, [r4, #-0]!
    1950:	01000008 	tsteq	r0, r8
    1954:	000076b2 			; <UNDEFINED> instruction: 0x000076b2
    1958:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
    195c:	34200000 	strtcc	r0, [r0], #-0
    1960:	000004f5 	strdeq	r0, [r0], -r5
    1964:	00abbc01 	adceq	fp, fp, r1, lsl #24
    1968:	03050000 	movweq	r0, #20480	; 0x5000
    196c:	20000100 	andcs	r0, r0, r0, lsl #2
    1970:	00066c34 	andeq	r6, r6, r4, lsr ip
    1974:	abc20100 	blge	ff081d7c <SCS_BASE+0x1f073d7c>
    1978:	05000000 	streq	r0, [r0, #-0]
    197c:	00000003 	andeq	r0, r0, r3
    1980:	03dd3620 	bicseq	r3, sp, #32, 12	; 0x2000000
    1984:	c4010000 	strgt	r0, [r1], #-0
    1988:	0000198c 	andeq	r1, r0, ip, lsl #19
    198c:	00004105 	andeq	r4, r0, r5, lsl #2
    1990:	087b3700 	ldmdaeq	fp!, {r8, r9, sl, ip, sp}^
    1994:	4f010000 	svcmi	0x00010000
    1998:	00006502 	andeq	r6, r0, r2, lsl #10
    199c:	ec030500 	cfstr32	mvfx0, [r3], {-0}
    19a0:	38200000 	stmdacc	r0!, {}	; <UNPREDICTABLE>
    19a4:	00000922 	andeq	r0, r0, r2, lsr #18
    19a8:	42025101 	andmi	r5, r2, #1073741824	; 0x40000000
    19ac:	30000018 	andcc	r0, r0, r8, lsl r0
    19b0:	00000065 	andeq	r0, r0, r5, rrx
    19b4:	000019bf 			; <UNDEFINED> instruction: 0x000019bf
    19b8:	00011631 	andeq	r1, r1, r1, lsr r6
    19bc:	38003f00 	stmdacc	r0, {r8, r9, sl, fp, ip, sp}
    19c0:	00000b78 	andeq	r0, r0, r8, ror fp
    19c4:	af025201 	svcge	0x00025201
    19c8:	39000019 	stmdbcc	r0, {r0, r3, r4}
    19cc:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    19d0:	e202a407 	and	sl, r2, #117440512	; 0x7000000
    19d4:	3a000019 	bcc	1a40 <__Stack_Size+0x1640>
    19d8:	000019e2 	andeq	r1, r0, r2, ror #19
    19dc:	0019e83a 	andseq	lr, r9, sl, lsr r8
    19e0:	04110000 	ldreq	r0, [r1], #-0
    19e4:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    19e8:	05d30411 	ldrbeq	r0, [r3, #1041]	; 0x411
    19ec:	86390000 	ldrthi	r0, [r9], -r0
    19f0:	0700000c 	streq	r0, [r0, -ip]
    19f4:	1a0a02c0 	bne	2824fc <__Stack_Size+0x2820fc>
    19f8:	e23a0000 	eors	r0, sl, #0
    19fc:	3a000019 	bcc	1a68 <__Stack_Size+0x1668>
    1a00:	00000053 	andeq	r0, r0, r3, asr r0
    1a04:	0000533a 	andeq	r5, r0, sl, lsr r3
    1a08:	b7390000 	ldrlt	r0, [r9, -r0]!
    1a0c:	07000002 	streq	r0, [r0, -r2]
    1a10:	1a2102fc 	bne	842608 <__Stack_Size+0x842208>
    1a14:	e23a0000 	eors	r0, sl, #0
    1a18:	3a000019 	bcc	1a84 <__Stack_Size+0x1684>
    1a1c:	00000053 	andeq	r0, r0, r3, asr r0
    1a20:	08b93900 	ldmeq	r9!, {r8, fp, ip, sp}
    1a24:	b2070000 	andlt	r0, r7, #0
    1a28:	001a3d02 	andseq	r3, sl, r2, lsl #26
    1a2c:	19e23a00 	stmibne	r2!, {r9, fp, ip, sp}^
    1a30:	533a0000 	teqpl	sl, #0
    1a34:	3a000000 	bcc	1a3c <__Stack_Size+0x163c>
    1a38:	000000eb 	andeq	r0, r0, fp, ror #1
    1a3c:	08f43b00 	ldmeq	r4!, {r8, r9, fp, ip, sp}^
    1a40:	f7080000 			; <UNDEFINED> instruction: 0xf7080000
    1a44:	00001a53 	andeq	r1, r0, r3, asr sl
    1a48:	001a533a 	andseq	r5, sl, sl, lsr r3
    1a4c:	00533a00 	subseq	r3, r3, r0, lsl #20
    1a50:	11000000 	mrsne	r0, (UNDEF: 0)
    1a54:	00046904 	andeq	r6, r4, r4, lsl #18
    1a58:	03473b00 	movteq	r3, #31488	; 0x7b00
    1a5c:	ec080000 	stc	0, cr0, [r8], {-0}
    1a60:	00001a6f 	andeq	r1, r0, pc, ror #20
    1a64:	001a533a 	andseq	r5, sl, sl, lsr r3
    1a68:	00533a00 	subseq	r3, r3, r0, lsl #20
    1a6c:	3c000000 	stccc	0, cr0, [r0], {-0}
    1a70:	000003ae 	andeq	r0, r0, lr, lsr #7
    1a74:	00cbf608 	sbceq	pc, fp, r8, lsl #12
    1a78:	1a890000 	bne	fe241a80 <SCS_BASE+0x1e233a80>
    1a7c:	533a0000 	teqpl	sl, #0
    1a80:	3a00001a 	bcc	1af0 <__Stack_Size+0x16f0>
    1a84:	00000053 	andeq	r0, r0, r3, asr r0
    1a88:	0b913b00 	bleq	fe450690 <SCS_BASE+0x1e442690>
    1a8c:	97010000 	strls	r0, [r1, -r0]
    1a90:	00001a9a 	muleq	r0, sl, sl
    1a94:	0000653a 	andeq	r6, r0, sl, lsr r5
    1a98:	c63b0000 	ldrtgt	r0, [fp], -r0
    1a9c:	0b000008 	bleq	1ac4 <__Stack_Size+0x16c4>
    1aa0:	001aab39 	andseq	sl, sl, r9, lsr fp
    1aa4:	00413a00 	subeq	r3, r1, r0, lsl #20
    1aa8:	3b000000 	blcc	1ab0 <__Stack_Size+0x16b0>
    1aac:	00000ce8 	andeq	r0, r0, r8, ror #25
    1ab0:	1abce108 	bne	fef39ed8 <SCS_BASE+0x1ef2bed8>
    1ab4:	bc3a0000 	ldclt	0, cr0, [sl], #-0
    1ab8:	0000001a 	andeq	r0, r0, sl, lsl r0
    1abc:	062f0411 			; <UNDEFINED> instruction: 0x062f0411
    1ac0:	663b0000 	ldrtvs	r0, [fp], -r0
    1ac4:	0800000a 	stmdaeq	r0, {r1, r3}
    1ac8:	001ad3df 			; <UNDEFINED> instruction: 0x001ad3df
    1acc:	1a533a00 	bne	14d02d4 <__Stack_Size+0x14cfed4>
    1ad0:	3b000000 	blcc	1ad8 <__Stack_Size+0x16d8>
    1ad4:	0000014c 	andeq	r0, r0, ip, asr #2
    1ad8:	1ae9e008 	bne	ffa79b00 <SCS_BASE+0x1fa6bb00>
    1adc:	533a0000 	teqpl	sl, #0
    1ae0:	3a00001a 	bcc	1b50 <__Stack_Size+0x1750>
    1ae4:	00001abc 			; <UNDEFINED> instruction: 0x00001abc
    1ae8:	08903b00 	ldmeq	r0, {r8, r9, fp, ip, sp}
    1aec:	e5080000 	str	r0, [r8, #-0]
    1af0:	00001b04 	andeq	r1, r0, r4, lsl #22
    1af4:	001a533a 	andseq	r5, sl, sl, lsr r3
    1af8:	00533a00 	subseq	r3, r3, r0, lsl #20
    1afc:	eb3a0000 	bl	e81b04 <__Stack_Size+0xe81704>
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00027a3b 	andeq	r7, r2, fp, lsr sl
    1b08:	1ae40800 	bne	ff903b10 <SCS_BASE+0x1f8f5b10>
    1b0c:	3a00001b 	bcc	1b80 <__Stack_Size+0x1780>
    1b10:	00001a53 	andeq	r1, r0, r3, asr sl
    1b14:	0000eb3a 	andeq	lr, r0, sl, lsr fp
    1b18:	a43d0000 	ldrtge	r0, [sp], #-0
    1b1c:	04000004 	streq	r0, [r0], #-4
    1b20:	023a3bb8 	eorseq	r3, sl, #184, 22	; 0x2e000
    1b24:	c9040000 	stmdbgt	r4, {}	; <UNPREDICTABLE>
    1b28:	00001b32 	andeq	r1, r0, r2, lsr fp
    1b2c:	0000533a 	andeq	r5, r0, sl, lsr r3
    1b30:	2a3c0000 	bcs	f01b38 <__Stack_Size+0xf01738>
    1b34:	0400000c 	streq	r0, [r0], #-12
    1b38:	00049cba 			; <UNDEFINED> instruction: 0x00049cba
    1b3c:	001b4700 	andseq	r4, fp, r0, lsl #14
    1b40:	00413a00 	subeq	r3, r1, r0, lsl #20
    1b44:	3d000000 	stccc	0, cr0, [r0, #-0]
    1b48:	00000614 	andeq	r0, r0, r4, lsl r6
    1b4c:	0a39b904 	beq	e6ff64 <__Stack_Size+0xe6fb64>
    1b50:	07000005 	streq	r0, [r0, -r5]
    1b54:	1b6502b0 	blne	194261c <__Stack_Size+0x194221c>
    1b58:	e23a0000 	eors	r0, sl, #0
    1b5c:	3a000019 	bcc	1bc8 <__Stack_Size+0x17c8>
    1b60:	000000eb 	andeq	r0, r0, fp, ror #1
    1b64:	09763d00 	ldmdbeq	r6!, {r8, sl, fp, ip, sp}^
    1b68:	480a0000 	stmdami	sl, {}	; <UNPREDICTABLE>
    1b6c:	00074f3b 	andeq	r4, r7, fp, lsr pc
    1b70:	82e20500 	rschi	r0, r2, #0, 10
    1b74:	3a00001b 	bcc	1be8 <__Stack_Size+0x17e8>
    1b78:	00001b82 	andeq	r1, r0, r2, lsl #23
    1b7c:	0000533a 	andeq	r5, r0, sl, lsr r3
    1b80:	04110000 	ldreq	r0, [r1], #-0
    1b84:	00000182 	andeq	r0, r0, r2, lsl #3
    1b88:	00036c3b 	andeq	r6, r3, fp, lsr ip
    1b8c:	9ee10500 	cdpls	5, 14, cr0, cr1, cr0, {0}
    1b90:	3a00001b 	bcc	1c04 <__Stack_Size+0x1804>
    1b94:	00001b82 	andeq	r1, r0, r2, lsl #23
    1b98:	0000533a 	andeq	r5, r0, sl, lsr r3
    1b9c:	9d3e0000 	ldcls	0, cr0, [lr, #-0]
    1ba0:	06000001 	streq	r0, [r0], -r1
    1ba4:	b43d0110 	ldrtlt	r0, [sp], #-272	; 0x110
    1ba8:	0c000000 	stceq	0, cr0, [r0], {-0}
    1bac:	05ce3bfd 	strbeq	r3, [lr, #3069]	; 0xbfd
    1bb0:	fe0c0000 	cdp2	0, 0, cr0, cr12, cr0, {0}
    1bb4:	00001bbe 			; <UNDEFINED> instruction: 0x00001bbe
    1bb8:	0000413a 	andeq	r4, r0, sl, lsr r1
    1bbc:	4f3f0000 	svcmi	0x003f0000
    1bc0:	0c000002 	stceq	0, cr0, [r0], {2}
    1bc4:	00010bff 	strdeq	r0, [r1], -pc	; <UNPREDICTABLE>
    1bc8:	0b613900 	bleq	184ffd0 <__Stack_Size+0x184fbd0>
    1bcc:	120c0000 	andne	r0, ip, #0
    1bd0:	001be001 	andseq	lr, fp, r1
    1bd4:	00413a00 	subeq	r3, r1, r0, lsl #20
    1bd8:	eb3a0000 	bl	e81be0 <__Stack_Size+0xe817e0>
    1bdc:	00000000 	andeq	r0, r0, r0
    1be0:	00056339 	andeq	r6, r5, r9, lsr r3
    1be4:	01130c00 	tsteq	r3, r0, lsl #24
    1be8:	00001bf7 	strdeq	r1, [r0], -r7
    1bec:	0000413a 	andeq	r4, r0, sl, lsr r1
    1bf0:	00eb3a00 	rsceq	r3, fp, r0, lsl #20
    1bf4:	3b000000 	blcc	1bfc <__Stack_Size+0x17fc>
    1bf8:	000001cb 	andeq	r0, r0, fp, asr #3
    1bfc:	1c08b504 	cfstr32ne	mvfx11, [r8], {4}
    1c00:	413a0000 	teqmi	sl, r0
    1c04:	00000000 	andeq	r0, r0, r0
    1c08:	0007713b 	andeq	r7, r7, fp, lsr r1
    1c0c:	19b30400 	ldmibne	r3!, {sl}
    1c10:	3a00001c 	bcc	1c88 <__Stack_Size+0x1888>
    1c14:	00000041 	andeq	r0, r0, r1, asr #32
    1c18:	06be3900 	ldrteq	r3, [lr], r0, lsl #18
    1c1c:	060c0000 	streq	r0, [ip], -r0
    1c20:	001c2b01 	andseq	r2, ip, r1, lsl #22
    1c24:	00413a00 	subeq	r3, r1, r0, lsl #20
    1c28:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    1c2c:	000001f5 	strdeq	r0, [r0], -r5
    1c30:	3d01080c 	stccc	8, cr0, [r1, #-48]	; 0xffffffd0
    1c34:	3a00001c 	bcc	1cac <__Stack_Size+0x18ac>
    1c38:	00000041 	andeq	r0, r0, r1, asr #32
    1c3c:	06ee3900 	strbteq	r3, [lr], r0, lsl #18
    1c40:	070c0000 	streq	r0, [ip, -r0]
    1c44:	001c4f01 	andseq	r4, ip, r1, lsl #30
    1c48:	00413a00 	subeq	r3, r1, r0, lsl #20
    1c4c:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    1c50:	0000016f 	andeq	r0, r0, pc, ror #2
    1c54:	6601020c 	strvs	r0, [r1], -ip, lsl #4
    1c58:	3a00001c 	bcc	1cd0 <__Stack_Size+0x18d0>
    1c5c:	00000041 	andeq	r0, r0, r1, asr #32
    1c60:	0000413a 	andeq	r4, r0, sl, lsr r1
    1c64:	9d390000 	ldcls	0, cr0, [r9, #-0]
    1c68:	0c00000b 	stceq	0, cr0, [r0], {11}
    1c6c:	1c780103 	ldfnee	f0, [r8], #-12
    1c70:	eb3a0000 	bl	e81c78 <__Stack_Size+0xe81878>
    1c74:	00000000 	andeq	r0, r0, r0
    1c78:	0007b140 	andeq	fp, r7, r0, asr #2
    1c7c:	01190c00 	tsteq	r9, r0, lsl #24
    1c80:	000000cb 	andeq	r0, r0, fp, asr #1
    1c84:	00001c8e 	andeq	r1, r0, lr, lsl #25
    1c88:	0000653a 	andeq	r6, r0, sl, lsr r5
    1c8c:	18390000 	ldmdane	r9!, {}	; <UNPREDICTABLE>
    1c90:	0c000000 	stceq	0, cr0, [r0], {-0}
    1c94:	1ca00104 	stfnes	f0, [r0], #16
    1c98:	413a0000 	teqmi	sl, r0
    1c9c:	00000000 	andeq	r0, r0, r0
    1ca0:	0007a039 	andeq	sl, r7, r9, lsr r0
    1ca4:	010a0c00 	tsteq	sl, r0, lsl #24
    1ca8:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
    1cac:	0000413a 	andeq	r4, r0, sl, lsr r1
    1cb0:	2d410000 	stclcs	0, cr0, [r1, #-0]
    1cb4:	0c000009 	stceq	0, cr0, [r0], {9}
    1cb8:	00650105 	rsbeq	r0, r5, r5, lsl #2
    1cbc:	eb3b0000 	bl	ec1cc4 <__Stack_Size+0xec18c4>
    1cc0:	05000001 	streq	r0, [r0, #-1]
    1cc4:	001cd4db 			; <UNDEFINED> instruction: 0x001cd4db
    1cc8:	1b823a00 	blne	fe0904d0 <SCS_BASE+0x1e0824d0>
    1ccc:	d43a0000 	ldrtle	r0, [sl], #-0
    1cd0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1cd4:	053f0411 	ldreq	r0, [pc, #-1041]!	; 18cb <__Stack_Size+0x14cb>
    1cd8:	9a3b0000 	bls	ec1ce0 <__Stack_Size+0xec18e0>
    1cdc:	05000003 	streq	r0, [r0, #-3]
    1ce0:	001cf0e8 	andseq	pc, ip, r8, ror #1
    1ce4:	00413a00 	subeq	r3, r1, r0, lsl #20
    1ce8:	eb3a0000 	bl	e81cf0 <__Stack_Size+0xe818f0>
    1cec:	00000000 	andeq	r0, r0, r0
    1cf0:	00058539 	andeq	r8, r5, r9, lsr r5
    1cf4:	010f0600 	tsteq	pc, r0, lsl #12
    1cf8:	00001d07 	andeq	r1, r0, r7, lsl #26
    1cfc:	0000413a 	andeq	r4, r0, sl, lsr r1
    1d00:	00413a00 	subeq	r3, r1, r0, lsl #20
    1d04:	3b000000 	blcc	1d0c <__Stack_Size+0x190c>
    1d08:	00000bdf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1d0c:	1d18ff06 	ldcne	15, cr15, [r8, #-24]	; 0xffffffe8
    1d10:	413a0000 	teqmi	sl, r0
    1d14:	00000000 	andeq	r0, r0, r0
    1d18:	0006fe39 	andeq	pc, r6, r9, lsr lr	; <UNPREDICTABLE>
    1d1c:	01000600 	tsteq	r0, r0, lsl #12
    1d20:	00001d2a 	andeq	r1, r0, sl, lsr #26
    1d24:	001d2a3a 	andseq	r2, sp, sl, lsr sl
    1d28:	04110000 	ldreq	r0, [r1], #-0
    1d2c:	00000583 	andeq	r0, r0, r3, lsl #11
    1d30:	000a463b 	andeq	r4, sl, fp, lsr r6
    1d34:	41380b00 	teqmi	r8, r0, lsl #22
    1d38:	3a00001d 	bcc	1db4 <__Stack_Size+0x19b4>
    1d3c:	00000041 	andeq	r0, r0, r1, asr #32
    1d40:	078f3b00 	streq	r3, [pc, r0, lsl #22]
    1d44:	3a0b0000 	bcc	2c1d4c <__Stack_Size+0x2c194c>
    1d48:	00001d52 	andeq	r1, r0, r2, asr sp
    1d4c:	0000eb3a 	andeq	lr, r0, sl, lsr fp
    1d50:	333b0000 	teqcc	fp, #0
    1d54:	0d000003 	stceq	0, cr0, [r0, #-12]
    1d58:	001d633c 	andseq	r6, sp, ip, lsr r3
    1d5c:	00533a00 	subseq	r3, r3, r0, lsl #20
    1d60:	3b000000 	blcc	1d68 <__Stack_Size+0x1968>
    1d64:	0000068d 	andeq	r0, r0, sp, lsl #13
    1d68:	1d743d0d 	ldclne	13, cr3, [r4, #-52]!	; 0xffffffcc
    1d6c:	653a0000 	ldrvs	r0, [sl, #-0]!
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	00065d3b 	andeq	r5, r6, fp, lsr sp
    1d78:	853e0d00 	ldrhi	r0, [lr, #-3328]!	; 0xd00
    1d7c:	3a00001d 	bcc	1df8 <__Stack_Size+0x19f8>
    1d80:	00000053 	andeq	r0, r0, r3, asr r0
    1d84:	03853d00 	orreq	r3, r5, #0, 26
    1d88:	190e0000 	stmdbne	lr, {}	; <UNPREDICTABLE>
    1d8c:	0004b13c 	andeq	fp, r4, ip, lsr r1
    1d90:	65dd0500 	ldrbvs	r0, [sp, #1280]	; 0x500
    1d94:	a6000000 	strge	r0, [r0], -r0
    1d98:	3a00001d 	bcc	1e14 <__Stack_Size+0x1a14>
    1d9c:	00001b82 	andeq	r1, r0, r2, lsl #23
    1da0:	0000533a 	andeq	r5, r0, sl, lsr r3
    1da4:	8f3e0000 	svchi	0x003e0000
    1da8:	0c000009 	stceq	0, cr0, [r0], {9}
    1dac:	653f011a 	ldrvs	r0, [pc, #-282]!	; 1c9a <__Stack_Size+0x189a>
    1db0:	0a000002 	beq	1dc0 <__Stack_Size+0x19c0>
    1db4:	00065f45 	andeq	r5, r6, r5, asr #30
    1db8:	09c10000 	stmibeq	r1, {}^	; <UNPREDICTABLE>
    1dbc:	00040000 	andeq	r0, r4, r0
    1dc0:	000003c8 	andeq	r0, r0, r8, asr #7
    1dc4:	00290104 	eoreq	r0, r9, r4, lsl #2
    1dc8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    1dcc:	c200000d 	andgt	r0, r0, #13
    1dd0:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    1dd4:	00000000 	andeq	r0, r0, r0
    1dd8:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    1ddc:	02000005 	andeq	r0, r0, #5
    1de0:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    1de4:	02020000 	andeq	r0, r2, #0
    1de8:	00082905 	andeq	r2, r8, r5, lsl #18
    1dec:	06010200 	streq	r0, [r1], -r0, lsl #4
    1df0:	00000a10 	andeq	r0, r0, r0, lsl sl
    1df4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1df8:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    1dfc:	02000000 	andeq	r0, r0, #0
    1e00:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    1e04:	75030000 	strvc	r0, [r3, #-0]
    1e08:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1e0c:	00005728 	andeq	r5, r0, r8, lsr #14
    1e10:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1e14:	00000c09 	andeq	r0, r0, r9, lsl #24
    1e18:	00387503 	eorseq	r7, r8, r3, lsl #10
    1e1c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1e20:	01020000 	mrseq	r0, (UNDEF: 2)
    1e24:	000a0e08 	andeq	r0, sl, r8, lsl #28
    1e28:	04750400 	ldrbteq	r0, [r5], #-1024	; 0x400
    1e2c:	2f020000 	svccs	0x00020000
    1e30:	0000007a 	andeq	r0, r0, sl, ror r0
    1e34:	00004505 	andeq	r4, r0, r5, lsl #10
    1e38:	02ca0400 	sbceq	r0, sl, #0, 8
    1e3c:	30020000 	andcc	r0, r2, r0
    1e40:	0000008a 	andeq	r0, r0, sl, lsl #1
    1e44:	00005705 	andeq	r5, r0, r5, lsl #14
    1e48:	02010600 	andeq	r0, r1, #0, 12
    1e4c:	0000a43c 	andeq	sl, r0, ip, lsr r4
    1e50:	1ec30700 	cdpne	7, 12, cr0, cr3, cr0, {0}
    1e54:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1e58:	00544553 	subseq	r4, r4, r3, asr r5
    1e5c:	1b040001 	blne	101e68 <__Stack_Size+0x101a68>
    1e60:	02000025 	andeq	r0, r0, #37	; 0x25
    1e64:	00008f3c 	andeq	r8, r0, ip, lsr pc
    1e68:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1e6c:	0000095b 	andeq	r0, r0, fp, asr r9
    1e70:	0b035009 	bleq	d5e9c <__Stack_Size+0xd5a9c>
    1e74:	0002c702 	andeq	ip, r2, r2, lsl #14
    1e78:	52430a00 	subpl	r0, r3, #0, 20
    1e7c:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    1e80:	00007f02 	andeq	r7, r0, r2, lsl #30
    1e84:	e30b0000 	movw	r0, #45056	; 0xb000
    1e88:	03000007 	movweq	r0, #7
    1e8c:	004c020e 	subeq	r0, ip, lr, lsl #4
    1e90:	0a020000 	beq	81e98 <__Stack_Size+0x81a98>
    1e94:	00325243 	eorseq	r5, r2, r3, asr #4
    1e98:	7f020f03 	svcvc	0x00020f03
    1e9c:	04000000 	streq	r0, [r0], #-0
    1ea0:	0007ed0b 	andeq	lr, r7, fp, lsl #26
    1ea4:	02100300 	andseq	r0, r0, #0, 6
    1ea8:	0000004c 	andeq	r0, r0, ip, asr #32
    1eac:	05c90b06 	strbeq	r0, [r9, #2822]	; 0xb06
    1eb0:	11030000 	mrsne	r0, (UNDEF: 3)
    1eb4:	00007f02 	andeq	r7, r0, r2, lsl #30
    1eb8:	f70b0800 			; <UNDEFINED> instruction: 0xf70b0800
    1ebc:	03000007 	movweq	r0, #7
    1ec0:	004c0212 	subeq	r0, ip, r2, lsl r2
    1ec4:	0b0a0000 	bleq	281ecc <__Stack_Size+0x281acc>
    1ec8:	00000493 	muleq	r0, r3, r4
    1ecc:	7f021303 	svcvc	0x00021303
    1ed0:	0c000000 	stceq	0, cr0, [r0], {-0}
    1ed4:	0008010b 	andeq	r0, r8, fp, lsl #2
    1ed8:	02140300 	andseq	r0, r4, #0, 6
    1edc:	0000004c 	andeq	r0, r0, ip, asr #32
    1ee0:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
    1ee4:	02150300 	andseq	r0, r5, #0, 6
    1ee8:	0000007f 	andeq	r0, r0, pc, ror r0
    1eec:	080b0b10 	stmdaeq	fp, {r4, r8, r9, fp}
    1ef0:	16030000 	strne	r0, [r3], -r0
    1ef4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ef8:	450a1200 	strmi	r1, [sl, #-512]	; 0x200
    1efc:	03005247 	movweq	r5, #583	; 0x247
    1f00:	007f0217 	rsbseq	r0, pc, r7, lsl r2	; <UNPREDICTABLE>
    1f04:	0b140000 	bleq	501f0c <__Stack_Size+0x501b0c>
    1f08:	00000815 	andeq	r0, r0, r5, lsl r8
    1f0c:	4c021803 	stcmi	8, cr1, [r2], {3}
    1f10:	16000000 	strne	r0, [r0], -r0
    1f14:	0002fe0b 	andeq	pc, r2, fp, lsl #28
    1f18:	02190300 	andseq	r0, r9, #0, 6
    1f1c:	0000007f 	andeq	r0, r0, pc, ror r0
    1f20:	081f0b18 	ldmdaeq	pc, {r3, r4, r8, r9, fp}	; <UNPREDICTABLE>
    1f24:	1a030000 	bne	c1f2c <__Stack_Size+0xc1b2c>
    1f28:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f2c:	040b1a00 	streq	r1, [fp], #-2560	; 0xa00
    1f30:	03000003 	movweq	r0, #3
    1f34:	007f021b 	rsbseq	r0, pc, fp, lsl r2	; <UNPREDICTABLE>
    1f38:	0b1c0000 	bleq	701f40 <__Stack_Size+0x701b40>
    1f3c:	00000c7c 	andeq	r0, r0, ip, ror ip
    1f40:	4c021c03 	stcmi	12, cr1, [r2], {3}
    1f44:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1f48:	0005430b 	andeq	r4, r5, fp, lsl #6
    1f4c:	021d0300 	andseq	r0, sp, #0, 6
    1f50:	0000007f 	andeq	r0, r0, pc, ror r0
    1f54:	08330b20 	ldmdaeq	r3!, {r5, r8, r9, fp}
    1f58:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    1f5c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f60:	430a2200 	movwmi	r2, #41472	; 0xa200
    1f64:	0300544e 	movweq	r5, #1102	; 0x44e
    1f68:	007f021f 	rsbseq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    1f6c:	0b240000 	bleq	901f74 <__Stack_Size+0x901b74>
    1f70:	0000083d 	andeq	r0, r0, sp, lsr r8
    1f74:	4c022003 	stcmi	0, cr2, [r2], {3}
    1f78:	26000000 	strcs	r0, [r0], -r0
    1f7c:	4353500a 	cmpmi	r3, #10
    1f80:	02210300 	eoreq	r0, r1, #0, 6
    1f84:	0000007f 	andeq	r0, r0, pc, ror r0
    1f88:	0aa60b28 	beq	fe984c30 <SCS_BASE+0x1e976c30>
    1f8c:	22030000 	andcs	r0, r3, #0
    1f90:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f94:	410a2a00 	tstmi	sl, r0, lsl #20
    1f98:	03005252 	movweq	r5, #594	; 0x252
    1f9c:	007f0223 	rsbseq	r0, pc, r3, lsr #4
    1fa0:	0b2c0000 	bleq	b01fa8 <__Stack_Size+0xb01ba8>
    1fa4:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    1fa8:	4c022403 	cfstrsmi	mvf2, [r2], {3}
    1fac:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    1fb0:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
    1fb4:	02250300 	eoreq	r0, r5, #0, 6
    1fb8:	0000007f 	andeq	r0, r0, pc, ror r0
    1fbc:	0abc0b30 	beq	fef04c84 <SCS_BASE+0x1eef6c84>
    1fc0:	26030000 	strcs	r0, [r3], -r0
    1fc4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1fc8:	ea0b3200 	b	2ce7d0 <__Stack_Size+0x2ce3d0>
    1fcc:	03000002 	movweq	r0, #2
    1fd0:	007f0227 	rsbseq	r0, pc, r7, lsr #4
    1fd4:	0b340000 	bleq	d01fdc <__Stack_Size+0xd01bdc>
    1fd8:	00000ac7 	andeq	r0, r0, r7, asr #21
    1fdc:	4c022803 	stcmi	8, cr2, [r2], {3}
    1fe0:	36000000 	strcc	r0, [r0], -r0
    1fe4:	0002ef0b 	andeq	lr, r2, fp, lsl #30
    1fe8:	02290300 	eoreq	r0, r9, #0, 6
    1fec:	0000007f 	andeq	r0, r0, pc, ror r0
    1ff0:	0ad20b38 	beq	ff484cd8 <SCS_BASE+0x1f476cd8>
    1ff4:	2a030000 	bcs	c1ffc <__Stack_Size+0xc1bfc>
    1ff8:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ffc:	f40b3a00 	vst1.8	{d3-d4}, [fp], r0
    2000:	03000002 	movweq	r0, #2
    2004:	007f022b 	rsbseq	r0, pc, fp, lsr #4
    2008:	0b3c0000 	bleq	f02010 <__Stack_Size+0xf01c10>
    200c:	00000add 	ldrdeq	r0, [r0], -sp
    2010:	4c022c03 	stcmi	12, cr2, [r2], {3}
    2014:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    2018:	0002f90b 	andeq	pc, r2, fp, lsl #18
    201c:	022d0300 	eoreq	r0, sp, #0, 6
    2020:	0000007f 	andeq	r0, r0, pc, ror r0
    2024:	0ae80b40 	beq	ffa04d2c <SCS_BASE+0x1f9f6d2c>
    2028:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    202c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2030:	c50b4200 	strgt	r4, [fp, #-512]	; 0x200
    2034:	03000002 	movweq	r0, #2
    2038:	007f022f 	rsbseq	r0, pc, pc, lsr #4
    203c:	0b440000 	bleq	1102044 <__Stack_Size+0x1101c44>
    2040:	00000af3 	strdeq	r0, [r0], -r3
    2044:	4c023003 	stcmi	0, cr3, [r2], {3}
    2048:	46000000 	strmi	r0, [r0], -r0
    204c:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
    2050:	02310300 	eorseq	r0, r1, #0, 6
    2054:	0000007f 	andeq	r0, r0, pc, ror r0
    2058:	0afe0b48 	beq	fff84d80 <SCS_BASE+0x1ff76d80>
    205c:	32030000 	andcc	r0, r3, #0
    2060:	00004c02 	andeq	r4, r0, r2, lsl #24
    2064:	600b4a00 	andvs	r4, fp, r0, lsl #20
    2068:	03000008 	movweq	r0, #8
    206c:	007f0233 	rsbseq	r0, pc, r3, lsr r2	; <UNPREDICTABLE>
    2070:	0b4c0000 	bleq	1302078 <__Stack_Size+0x1301c78>
    2074:	00000b09 	andeq	r0, r0, r9, lsl #22
    2078:	4c023403 	cfstrsmi	mvf3, [r2], {3}
    207c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2080:	026e0c00 	rsbeq	r0, lr, #0, 24
    2084:	35030000 	strcc	r0, [r3, #-0]
    2088:	0000b602 	andeq	fp, r0, r2, lsl #12
    208c:	031c0900 	tsteq	ip, #0, 18
    2090:	03910238 	orrseq	r0, r1, #56, 4	; 0x80000003
    2094:	530a0000 	movwpl	r0, #40960	; 0xa000
    2098:	3a030052 	bcc	c21e8 <__Stack_Size+0xc1de8>
    209c:	00007f02 	andeq	r7, r0, r2, lsl #30
    20a0:	e30b0000 	movw	r0, #45056	; 0xb000
    20a4:	03000007 	movweq	r0, #7
    20a8:	004c023b 	subeq	r0, ip, fp, lsr r2
    20ac:	0a020000 	beq	820b4 <__Stack_Size+0x81cb4>
    20b0:	03005244 	movweq	r5, #580	; 0x244
    20b4:	007f023c 	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    20b8:	0b040000 	bleq	1020c0 <__Stack_Size+0x101cc0>
    20bc:	000007ed 	andeq	r0, r0, sp, ror #15
    20c0:	4c023d03 	stcmi	13, cr3, [r2], {3}
    20c4:	06000000 	streq	r0, [r0], -r0
    20c8:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    20cc:	023e0300 	eorseq	r0, lr, #0, 6
    20d0:	0000007f 	andeq	r0, r0, pc, ror r0
    20d4:	07f70b08 	ldrbeq	r0, [r7, r8, lsl #22]!
    20d8:	3f030000 	svccc	0x00030000
    20dc:	00004c02 	andeq	r4, r0, r2, lsl #24
    20e0:	430a0a00 	movwmi	r0, #43520	; 0xaa00
    20e4:	03003152 	movweq	r3, #338	; 0x152
    20e8:	007f0240 	rsbseq	r0, pc, r0, asr #4
    20ec:	0b0c0000 	bleq	3020f4 <__Stack_Size+0x301cf4>
    20f0:	00000801 	andeq	r0, r0, r1, lsl #16
    20f4:	4c024103 	stfmis	f4, [r2], {3}
    20f8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    20fc:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    2100:	02420300 	subeq	r0, r2, #0, 6
    2104:	0000007f 	andeq	r0, r0, pc, ror r0
    2108:	080b0b10 	stmdaeq	fp, {r4, r8, r9, fp}
    210c:	43030000 	movwmi	r0, #12288	; 0x3000
    2110:	00004c02 	andeq	r4, r0, r2, lsl #24
    2114:	430a1200 	movwmi	r1, #41472	; 0xa200
    2118:	03003352 	movweq	r3, #850	; 0x352
    211c:	007f0244 	rsbseq	r0, pc, r4, asr #4
    2120:	0b140000 	bleq	502128 <__Stack_Size+0x501d28>
    2124:	00000815 	andeq	r0, r0, r5, lsl r8
    2128:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    212c:	16000000 	strne	r0, [r0], -r0
    2130:	00024a0b 	andeq	r4, r2, fp, lsl #20
    2134:	02460300 	subeq	r0, r6, #0, 6
    2138:	0000007f 	andeq	r0, r0, pc, ror r0
    213c:	081f0b18 	ldmdaeq	pc, {r3, r4, r8, r9, fp}	; <UNPREDICTABLE>
    2140:	47030000 	strmi	r0, [r3, -r0]
    2144:	00004c02 	andeq	r4, r0, r2, lsl #24
    2148:	0c001a00 	stceq	10, cr1, [r0], {-0}
    214c:	000004c7 	andeq	r0, r0, r7, asr #9
    2150:	d3024803 	movwle	r4, #10243	; 0x2803
    2154:	0d000002 	stceq	0, cr0, [r0, #-8]
    2158:	00000f8e 	andeq	r0, r0, lr, lsl #31
    215c:	0b482901 	bleq	120c568 <__Stack_Size+0x120c168>
    2160:	00020800 	andeq	r0, r2, r0, lsl #16
    2164:	9c010000 	stcls	0, cr0, [r1], {-0}
    2168:	000f5b0d 	andeq	r5, pc, sp, lsl #22
    216c:	4a350100 	bmi	d42574 <__Stack_Size+0xd42174>
    2170:	0208000b 	andeq	r0, r8, #11
    2174:	01000000 	mrseq	r0, (UNDEF: 0)
    2178:	12320d9c 	eorsne	r0, r2, #156, 26	; 0x2700
    217c:	44010000 	strmi	r0, [r1], #-0
    2180:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
    2184:	00000002 	andeq	r0, r0, r2
    2188:	b40d9c01 	strlt	r9, [sp], #-3073	; 0xc01
    218c:	0100000f 	tsteq	r0, pc
    2190:	000b4e51 	andeq	r4, fp, r1, asr lr
    2194:	00000208 	andeq	r0, r0, r8, lsl #4
    2198:	0d9c0100 	ldfeqs	f0, [ip]
    219c:	00000eeb 	andeq	r0, r0, fp, ror #29
    21a0:	0b505e01 	bleq	14199ac <__Stack_Size+0x14195ac>
    21a4:	00020800 	andeq	r0, r2, r0, lsl #16
    21a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    21ac:	0010bb0d 	andseq	fp, r0, sp, lsl #22
    21b0:	526b0100 	rsbpl	r0, fp, #0, 2
    21b4:	0208000b 	andeq	r0, r8, #11
    21b8:	01000000 	mrseq	r0, (UNDEF: 0)
    21bc:	115c0d9c 			; <UNDEFINED> instruction: 0x115c0d9c
    21c0:	76010000 	strvc	r0, [r1], -r0
    21c4:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
    21c8:	00000002 	andeq	r0, r0, r2
    21cc:	300d9c01 	andcc	r9, sp, r1, lsl #24
    21d0:	0100000d 	tsteq	r0, sp
    21d4:	000b5681 	andeq	r5, fp, r1, lsl #13
    21d8:	00000208 	andeq	r0, r0, r8, lsl #4
    21dc:	0d9c0100 	ldfeqs	f0, [ip]
    21e0:	00000f4c 	andeq	r0, r0, ip, asr #30
    21e4:	0b588c01 	bleq	16251f0 <__Stack_Size+0x1624df0>
    21e8:	00140800 	andseq	r0, r4, r0, lsl #16
    21ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    21f0:	000f7e0d 	andeq	r7, pc, sp, lsl #28
    21f4:	6c9f0100 	ldfvss	f0, [pc], {0}
    21f8:	0208000b 	andeq	r0, r8, #11
    21fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2200:	12550d9c 	subsne	r0, r5, #156, 26	; 0x2700
    2204:	aa010000 	bge	4220c <__Stack_Size+0x41e0c>
    2208:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
    220c:	00000002 	andeq	r0, r0, r2
    2210:	260d9c01 	strcs	r9, [sp], -r1, lsl #24
    2214:	01000010 	tsteq	r0, r0, lsl r0
    2218:	000b70b5 	strheq	r7, [fp], -r5
    221c:	00000208 	andeq	r0, r0, r8, lsl #4
    2220:	0d9c0100 	ldfeqs	f0, [ip]
    2224:	000010c8 	andeq	r1, r0, r8, asr #1
    2228:	0b72c001 	bleq	1cb2234 <__Stack_Size+0x1cb1e34>
    222c:	00020800 	andeq	r0, r2, r0, lsl #16
    2230:	9c010000 	stcls	0, cr0, [r1], {-0}
    2234:	0011250d 	andseq	r2, r1, sp, lsl #10
    2238:	74cb0100 	strbvc	r0, [fp], #256	; 0x100
    223c:	0208000b 	andeq	r0, r8, #11
    2240:	01000000 	mrseq	r0, (UNDEF: 0)
    2244:	11ad0d9c 			; <UNDEFINED> instruction: 0x11ad0d9c
    2248:	d6010000 	strle	r0, [r1], -r0
    224c:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
    2250:	00000002 	andeq	r0, r0, r2
    2254:	c30d9c01 	movwgt	r9, #56321	; 0xdc01
    2258:	0100000d 	tsteq	r0, sp
    225c:	000b78e1 	andeq	r7, fp, r1, ror #17
    2260:	00000208 	andeq	r0, r0, r8, lsl #4
    2264:	0d9c0100 	ldfeqs	f0, [ip]
    2268:	00001080 	andeq	r1, r0, r0, lsl #1
    226c:	0b7aec01 	bleq	1ebd278 <__Stack_Size+0x1ebce78>
    2270:	00020800 	andeq	r0, r2, r0, lsl #16
    2274:	9c010000 	stcls	0, cr0, [r1], {-0}
    2278:	0011d50d 	andseq	sp, r1, sp, lsl #10
    227c:	7cf70100 	ldfvce	f0, [r7]
    2280:	0208000b 	andeq	r0, r8, #11
    2284:	01000000 	mrseq	r0, (UNDEF: 0)
    2288:	0e7b0e9c 	mrceq	14, 3, r0, cr11, cr12, {4}
    228c:	02010000 	andeq	r0, r1, #0
    2290:	000b7e01 	andeq	r7, fp, r1, lsl #28
    2294:	00000208 	andeq	r0, r0, r8, lsl #4
    2298:	0e9c0100 	fmleqe	f0, f4, f0
    229c:	00001050 	andeq	r1, r0, r0, asr r0
    22a0:	80010d01 	andhi	r0, r1, r1, lsl #26
    22a4:	0208000b 	andeq	r0, r8, #11
    22a8:	01000000 	mrseq	r0, (UNDEF: 0)
    22ac:	11bc0e9c 			; <UNDEFINED> instruction: 0x11bc0e9c
    22b0:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    22b4:	00000001 	andeq	r0, r0, r1
    22b8:	00000200 	andeq	r0, r0, r0, lsl #4
    22bc:	0e9c0100 	fmleqe	f0, f4, f0
    22c0:	00000e2e 	andeq	r0, r0, lr, lsr #28
    22c4:	00012301 	andeq	r2, r1, r1, lsl #6
    22c8:	02000000 	andeq	r0, r0, #0
    22cc:	01000000 	mrseq	r0, (UNDEF: 0)
    22d0:	0fec0e9c 	svceq	0x00ec0e9c
    22d4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    22d8:	00000001 	andeq	r0, r0, r1
    22dc:	00000200 	andeq	r0, r0, r0, lsl #4
    22e0:	0e9c0100 	fmleqe	f0, f4, f0
    22e4:	00001194 	muleq	r0, r4, r1
    22e8:	00013901 	andeq	r3, r1, r1, lsl #18
    22ec:	02000000 	andeq	r0, r0, #0
    22f0:	01000000 	mrseq	r0, (UNDEF: 0)
    22f4:	0e150e9c 	mrceq	14, 0, r0, cr5, cr12, {4}
    22f8:	44010000 	strmi	r0, [r1], #-0
    22fc:	00000001 	andeq	r0, r0, r1
    2300:	00000200 	andeq	r0, r0, r0, lsl #4
    2304:	0e9c0100 	fmleqe	f0, f4, f0
    2308:	000010d7 	ldrdeq	r1, [r0], -r7
    230c:	00014f01 	andeq	r4, r1, r1, lsl #30
    2310:	02000000 	andeq	r0, r0, #0
    2314:	01000000 	mrseq	r0, (UNDEF: 0)
    2318:	12090e9c 	andne	r0, r9, #156, 28	; 0x9c0
    231c:	5a010000 	bpl	42324 <__Stack_Size+0x41f24>
    2320:	00000001 	andeq	r0, r0, r1
    2324:	00000200 	andeq	r0, r0, r0, lsl #4
    2328:	0e9c0100 	fmleqe	f0, f4, f0
    232c:	00000e47 	andeq	r0, r0, r7, asr #28
    2330:	82016501 	andhi	r6, r1, #4194304	; 0x400000
    2334:	0208000b 	andeq	r0, r8, #11
    2338:	01000000 	mrseq	r0, (UNDEF: 0)
    233c:	0ed20e9c 	mrceq	14, 6, r0, cr2, cr12, {4}
    2340:	71010000 	mrsvc	r0, (UNDEF: 1)
    2344:	000b8401 	andeq	r8, fp, r1, lsl #8
    2348:	00000208 	andeq	r0, r0, r8, lsl #4
    234c:	0f9c0100 	svceq	0x009c0100
    2350:	000010a1 	andeq	r1, r0, r1, lsr #1
    2354:	86017d01 	strhi	r7, [r1], -r1, lsl #26
    2358:	0408000b 	streq	r0, [r8], #-11
    235c:	01000000 	mrseq	r0, (UNDEF: 0)
    2360:	0005b59c 	muleq	r5, ip, r5
    2364:	0b8a1000 	bleq	fe28636c <SCS_BASE+0x1e27836c>
    2368:	09670800 	stmdbeq	r7!, {fp}^
    236c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2370:	00001149 	andeq	r1, r0, r9, asr #2
    2374:	8a018901 	bhi	64780 <__Stack_Size+0x64380>
    2378:	0208000b 	andeq	r0, r8, #11
    237c:	01000000 	mrseq	r0, (UNDEF: 0)
    2380:	0f110e9c 	svceq	0x00110e9c
    2384:	94010000 	strls	r0, [r1], #-0
    2388:	000b8c01 	andeq	r8, fp, r1, lsl #24
    238c:	00000208 	andeq	r0, r0, r8, lsl #4
    2390:	0e9c0100 	fmleqe	f0, f4, f0
    2394:	00000d1d 	andeq	r0, r0, sp, lsl sp
    2398:	8e019f01 	cdphi	15, 0, cr9, cr1, cr1, {0}
    239c:	0208000b 	andeq	r0, r8, #11
    23a0:	01000000 	mrseq	r0, (UNDEF: 0)
    23a4:	0d770e9c 	ldcleq	14, cr0, [r7, #-624]!	; 0xfffffd90
    23a8:	aa010000 	bge	423b0 <__Stack_Size+0x41fb0>
    23ac:	000b9001 	andeq	r9, fp, r1
    23b0:	00000208 	andeq	r0, r0, r8, lsl #4
    23b4:	0e9c0100 	fmleqe	f0, f4, f0
    23b8:	000011f6 	strdeq	r1, [r0], -r6
    23bc:	9201b601 	andls	fp, r1, #1048576	; 0x100000
    23c0:	0208000b 	andeq	r0, r8, #11
    23c4:	01000000 	mrseq	r0, (UNDEF: 0)
    23c8:	10380e9c 	mlasne	r8, ip, lr, r0
    23cc:	c2010000 	andgt	r0, r1, #0
    23d0:	000b9401 	andeq	r9, fp, r1, lsl #8
    23d4:	00000208 	andeq	r0, r0, r8, lsl #4
    23d8:	0e9c0100 	fmleqe	f0, f4, f0
    23dc:	00000fd9 	ldrdeq	r0, [r0], -r9
    23e0:	9601cd01 	strls	ip, [r1], -r1, lsl #26
    23e4:	0208000b 	andeq	r0, r8, #11
    23e8:	01000000 	mrseq	r0, (UNDEF: 0)
    23ec:	12450f9c 	subne	r0, r5, #156, 30	; 0x270
    23f0:	dc010000 	stcle	0, cr0, [r1], {-0}
    23f4:	000b9801 	andeq	r9, fp, r1, lsl #16
    23f8:	00001408 	andeq	r1, r0, r8, lsl #8
    23fc:	6d9c0100 	ldfvss	f0, [ip]
    2400:	11000006 	tstne	r0, r6
    2404:	08000ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp}
    2408:	0000096e 	andeq	r0, r0, lr, ror #18
    240c:	00000663 	andeq	r0, r0, r3, ror #12
    2410:	01510112 	cmpeq	r1, r2, lsl r1
    2414:	50011231 	andpl	r1, r1, r1, lsr r2
    2418:	244a4003 	strbcs	r4, [sl], #-3
    241c:	0bac1000 	bleq	feb06424 <SCS_BASE+0x1eaf8424>
    2420:	098b0800 	stmibeq	fp, {fp}
    2424:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2428:	00000ec2 	andeq	r0, r0, r2, asr #29
    242c:	ac01ef01 	stcge	15, cr14, [r1], {1}
    2430:	0208000b 	andeq	r0, r8, #11
    2434:	01000000 	mrseq	r0, (UNDEF: 0)
    2438:	10f00e9c 	smlalsne	r0, r0, ip, lr	; <UNPREDICTABLE>
    243c:	fa010000 	blx	42444 <__Stack_Size+0x42044>
    2440:	000bae01 	andeq	sl, fp, r1, lsl #28
    2444:	00000208 	andeq	r0, r0, r8, lsl #4
    2448:	0e9c0100 	fmleqe	f0, f4, f0
    244c:	00000ded 	andeq	r0, r0, sp, ror #27
    2450:	b0020501 	andlt	r0, r2, r1, lsl #10
    2454:	0208000b 	andeq	r0, r8, #11
    2458:	01000000 	mrseq	r0, (UNDEF: 0)
    245c:	11360e9c 			; <UNDEFINED> instruction: 0x11360e9c
    2460:	10010000 	andne	r0, r1, r0
    2464:	000bb202 	andeq	fp, fp, r2, lsl #4
    2468:	00000208 	andeq	r0, r0, r8, lsl #4
    246c:	0e9c0100 	fmleqe	f0, f4, f0
    2470:	00000d0a 	andeq	r0, r0, sl, lsl #26
    2474:	b4021b01 	strlt	r1, [r2], #-2817	; 0xb01
    2478:	0208000b 	andeq	r0, r8, #11
    247c:	01000000 	mrseq	r0, (UNDEF: 0)
    2480:	11000e9c 			; <UNDEFINED> instruction: 0x11000e9c
    2484:	26010000 	strcs	r0, [r1], -r0
    2488:	000bb602 	andeq	fp, fp, r2, lsl #12
    248c:	00000208 	andeq	r0, r0, r8, lsl #4
    2490:	0e9c0100 	fmleqe	f0, f4, f0
    2494:	00001091 	muleq	r0, r1, r0
    2498:	b8023101 	stmdalt	r2, {r0, r8, ip, sp}
    249c:	0208000b 	andeq	r0, r8, #11
    24a0:	01000000 	mrseq	r0, (UNDEF: 0)
    24a4:	11e60e9c 	stlexhne	r0, ip, [r6]
    24a8:	3c010000 	stccc	0, cr0, [r1], {-0}
    24ac:	000bba02 	andeq	fp, fp, r2, lsl #20
    24b0:	00000208 	andeq	r0, r0, r8, lsl #4
    24b4:	0f9c0100 	svceq	0x009c0100
    24b8:	00001113 	andeq	r1, r0, r3, lsl r1
    24bc:	bc024d01 	stclt	13, cr4, [r2], {1}
    24c0:	3408000b 	strcc	r0, [r8], #-11
    24c4:	01000000 	mrseq	r0, (UNDEF: 0)
    24c8:	0007459c 	muleq	r7, ip, r5
    24cc:	0bc81100 	bleq	ff2068d4 <SCS_BASE+0x1f1f88d4>
    24d0:	09930800 	ldmibeq	r3, {fp}
    24d4:	07310000 	ldreq	r0, [r1, -r0]!
    24d8:	01120000 	tsteq	r2, r0
    24dc:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    24e0:	50011205 	andpl	r1, r1, r5, lsl #4
    24e4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    24e8:	13004001 	movwne	r4, #1
    24ec:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
    24f0:	000009b3 			; <UNDEFINED> instruction: 0x000009b3
    24f4:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    24f8:	0138000c 	teqeq	r8, ip
    24fc:	0f000040 	svceq	0x00000040
    2500:	00001264 	andeq	r1, r0, r4, ror #4
    2504:	f0025d01 			; <UNDEFINED> instruction: 0xf0025d01
    2508:	3c08000b 	stccc	0, cr0, [r8], {11}
    250c:	01000000 	mrseq	r0, (UNDEF: 0)
    2510:	00077d9c 	muleq	r7, ip, sp
    2514:	72731400 	rsbsvc	r1, r3, #0, 8
    2518:	02620100 	rsbeq	r0, r2, #0, 2
    251c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2520:	010c0305 	tsteq	ip, r5, lsl #6
    2524:	0a132000 	beq	4ca52c <__Stack_Size+0x4ca12c>
    2528:	b308000c 	movwlt	r0, #32780	; 0x800c
    252c:	12000009 	andne	r0, r0, #9
    2530:	75025001 	strvc	r5, [r2, #-1]
    2534:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2538:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    253c:	2c027301 	stccs	3, cr7, [r2], {1}
    2540:	0208000c 	andeq	r0, r8, #12
    2544:	01000000 	mrseq	r0, (UNDEF: 0)
    2548:	0d620e9c 	stcleq	14, cr0, [r2, #-624]!	; 0xfffffd90
    254c:	7f010000 	svcvc	0x00010000
    2550:	000c2e02 	andeq	r2, ip, r2, lsl #28
    2554:	00000208 	andeq	r0, r0, r8, lsl #4
    2558:	0e9c0100 	fmleqe	f0, f4, f0
    255c:	00000d9c 	muleq	r0, ip, sp
    2560:	30028a01 	andcc	r8, r2, r1, lsl #20
    2564:	0208000c 	andeq	r0, r8, #12
    2568:	01000000 	mrseq	r0, (UNDEF: 0)
    256c:	0e000e9c 	mcreq	14, 0, r0, cr0, cr12, {4}
    2570:	95010000 	strls	r0, [r1, #-0]
    2574:	000c3202 	andeq	r3, ip, r2, lsl #4
    2578:	00000208 	andeq	r0, r0, r8, lsl #4
    257c:	0e9c0100 	fmleqe	f0, f4, f0
    2580:	00001167 	andeq	r1, r0, r7, ror #2
    2584:	3402a001 	strcc	sl, [r2], #-1
    2588:	0208000c 	andeq	r0, r8, #12
    258c:	01000000 	mrseq	r0, (UNDEF: 0)
    2590:	0fc60e9c 	svceq	0x00c60e9c
    2594:	ac010000 	stcge	0, cr0, [r1], {-0}
    2598:	000c3602 	andeq	r3, ip, r2, lsl #12
    259c:	00000208 	andeq	r0, r0, r8, lsl #4
    25a0:	0e9c0100 	fmleqe	f0, f4, f0
    25a4:	00000f24 	andeq	r0, r0, r4, lsr #30
    25a8:	3802b801 	stmdacc	r2, {r0, fp, ip, sp, pc}
    25ac:	0208000c 	andeq	r0, r8, #12
    25b0:	01000000 	mrseq	r0, (UNDEF: 0)
    25b4:	0db00e9c 	ldceq	14, cr0, [r0, #624]!	; 0x270
    25b8:	c3010000 	movwgt	r0, #4096	; 0x1000
    25bc:	000c3a02 	andeq	r3, ip, r2, lsl #20
    25c0:	00000208 	andeq	r0, r0, r8, lsl #4
    25c4:	0e9c0100 	fmleqe	f0, f4, f0
    25c8:	00000f6e 	andeq	r0, r0, lr, ror #30
    25cc:	3c02ce01 	stccc	14, cr12, [r2], {1}
    25d0:	0208000c 	andeq	r0, r8, #12
    25d4:	01000000 	mrseq	r0, (UNDEF: 0)
    25d8:	10050e9c 	mulne	r5, ip, lr
    25dc:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    25e0:	000c3e02 	andeq	r3, ip, r2, lsl #28
    25e4:	00000208 	andeq	r0, r0, r8, lsl #4
    25e8:	0e9c0100 	fmleqe	f0, f4, f0
    25ec:	00000e59 	andeq	r0, r0, r9, asr lr
    25f0:	4002e401 	andmi	lr, r2, r1, lsl #8
    25f4:	0208000c 	andeq	r0, r8, #12
    25f8:	01000000 	mrseq	r0, (UNDEF: 0)
    25fc:	12220e9c 	eorne	r0, r2, #156, 28	; 0x9c0
    2600:	ef010000 	svc	0x00010000
    2604:	000c4202 	andeq	r4, ip, r2, lsl #4
    2608:	00000208 	andeq	r0, r0, r8, lsl #4
    260c:	0e9c0100 	fmleqe	f0, f4, f0
    2610:	00000e8c 	andeq	r0, r0, ip, lsl #29
    2614:	4402fa01 	strmi	pc, [r2], #-2561	; 0xa01
    2618:	0208000c 	andeq	r0, r8, #12
    261c:	01000000 	mrseq	r0, (UNDEF: 0)
    2620:	0d8b0e9c 	stceq	14, cr0, [fp, #624]	; 0x270
    2624:	05010000 	streq	r0, [r1, #-0]
    2628:	000c4603 	andeq	r4, ip, r3, lsl #12
    262c:	00000208 	andeq	r0, r0, r8, lsl #4
    2630:	0e9c0100 	fmleqe	f0, f4, f0
    2634:	00001015 	andeq	r1, r0, r5, lsl r0
    2638:	48031001 	stmdami	r3, {r0, ip}
    263c:	0208000c 	andeq	r0, r8, #12
    2640:	01000000 	mrseq	r0, (UNDEF: 0)
    2644:	0f3c0e9c 	svceq	0x003c0e9c
    2648:	1b010000 	blne	42650 <__Stack_Size+0x42250>
    264c:	000c4a03 	andeq	r4, ip, r3, lsl #20
    2650:	00000208 	andeq	r0, r0, r8, lsl #4
    2654:	0e9c0100 	fmleqe	f0, f4, f0
    2658:	00000eb2 			; <UNDEFINED> instruction: 0x00000eb2
    265c:	4c032601 	stcmi	6, cr2, [r3], {1}
    2660:	0208000c 	andeq	r0, r8, #12
    2664:	01000000 	mrseq	r0, (UNDEF: 0)
    2668:	0f9b0e9c 	svceq	0x009b0e9c
    266c:	31010000 	mrscc	r0, (UNDEF: 1)
    2670:	000c4e03 	andeq	r4, ip, r3, lsl #28
    2674:	00000208 	andeq	r0, r0, r8, lsl #4
    2678:	0e9c0100 	fmleqe	f0, f4, f0
    267c:	0000117b 	andeq	r1, r0, fp, ror r1
    2680:	50033c01 	andpl	r3, r3, r1, lsl #24
    2684:	0208000c 	andeq	r0, r8, #12
    2688:	01000000 	mrseq	r0, (UNDEF: 0)
    268c:	0dd40e9c 	ldcleq	14, cr0, [r4, #624]	; 0x270
    2690:	47010000 	strmi	r0, [r1, -r0]
    2694:	000c5203 	andeq	r5, ip, r3, lsl #4
    2698:	00000208 	andeq	r0, r0, r8, lsl #4
    269c:	0e9c0100 	fmleqe	f0, f4, f0
    26a0:	00000d47 	andeq	r0, r0, r7, asr #26
    26a4:	54035301 	strpl	r5, [r3], #-769	; 0x301
    26a8:	0208000c 	andeq	r0, r8, #12
    26ac:	01000000 	mrseq	r0, (UNDEF: 0)
    26b0:	0205159c 	andeq	r1, r5, #156, 10	; 0x27000000
    26b4:	1d010000 	stcne	0, cr0, [r1, #-0]
    26b8:	0000006f 	andeq	r0, r0, pc, rrx
    26bc:	00005e16 	andeq	r5, r0, r6, lsl lr
    26c0:	00091300 	andeq	r1, r9, r0, lsl #6
    26c4:	00af1700 	adceq	r1, pc, r0, lsl #14
    26c8:	03ff0000 	mvnseq	r0, #0
    26cc:	00a51800 	adceq	r1, r5, r0, lsl #16
    26d0:	47010000 	strmi	r0, [r1, -r0]
    26d4:	00091f02 	andeq	r1, r9, r2, lsl #30
    26d8:	09020500 	stmdbeq	r2, {r8, sl}
    26dc:	0c180000 	ldceq	0, cr0, [r8], {-0}
    26e0:	01000004 	tsteq	r0, r4
    26e4:	09300248 	ldmdbeq	r0!, {r3, r6, r9}
    26e8:	4c050000 	stcmi	0, cr0, [r5], {-0}
    26ec:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    26f0:	000009ab 	andeq	r0, r0, fp, lsr #19
    26f4:	41024a01 	tstmi	r2, r1, lsl #20
    26f8:	05000009 	streq	r0, [r0, #-9]
    26fc:	0000005e 	andeq	r0, r0, lr, asr r0
    2700:	00005e16 	andeq	r5, r0, r6, lsl lr
    2704:	00095600 	andeq	r5, r9, r0, lsl #12
    2708:	00af1900 	adceq	r1, pc, r0, lsl #18
    270c:	00ff0000 	rscseq	r0, pc, r0
    2710:	00070f18 	andeq	r0, r7, r8, lsl pc
    2714:	024b0100 	subeq	r0, fp, #0, 2
    2718:	00000962 	andeq	r0, r0, r2, ror #18
    271c:	00094605 	andeq	r4, r9, r5, lsl #12
    2720:	10731a00 	rsbsne	r1, r3, r0, lsl #20
    2724:	15010000 	strne	r0, [r1, #-0]
    2728:	000e9c1b 	andeq	r9, lr, fp, lsl ip
    272c:	02fe0400 	rscseq	r0, lr, #0, 8
    2730:	00000985 	andeq	r0, r0, r5, lsl #19
    2734:	0009851c 	andeq	r8, r9, ip, lsl r5
    2738:	004c1c00 	subeq	r1, ip, r0, lsl #24
    273c:	1d000000 	stcne	0, cr0, [r0, #-0]
    2740:	0002c704 	andeq	ip, r2, r4, lsl #14
    2744:	06b11e00 	ldrteq	r1, [r1], r0, lsl #28
    2748:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    274c:	10611f01 	rsbne	r1, r1, r1, lsl #30
    2750:	f8050000 			; <UNDEFINED> instruction: 0xf8050000
    2754:	000000a4 	andeq	r0, r0, r4, lsr #1
    2758:	000009ad 	andeq	r0, r0, sp, lsr #19
    275c:	0009ad1c 	andeq	sl, r9, ip, lsl sp
    2760:	004c1c00 	subeq	r1, ip, r0, lsl #24
    2764:	1d000000 	stcne	0, cr0, [r0, #-0]
    2768:	00039104 	andeq	r9, r3, r4, lsl #2
    276c:	0e692000 	cdpeq	0, 6, cr2, cr9, cr0, {0}
    2770:	ed050000 	stc	0, cr0, [r5, #-0]
    2774:	0000004c 	andeq	r0, r0, ip, asr #32
    2778:	0009ad1c 	andeq	sl, r9, ip, lsl sp
    277c:	24000000 	strcs	r0, [r0], #-0
    2780:	04000001 	streq	r0, [r0], #-1
    2784:	00059400 	andeq	r9, r5, r0, lsl #8
    2788:	29010400 	stmdbcs	r1, {sl}
    278c:	01000000 	mrseq	r0, (UNDEF: 0)
    2790:	00001276 	andeq	r1, r0, r6, ror r2
    2794:	000003c2 	andeq	r0, r0, r2, asr #7
    2798:	00000a9d 	muleq	r0, sp, sl
    279c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    27a0:	02000008 	andeq	r0, r0, #8
    27a4:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    27a8:	01020000 	mrseq	r0, (UNDEF: 2)
    27ac:	000a1006 	andeq	r1, sl, r6
    27b0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    27b4:	00000964 	andeq	r0, r0, r4, ror #18
    27b8:	09070202 	stmdbeq	r7, {r1, r9}
    27bc:	0300000c 	movweq	r0, #12
    27c0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    27c4:	00004a29 	andeq	r4, r0, r9, lsr #20
    27c8:	08010200 	stmdaeq	r1, {r9}
    27cc:	00000a0e 	andeq	r0, r0, lr, lsl #20
    27d0:	5b070402 	blpl	1c37e0 <__Stack_Size+0x1c33e0>
    27d4:	04000009 	streq	r0, [r0], #-9
    27d8:	00000040 	andeq	r0, r0, r0, asr #32
    27dc:	00000068 	andeq	r0, r0, r8, rrx
    27e0:	00005105 	andeq	r5, r0, r5, lsl #2
    27e4:	06001100 	streq	r1, [r0], -r0, lsl #2
    27e8:	000012bd 			; <UNDEFINED> instruction: 0x000012bd
    27ec:	00791601 	rsbseq	r1, r9, r1, lsl #12
    27f0:	03050000 	movweq	r0, #20480	; 0x5000
    27f4:	08002769 	stmdaeq	r0, {r0, r3, r5, r6, r8, r9, sl, sp}
    27f8:	00005807 	andeq	r5, r0, r7, lsl #16
    27fc:	00400400 	subeq	r0, r0, r0, lsl #8
    2800:	008e0000 	addeq	r0, lr, r0
    2804:	51050000 	mrspl	r0, (UNDEF: 5)
    2808:	42000000 	andmi	r0, r0, #0
    280c:	131c0600 	tstne	ip, #0, 12
    2810:	30010000 	andcc	r0, r1, r0
    2814:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2818:	27260305 	strcs	r0, [r6, -r5, lsl #6]!
    281c:	7e070800 	cdpvc	8, 0, cr0, cr7, cr0, {0}
    2820:	04000000 	streq	r0, [r0], #-0
    2824:	00000040 	andeq	r0, r0, r0, asr #32
    2828:	000000b4 	strheq	r0, [r0], -r4
    282c:	00005105 	andeq	r5, r0, r5, lsl #2
    2830:	06000300 	streq	r0, [r0], -r0, lsl #6
    2834:	000012df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    2838:	00c58301 	sbceq	r8, r5, r1, lsl #6
    283c:	03050000 	movweq	r0, #20480	; 0x5000
    2840:	08002722 	stmdaeq	r0, {r1, r5, r8, r9, sl, sp}
    2844:	0000a407 	andeq	sl, r0, r7, lsl #8
    2848:	129f0600 	addsne	r0, pc, #0, 12
    284c:	8b010000 	blhi	42854 <__Stack_Size+0x42454>
    2850:	000000db 	ldrdeq	r0, [r0], -fp
    2854:	27100305 	ldrcs	r0, [r0, -r5, lsl #6]
    2858:	58070800 	stmdapl	r7, {fp}
    285c:	04000000 	streq	r0, [r0], #-0
    2860:	00000040 	andeq	r0, r0, r0, asr #32
    2864:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2868:	00005105 	andeq	r5, r0, r5, lsl #2
    286c:	06003300 	streq	r3, [r0], -r0, lsl #6
    2870:	000012fd 	strdeq	r1, [r0], -sp
    2874:	01019d01 	tsteq	r1, r1, lsl #26
    2878:	03050000 	movweq	r0, #20480	; 0x5000
    287c:	080026dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, sp}
    2880:	0000e007 	andeq	lr, r0, r7
    2884:	00400400 	subeq	r0, r0, r0, lsl #8
    2888:	01160000 	tsteq	r6, r0
    288c:	51050000 	mrspl	r0, (UNDEF: 5)
    2890:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    2894:	12810600 	addne	r0, r1, #0, 12
    2898:	b7010000 	strlt	r0, [r1, -r0]
    289c:	00000106 	andeq	r0, r0, r6, lsl #2
    28a0:	00010305 	andeq	r0, r1, r5, lsl #6
    28a4:	86002000 	strhi	r2, [r0], -r0
    28a8:	04000003 	streq	r0, [r0], #-3
    28ac:	0005e600 	andeq	lr, r5, r0, lsl #12
    28b0:	29010400 	stmdbcs	r1, {sl}
    28b4:	01000000 	mrseq	r0, (UNDEF: 0)
    28b8:	0000134f 	andeq	r1, r0, pc, asr #6
    28bc:	000003c2 	andeq	r0, r0, r2, asr #7
    28c0:	00000348 	andeq	r0, r0, r8, asr #6
    28c4:	00000000 	andeq	r0, r0, r0
    28c8:	00000ae4 	andeq	r0, r0, r4, ror #21
    28cc:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    28d0:	02000008 	andeq	r0, r0, #8
    28d4:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    28d8:	01020000 	mrseq	r0, (UNDEF: 2)
    28dc:	000a1006 	andeq	r1, sl, r6
    28e0:	33750300 	cmncc	r5, #0, 6
    28e4:	27020032 	smladxcs	r2, r2, r0, r0
    28e8:	00000045 	andeq	r0, r0, r5, asr #32
    28ec:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    28f0:	03000009 	movweq	r0, #9
    28f4:	00363175 	eorseq	r3, r6, r5, ror r1
    28f8:	00572802 	subseq	r2, r7, r2, lsl #16
    28fc:	02020000 	andeq	r0, r2, #0
    2900:	000c0907 	andeq	r0, ip, r7, lsl #18
    2904:	38750300 	ldmdacc	r5!, {r8, r9}^
    2908:	68290200 	stmdavs	r9!, {r9}
    290c:	02000000 	andeq	r0, r0, #0
    2910:	0a0e0801 	beq	38491c <__Stack_Size+0x38451c>
    2914:	75040000 	strvc	r0, [r4, #-0]
    2918:	02000004 	andeq	r0, r0, #4
    291c:	00007a2f 	andeq	r7, r0, pc, lsr #20
    2920:	00450500 	subeq	r0, r5, r0, lsl #10
    2924:	01060000 	mrseq	r0, (UNDEF: 6)
    2928:	00943a02 	addseq	r3, r4, r2, lsl #20
    292c:	9f070000 	svcls	0x00070000
    2930:	00000008 	andeq	r0, r0, r8
    2934:	0002a007 	andeq	sl, r2, r7
    2938:	04000100 	streq	r0, [r0], #-256	; 0x100
    293c:	0000061f 	andeq	r0, r0, pc, lsl r6
    2940:	007f3a02 	rsbseq	r3, pc, r2, lsl #20
    2944:	04020000 	streq	r0, [r2], #-0
    2948:	00095b07 	andeq	r5, r9, r7, lsl #22
    294c:	03010600 	movweq	r0, #5632	; 0x1600
    2950:	0000cd1c 	andeq	ip, r0, ip, lsl sp
    2954:	04880700 	streq	r0, [r8], #1792	; 0x700
    2958:	07010000 	streq	r0, [r1, -r0]
    295c:	00000865 	andeq	r0, r0, r5, ror #16
    2960:	01320702 	teqeq	r2, r2, lsl #14
    2964:	07030000 	streq	r0, [r3, -r0]
    2968:	00000512 	andeq	r0, r0, r2, lsl r5
    296c:	042a0704 	strteq	r0, [sl], #-1796	; 0x704
    2970:	00050000 	andeq	r0, r5, r0
    2974:	00078204 	andeq	r8, r7, r4, lsl #4
    2978:	a6220300 	strtge	r0, [r2], -r0, lsl #6
    297c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2980:	00005e04 	andeq	r5, r0, r4, lsl #28
    2984:	0a580900 	beq	1604d8c <__Stack_Size+0x160498c>
    2988:	05010000 	streq	r0, [r1, #-0]
    298c:	00010f30 	andeq	r0, r1, r0, lsr pc
    2990:	0a9a0700 	beq	fe684598 <SCS_BASE+0x1e676598>
    2994:	07000000 	streq	r0, [r0, -r0]
    2998:	00000c1c 	andeq	r0, r0, ip, lsl ip
    299c:	060c0701 	streq	r0, [ip], -r1, lsl #14
    29a0:	07020000 	streq	r0, [r2, -r0]
    29a4:	00000c5c 	andeq	r0, r0, ip, asr ip
    29a8:	04d50703 	ldrbeq	r0, [r5], #1795	; 0x703
    29ac:	07040000 	streq	r0, [r4, -r0]
    29b0:	000009f2 	strdeq	r0, [r0], -r2
    29b4:	9f0a0005 	svcls	0x000a0005
    29b8:	01000013 	tsteq	r0, r3, lsl r0
    29bc:	000c5841 	andeq	r5, ip, r1, asr #16
    29c0:	00000c08 	andeq	r0, r0, r8, lsl #24
    29c4:	0b9c0100 	bleq	fe702dcc <SCS_BASE+0x1e6f4dcc>
    29c8:	00001378 	andeq	r1, r0, r8, ror r3
    29cc:	00947601 	addseq	r7, r4, r1, lsl #12
    29d0:	0c640000 	stcleq	0, cr0, [r4], #-0
    29d4:	01040800 	tsteq	r4, r0, lsl #16
    29d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    29dc:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
    29e0:	0003630c 	andeq	r6, r3, ip, lsl #6
    29e4:	d8760100 	ldmdale	r6!, {r8}^
    29e8:	31000000 	mrscc	r0, (UNDEF: 0)
    29ec:	0c000007 	stceq	0, cr0, [r0], {7}
    29f0:	00003c6f 	andeq	r3, r0, pc, ror #24
    29f4:	004c7601 	subeq	r7, ip, r1, lsl #12
    29f8:	075d0000 	ldrbeq	r0, [sp, -r0]
    29fc:	5a0d0000 	bpl	342a04 <__Stack_Size+0x342604>
    2a00:	01000013 	tsteq	r0, r3, lsl r0
    2a04:	00004c78 	andeq	r4, r0, r8, ror ip
    2a08:	00077e00 	andeq	r7, r7, r0, lsl #28
    2a0c:	13d40d00 	bicsne	r0, r4, #0, 26
    2a10:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    2a14:	0000005e 	andeq	r0, r0, lr, asr r0
    2a18:	000007a8 	andeq	r0, r0, r8, lsr #15
    2a1c:	00038e0e 	andeq	r8, r3, lr, lsl #28
    2a20:	b77a0100 	ldrblt	r0, [sl, -r0, lsl #2]!
    2a24:	02000001 	andeq	r0, r0, #1
    2a28:	280f5791 	stmdacs	pc, {r0, r4, r7, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
    2a2c:	0d000003 	stceq	0, cr0, [r0, #-12]
    2a30:	00003554 	andeq	r3, r0, r4, asr r5
    2a34:	003a8901 	eorseq	r8, sl, r1, lsl #18
    2a38:	07c70000 	strbeq	r0, [r7, r0]
    2a3c:	be100000 	cdplt	0, 1, cr0, cr0, cr0, {0}
    2a40:	1808000c 	stmdane	r8, {r2, r3}
    2a44:	ac000003 	stcge	0, cr0, [r0], {3}
    2a48:	11000001 	tstne	r0, r1
    2a4c:	7d035101 	stfvcs	f5, [r3, #-4]
    2a50:	12000600 	andne	r0, r0, #0, 12
    2a54:	08000ce0 	stmdaeq	r0, {r5, r6, r7, sl, fp}
    2a58:	00000332 	andeq	r0, r0, r2, lsr r3
    2a5c:	cd050000 	stcgt	0, cr0, [r5, #-0]
    2a60:	13000000 	movwne	r0, #0
    2a64:	0000133e 	andeq	r1, r0, lr, lsr r3
    2a68:	0d685901 	stcleq	9, cr5, [r8, #-4]!
    2a6c:	005c0800 	subseq	r0, ip, r0, lsl #16
    2a70:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a74:	00000235 	andeq	r0, r0, r5, lsr r2
    2a78:	000d8214 	andeq	r8, sp, r4, lsl r2
    2a7c:	00000e08 	andeq	r0, r0, r8, lsl #28
    2a80:	00020900 	andeq	r0, r2, r0, lsl #18
    2a84:	075e1500 	ldrbeq	r1, [lr, -r0, lsl #10]
    2a88:	67010000 	strvs	r0, [r1, -r0]
    2a8c:	00000235 	andeq	r0, r0, r5, lsr r2
    2a90:	000001ef 	andeq	r0, r0, pc, ror #3
    2a94:	86120016 			; <UNDEFINED> instruction: 0x86120016
    2a98:	5008000d 	andpl	r0, r8, sp
    2a9c:	17000003 	strne	r0, [r0, -r3]
    2aa0:	08000d90 	stmdaeq	r0, {r4, r7, r8, sl, fp}
    2aa4:	00000120 	andeq	r0, r0, r0, lsr #2
    2aa8:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    2aac:	00000074 	andeq	r0, r0, r4, ror r0
    2ab0:	000d7210 	andeq	r7, sp, r0, lsl r2
    2ab4:	00036108 	andeq	r6, r3, r8, lsl #2
    2ab8:	00022500 	andeq	r2, r2, r0, lsl #10
    2abc:	51011100 	mrspl	r1, (UNDEF: 17)
    2ac0:	06a50305 	strteq	r0, [r5], r5, lsl #6
    2ac4:	01112000 	tsteq	r1, r0
    2ac8:	00330150 	eorseq	r0, r3, r0, asr r1
    2acc:	000db018 	andeq	fp, sp, r8, lsl r0
    2ad0:	00037b08 	andeq	r7, r3, r8, lsl #22
    2ad4:	50011100 	andpl	r1, r1, r0, lsl #2
    2ad8:	00003301 	andeq	r3, r0, r1, lsl #6
    2adc:	69050419 	stmdbvs	r5, {r0, r3, r4, sl}
    2ae0:	1300746e 	movwne	r7, #1134	; 0x46e
    2ae4:	000013af 	andeq	r1, r0, pc, lsr #7
    2ae8:	0000bd01 	andeq	fp, r0, r1, lsl #26
    2aec:	00200000 	eoreq	r0, r0, r0
    2af0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2af4:	00000263 	andeq	r0, r0, r3, ror #4
    2af8:	0013bc0e 	andseq	fp, r3, lr, lsl #24
    2afc:	3ac00100 	bcc	ff002f04 <SCS_BASE+0x1eff4f04>
    2b00:	05000000 	streq	r0, [r0, #-0]
    2b04:	00011403 	andeq	r1, r1, r3, lsl #8
    2b08:	5e1a0020 	cdppl	0, 1, cr0, cr10, cr0, {1}
    2b0c:	73000000 	movwvc	r0, #0
    2b10:	1b000002 	blne	2b20 <__Stack_Size+0x2720>
    2b14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b18:	781c003f 	ldmdavc	ip, {r0, r1, r2, r3, r4, r5}
    2b1c:	0100000b 	tsteq	r0, fp
    2b20:	00026321 	andeq	r6, r2, r1, lsr #6
    2b24:	a5030500 	strge	r0, [r3, #-1280]	; 0x500
    2b28:	1a200006 	bne	802b48 <__Stack_Size+0x802748>
    2b2c:	0000005e 	andeq	r0, r0, lr, asr r0
    2b30:	0000028f 	andeq	r0, r0, pc, lsl #5
    2b34:	a51e001d 	ldrge	r0, [lr, #-29]
    2b38:	01000000 	mrseq	r0, (UNDEF: 0)
    2b3c:	00029a24 	andeq	r9, r2, r4, lsr #20
    2b40:	02840500 	addeq	r0, r4, #0, 10
    2b44:	0c1e0000 	ldceq	0, cr0, [lr], {-0}
    2b48:	01000004 	tsteq	r0, r4
    2b4c:	0002aa25 	andeq	sl, r2, r5, lsr #20
    2b50:	004c0500 	subeq	r0, ip, r0, lsl #10
    2b54:	1b1e0000 	blne	782b5c <__Stack_Size+0x78275c>
    2b58:	01000003 	tsteq	r0, r3
    2b5c:	00006f27 	andeq	r6, r0, r7, lsr #30
    2b60:	0bca1e00 	bleq	ff28a368 <SCS_BASE+0x1f27c368>
    2b64:	27010000 	strcs	r0, [r1, -r0]
    2b68:	0000006f 	andeq	r0, r0, pc, rrx
    2b6c:	00018e1e 	andeq	r8, r1, lr, lsl lr
    2b70:	6f270100 	svcvs	0x00270100
    2b74:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2b78:	000004f5 	strdeq	r0, [r0], -r5
    2b7c:	005e2801 	subseq	r2, lr, r1, lsl #16
    2b80:	6c1e0000 	ldcvs	0, cr0, [lr], {-0}
    2b84:	01000006 	tsteq	r0, r6
    2b88:	00009429 	andeq	r9, r0, r9, lsr #8
    2b8c:	03dd1e00 	bicseq	r1, sp, #0, 28
    2b90:	2a010000 	bcs	42b98 <__Stack_Size+0x42798>
    2b94:	000002f1 	strdeq	r0, [r0], -r1
    2b98:	00003a05 	andeq	r3, r0, r5, lsl #20
    2b9c:	13851c00 	orrne	r1, r5, #0, 24
    2ba0:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    2ba4:	0000005e 	andeq	r0, r0, lr, asr r0
    2ba8:	01100305 	tsteq	r0, r5, lsl #6
    2bac:	221c2000 	andscs	r2, ip, #0
    2bb0:	01000009 	tsteq	r0, r9
    2bb4:	0002aa58 	andeq	sl, r2, r8, asr sl
    2bb8:	12030500 	andne	r0, r3, #0, 10
    2bbc:	1f200001 	svcne	0x00200001
    2bc0:	00001366 	andeq	r1, r0, r6, ror #6
    2bc4:	00cdbd03 	sbceq	fp, sp, r3, lsl #26
    2bc8:	03320000 	teqeq	r2, #0
    2bcc:	3a200000 	bcc	802bd4 <__Stack_Size+0x8027d4>
    2bd0:	20000000 	andcs	r0, r0, r0
    2bd4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bd8:	09bd2100 	ldmibeq	sp!, {r8, sp}
    2bdc:	33010000 	movwcc	r0, #4096	; 0x1000
    2be0:	00000343 	andeq	r0, r0, r3, asr #6
    2be4:	00034320 	andeq	r4, r3, r0, lsr #6
    2be8:	04080000 	streq	r0, [r8], #-0
    2bec:	00000349 	andeq	r0, r0, r9, asr #6
    2bf0:	17080102 	strne	r0, [r8, -r2, lsl #2]
    2bf4:	1500000a 	strne	r0, [r0, #-10]
    2bf8:	0000075e 	andeq	r0, r0, lr, asr r7
    2bfc:	02356701 	eorseq	r6, r5, #262144	; 0x40000
    2c00:	03610000 	cmneq	r1, #0
    2c04:	00160000 	andseq	r0, r6, r0
    2c08:	0013921f 	andseq	r9, r3, pc, lsl r2
    2c0c:	3a1e0400 	bcc	783c14 <__Stack_Size+0x783814>
    2c10:	7b000000 	blvc	2c18 <__Stack_Size+0x2818>
    2c14:	20000003 	andcs	r0, r0, r3
    2c18:	0000005e 	andeq	r0, r0, lr, asr r0
    2c1c:	0000d820 	andeq	sp, r0, r0, lsr #16
    2c20:	c7220000 	strgt	r0, [r2, -r0]!
    2c24:	06000013 			; <UNDEFINED> instruction: 0x06000013
    2c28:	5e200272 	mcrpl	2, 1, r0, cr0, cr2, {3}
    2c2c:	00000000 	andeq	r0, r0, r0
    2c30:	00022200 	andeq	r2, r2, r0, lsl #4
    2c34:	ba000400 	blt	3c3c <__Stack_Size+0x383c>
    2c38:	04000007 	streq	r0, [r0], #-7
    2c3c:	00002901 	andeq	r2, r0, r1, lsl #18
    2c40:	14580100 	ldrbne	r0, [r8], #-256	; 0x100
    2c44:	03c20000 	biceq	r0, r2, #0
    2c48:	03700000 	cmneq	r0, #0
    2c4c:	00000000 	andeq	r0, r0, r0
    2c50:	0c490000 	mareq	acc0, r0, r9
    2c54:	04020000 	streq	r0, [r2], #-0
    2c58:	00085705 	andeq	r5, r8, r5, lsl #14
    2c5c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2c60:	00000829 	andeq	r0, r0, r9, lsr #16
    2c64:	10060102 	andne	r0, r6, r2, lsl #2
    2c68:	0200000a 	andeq	r0, r0, #10
    2c6c:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    2c70:	75030000 	strvc	r0, [r3, #-0]
    2c74:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2c78:	00004c28 	andeq	r4, r0, r8, lsr #24
    2c7c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2c80:	00000c09 	andeq	r0, r0, r9, lsl #24
    2c84:	00387503 	eorseq	r7, r8, r3, lsl #10
    2c88:	005d2902 	subseq	r2, sp, r2, lsl #18
    2c8c:	01020000 	mrseq	r0, (UNDEF: 2)
    2c90:	000a0e08 	andeq	r0, sl, r8, lsl #28
    2c94:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2c98:	0000095b 	andeq	r0, r0, fp, asr r9
    2c9c:	00530404 	subseq	r0, r3, r4, lsl #8
    2ca0:	87050000 	strhi	r0, [r5, -r0]
    2ca4:	01000009 	tsteq	r0, r9
    2ca8:	00963003 	addseq	r3, r6, r3
    2cac:	79060000 	stmdbvc	r6, {}	; <UNPREDICTABLE>
    2cb0:	00000003 	andeq	r0, r0, r3
    2cb4:	000cb106 	andeq	fp, ip, r6, lsl #2
    2cb8:	11060100 	mrsne	r0, (UNDEF: 22)
    2cbc:	02000002 	andeq	r0, r0, #2
    2cc0:	00064f06 	andeq	r4, r6, r6, lsl #30
    2cc4:	07000300 	streq	r0, [r0, -r0, lsl #6]
    2cc8:	00000988 	andeq	r0, r0, r8, lsl #19
    2ccc:	00713703 	rsbseq	r3, r1, r3, lsl #14
    2cd0:	6b080000 	blvs	202cd8 <__Stack_Size+0x2028d8>
    2cd4:	b0000000 	andlt	r0, r0, r0
    2cd8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2cdc:	00000041 	andeq	r0, r0, r1, asr #32
    2ce0:	a1040400 	tstge	r4, r0, lsl #8
    2ce4:	0a000000 	beq	2cec <__Stack_Size+0x28ec>
    2ce8:	000013e2 	andeq	r1, r0, r2, ror #7
    2cec:	537f0330 	cmnpl	pc, #48, 6	; 0xc0000000
    2cf0:	0b000001 	bleq	2cfc <__Stack_Size+0x28fc>
    2cf4:	00002965 	andeq	r2, r0, r5, ror #18
    2cf8:	01548103 	cmpeq	r4, r3, lsl #2
    2cfc:	0b000000 	bleq	2d04 <__Stack_Size+0x2904>
    2d00:	000016d5 	ldrdeq	r1, [r0], -r5
    2d04:	01548203 	cmpeq	r4, r3, lsl #4
    2d08:	0b040000 	bleq	102d10 <__Stack_Size+0x102910>
    2d0c:	00001490 	muleq	r0, r0, r4
    2d10:	01548503 	cmpeq	r4, r3, lsl #10
    2d14:	0b080000 	bleq	202d1c <__Stack_Size+0x20291c>
    2d18:	0000143b 	andeq	r1, r0, fp, lsr r4
    2d1c:	01548603 	cmpeq	r4, r3, lsl #12
    2d20:	0b0c0000 	bleq	302d28 <__Stack_Size+0x302928>
    2d24:	00001463 	andeq	r1, r0, r3, ror #8
    2d28:	01699803 	cmneq	r9, r3, lsl #16
    2d2c:	0b100000 	bleq	402d34 <__Stack_Size+0x402934>
    2d30:	00001406 	andeq	r1, r0, r6, lsl #8
    2d34:	0169a303 	cmneq	r9, r3, lsl #6
    2d38:	0b140000 	bleq	502d40 <__Stack_Size+0x502940>
    2d3c:	00001474 	andeq	r1, r0, r4, ror r4
    2d40:	0183ad03 	orreq	sl, r3, r3, lsl #26
    2d44:	0b180000 	bleq	602d4c <__Stack_Size+0x60294c>
    2d48:	000016a1 	andeq	r1, r0, r1, lsr #13
    2d4c:	00b0af03 	adcseq	sl, r0, r3, lsl #30
    2d50:	0b1c0000 	bleq	702d58 <__Stack_Size+0x702958>
    2d54:	000019e4 	andeq	r1, r0, r4, ror #19
    2d58:	00b0b003 	adcseq	fp, r0, r3
    2d5c:	0b200000 	bleq	802d64 <__Stack_Size+0x802964>
    2d60:	000018e2 	andeq	r1, r0, r2, ror #17
    2d64:	00b0b103 	adcseq	fp, r0, r3, lsl #2
    2d68:	0b240000 	bleq	902d70 <__Stack_Size+0x902970>
    2d6c:	000013ef 	andeq	r1, r0, pc, ror #7
    2d70:	0189b503 	orreq	fp, r9, r3, lsl #10
    2d74:	0b280000 	bleq	a02d7c <__Stack_Size+0xa0297c>
    2d78:	00003743 	andeq	r3, r0, r3, asr #14
    2d7c:	0053b703 	subseq	fp, r3, r3, lsl #14
    2d80:	002c0000 	eoreq	r0, ip, r0
    2d84:	5304040c 	movwpl	r0, #17420	; 0x440c
    2d88:	08000001 	stmdaeq	r0, {r0}
    2d8c:	00000096 	muleq	r0, r6, r0
    2d90:	00000169 	andeq	r0, r0, r9, ror #2
    2d94:	00005309 	andeq	r5, r0, r9, lsl #6
    2d98:	04040000 	streq	r0, [r4], #-0
    2d9c:	0000015a 	andeq	r0, r0, sl, asr r1
    2da0:	00009608 	andeq	r9, r0, r8, lsl #12
    2da4:	00018300 	andeq	r8, r1, r0, lsl #6
    2da8:	00530900 	subseq	r0, r3, r0, lsl #18
    2dac:	53090000 	movwpl	r0, #36864	; 0x9000
    2db0:	00000000 	andeq	r0, r0, r0
    2db4:	016f0404 	cmneq	pc, r4, lsl #8
    2db8:	040d0000 	streq	r0, [sp], #-0
    2dbc:	0013e307 	andseq	lr, r3, r7, lsl #6
    2dc0:	b6b90300 	ldrtlt	r0, [r9], r0, lsl #6
    2dc4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2dc8:	00001073 	andeq	r1, r0, r3, ror r0
    2dcc:	0dc43e01 	stcleq	14, cr3, [r4, #4]
    2dd0:	006c0800 	rsbeq	r0, ip, r0, lsl #16
    2dd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    2dd8:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
    2ddc:	000df20f 	andeq	pc, sp, pc, lsl #4
    2de0:	00021e08 	andeq	r1, r2, r8, lsl #28
    2de4:	29100000 	ldmdbcs	r0, {}	; <UNPREDICTABLE>
    2de8:	01000014 	tsteq	r0, r4, lsl r0
    2dec:	0001c61a 	andeq	ip, r1, sl, lsl r6
    2df0:	e6030500 	str	r0, [r3], -r0, lsl #10
    2df4:	11200006 	teqne	r0, r6
    2df8:	00000041 	andeq	r0, r0, r1, asr #32
    2dfc:	00141912 	andseq	r1, r4, r2, lsl r9
    2e00:	8bee0300 	blhi	ffb83a08 <SCS_BASE+0x1fb75a08>
    2e04:	10000001 	andne	r0, r0, r1
    2e08:	0000142f 	andeq	r1, r0, pc, lsr #8
    2e0c:	01e71b01 	mvneq	r1, r1, lsl #22
    2e10:	03050000 	movweq	r0, #20480	; 0x5000
    2e14:	20000118 	andcs	r0, r0, r8, lsl r1
    2e18:	00005311 	andeq	r5, r0, r1, lsl r3
    2e1c:	01541300 	cmpeq	r4, r0, lsl #6
    2e20:	01fc0000 	mvnseq	r0, r0
    2e24:	64140000 	ldrvs	r0, [r4], #-0
    2e28:	06000000 	streq	r0, [r0], -r0
    2e2c:	144e1000 	strbne	r1, [lr], #-0
    2e30:	25010000 	strcs	r0, [r1, #-0]
    2e34:	000001ec 	andeq	r0, r0, ip, ror #3
    2e38:	00380305 	eorseq	r0, r8, r5, lsl #6
    2e3c:	fb102000 	blx	40ae46 <__Stack_Size+0x40aa46>
    2e40:	01000013 	tsteq	r0, r3, lsl r0
    2e44:	0001ec30 	andeq	lr, r1, r0, lsr ip
    2e48:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    2e4c:	15200000 	strne	r0, [r0, #-0]!
    2e50:	000014a2 	andeq	r1, r0, r2, lsr #9
    2e54:	55001a04 	strpl	r1, [r0, #-2564]	; 0xa04
    2e58:	0400000b 	streq	r0, [r0], #-11
    2e5c:	0008c300 	andeq	ip, r8, r0, lsl #6
    2e60:	29010400 	stmdbcs	r1, {sl}
    2e64:	01000000 	mrseq	r0, (UNDEF: 0)
    2e68:	00001547 	andeq	r1, r0, r7, asr #10
    2e6c:	000003c2 	andeq	r0, r0, r2, asr #7
    2e70:	00000380 	andeq	r0, r0, r0, lsl #7
    2e74:	00000000 	andeq	r0, r0, r0
    2e78:	00000cdb 	ldrdeq	r0, [r0], -fp
    2e7c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    2e80:	02000008 	andeq	r0, r0, #8
    2e84:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    2e88:	01020000 	mrseq	r0, (UNDEF: 2)
    2e8c:	000a1006 	andeq	r1, sl, r6
    2e90:	33750300 	cmncc	r5, #0, 6
    2e94:	27020032 	smladxcs	r2, r2, r0, r0
    2e98:	00000045 	andeq	r0, r0, r5, asr #32
    2e9c:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    2ea0:	03000009 	movweq	r0, #9
    2ea4:	00363175 	eorseq	r3, r6, r5, ror r1
    2ea8:	00572802 	subseq	r2, r7, r2, lsl #16
    2eac:	02020000 	andeq	r0, r2, #0
    2eb0:	000c0907 	andeq	r0, ip, r7, lsl #18
    2eb4:	38750300 	ldmdacc	r5!, {r8, r9}^
    2eb8:	68290200 	stmdavs	r9!, {r9}
    2ebc:	02000000 	andeq	r0, r0, #0
    2ec0:	0a0e0801 	beq	384ecc <__Stack_Size+0x384acc>
    2ec4:	04020000 	streq	r0, [r2], #-0
    2ec8:	00095b07 	andeq	r5, r9, r7, lsl #22
    2ecc:	16090400 	strne	r0, [r9], -r0, lsl #8
    2ed0:	04010000 	streq	r0, [r1], #-0
    2ed4:	00009b16 	andeq	r9, r0, r6, lsl fp
    2ed8:	17870500 	strne	r0, [r7, r0, lsl #10]
    2edc:	05000000 	streq	r0, [r0, #-0]
    2ee0:	000018a2 	andeq	r1, r0, r2, lsr #17
    2ee4:	15940501 	ldrne	r0, [r4, #1281]	; 0x501
    2ee8:	05020000 	streq	r0, [r2, #-0]
    2eec:	000019f8 	strdeq	r1, [r0], -r8
    2ef0:	e1060003 	tst	r6, r3
    2ef4:	08000014 	stmdaeq	r0, {r2, r4}
    2ef8:	00c02703 	sbceq	r2, r0, r3, lsl #14
    2efc:	50070000 	andpl	r0, r7, r0
    2f00:	03000017 	movweq	r0, #23
    2f04:	0000c029 	andeq	ip, r0, r9, lsr #32
    2f08:	db070000 	blle	1c2f10 <__Stack_Size+0x1c2b10>
    2f0c:	03000016 	movweq	r0, #22
    2f10:	00004c2a 	andeq	r4, r0, sl, lsr #24
    2f14:	08000400 	stmdaeq	r0, {sl}
    2f18:	00005e04 	andeq	r5, r0, r4, lsl #28
    2f1c:	17d20900 	ldrbne	r0, [r2, r0, lsl #18]
    2f20:	2c030000 	stccs	0, cr0, [r3], {-0}
    2f24:	0000009b 	muleq	r0, fp, r0
    2f28:	0017d109 	andseq	sp, r7, r9, lsl #2
    2f2c:	dc2c0300 	stcle	3, cr0, [ip], #-0
    2f30:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2f34:	00009b04 	andeq	r9, r0, r4, lsl #22
    2f38:	09870400 	stmibeq	r7, {sl}
    2f3c:	03010000 	movweq	r0, #4096	; 0x1000
    2f40:	00010730 	andeq	r0, r1, r0, lsr r7
    2f44:	03790500 	cmneq	r9, #0, 10
    2f48:	05000000 	streq	r0, [r0, #-0]
    2f4c:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    2f50:	02110501 	andseq	r0, r1, #4194304	; 0x400000
    2f54:	05020000 	streq	r0, [r2, #-0]
    2f58:	0000064f 	andeq	r0, r0, pc, asr #12
    2f5c:	88090003 	stmdahi	r9, {r0, r1}
    2f60:	03000009 	movweq	r0, #9
    2f64:	0000e237 	andeq	lr, r0, r7, lsr r2
    2f68:	18470600 	stmdane	r7, {r9, sl}^
    2f6c:	030c0000 	movweq	r0, #49152	; 0xc000
    2f70:	00014f3b 	andeq	r4, r1, fp, lsr pc
    2f74:	15bd0700 	ldrne	r0, [sp, #1792]!	; 0x700
    2f78:	53030000 	movwpl	r0, #12288	; 0x3000
    2f7c:	0000004c 	andeq	r0, r0, ip, asr #32
    2f80:	19930700 	ldmibne	r3, {r8, r9, sl}
    2f84:	54030000 	strpl	r0, [r3], #-0
    2f88:	0000004c 	andeq	r0, r0, ip, asr #32
    2f8c:	37460702 	strbcc	r0, [r6, -r2, lsl #14]
    2f90:	55030000 	strpl	r0, [r3, #-0]
    2f94:	0000004c 	andeq	r0, r0, ip, asr #32
    2f98:	18b60704 	ldmne	r6!, {r2, r8, r9, sl}
    2f9c:	56030000 	strpl	r0, [r3], -r0
    2fa0:	0000015e 	andeq	r0, r0, lr, asr r1
    2fa4:	c00a0008 	andgt	r0, sl, r8
    2fa8:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    2fac:	0b000001 	bleq	2fb8 <__Stack_Size+0x2bb8>
    2fb0:	0000004c 	andeq	r0, r0, ip, asr #32
    2fb4:	4f040800 	svcmi	0x00040800
    2fb8:	09000001 	stmdbeq	r0, {r0}
    2fbc:	00001848 	andeq	r1, r0, r8, asr #16
    2fc0:	01125703 	tsteq	r2, r3, lsl #14
    2fc4:	8d060000 	stchi	0, cr0, [r6, #-0]
    2fc8:	02000018 	andeq	r0, r0, #24
    2fcc:	01945b03 	orrseq	r5, r4, r3, lsl #22
    2fd0:	b5070000 	strlt	r0, [r7, #-0]
    2fd4:	03000016 	movweq	r0, #22
    2fd8:	00005e5d 	andeq	r5, r0, sp, asr lr
    2fdc:	e1070000 	mrs	r0, (UNDEF: 7)
    2fe0:	03000017 	movweq	r0, #23
    2fe4:	00005e5e 	andeq	r5, r0, lr, asr lr
    2fe8:	09000100 	stmdbeq	r0, {r8}
    2fec:	0000188e 	andeq	r1, r0, lr, lsl #17
    2ff0:	016f6003 	cmneq	pc, r3
    2ff4:	420c0000 	andmi	r0, ip, #0
    2ff8:	03020057 	movweq	r0, #8279	; 0x2057
    2ffc:	0001c365 	andeq	ip, r1, r5, ror #6
    3000:	62620d00 	rsbvs	r0, r2, #0, 26
    3004:	67030031 	smladxvs	r3, r1, r0, r0
    3008:	0000005e 	andeq	r0, r0, lr, asr r0
    300c:	62620d00 	rsbvs	r0, r2, #0, 26
    3010:	68030030 	stmdavs	r3, {r4, r5}
    3014:	0000005e 	andeq	r0, r0, lr, asr r0
    3018:	020e0001 	andeq	r0, lr, #1
    301c:	01df6203 	bicseq	r6, pc, r3, lsl #4
    3020:	770f0000 	strvc	r0, [pc, -r0]
    3024:	4c640300 	stclmi	3, cr0, [r4], #-0
    3028:	0f000000 	svceq	0x00000000
    302c:	03007762 	movweq	r7, #1890	; 0x762
    3030:	00019f6a 	andeq	r9, r1, sl, ror #30
    3034:	08090000 	stmdaeq	r9, {}	; <UNPREDICTABLE>
    3038:	0300001a 	movweq	r0, #26
    303c:	0001c36b 	andeq	ip, r1, fp, ror #6
    3040:	153a0600 	ldrne	r0, [sl, #-1536]!	; 0x600
    3044:	031c0000 	tsteq	ip, #0
    3048:	00027b6d 	andeq	r7, r2, sp, ror #22
    304c:	18f60700 	ldmne	r6!, {r8, r9, sl}^
    3050:	6f030000 	svcvs	0x00030000
    3054:	0000005e 	andeq	r0, r0, lr, asr r0
    3058:	14a90700 	strtne	r0, [r9], #1792	; 0x700
    305c:	70030000 	andvc	r0, r3, r0
    3060:	0000005e 	andeq	r0, r0, lr, asr r0
    3064:	16850701 	strne	r0, [r5], r1, lsl #14
    3068:	71030000 	mrsvc	r0, (UNDEF: 3)
    306c:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3070:	15600702 	strbne	r0, [r0, #-1794]!	; 0x702
    3074:	72030000 	andvc	r0, r3, #0
    3078:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    307c:	17650704 	strbne	r0, [r5, -r4, lsl #14]!
    3080:	73030000 	movwvc	r0, #12288	; 0x3000
    3084:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3088:	18950706 	ldmne	r5, {r1, r2, r8, r9, sl}
    308c:	75030000 	strvc	r0, [r3, #-0]
    3090:	0000005e 	andeq	r0, r0, lr, asr r0
    3094:	19830708 	stmibne	r3, {r3, r8, r9, sl}
    3098:	76030000 	strvc	r0, [r3], -r0
    309c:	0000005e 	andeq	r0, r0, lr, asr r0
    30a0:	17710709 	ldrbne	r0, [r1, -r9, lsl #14]!
    30a4:	77030000 	strvc	r0, [r3, -r0]
    30a8:	0000005e 	andeq	r0, r0, lr, asr r0
    30ac:	17bf070a 	ldrne	r0, [pc, sl, lsl #14]!
    30b0:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    30b4:	0000005e 	andeq	r0, r0, lr, asr r0
    30b8:	182e070b 	stmdane	lr!, {r0, r1, r3, r8, r9, sl}
    30bc:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    30c0:	0000005e 	andeq	r0, r0, lr, asr r0
    30c4:	1967070c 	stmdbne	r7!, {r2, r3, r8, r9, sl}^
    30c8:	7c030000 	stcvc	0, cr0, [r3], {-0}
    30cc:	00000164 	andeq	r0, r0, r4, ror #2
    30d0:	3b090010 	blcc	243118 <__Stack_Size+0x242d18>
    30d4:	03000015 	movweq	r0, #21
    30d8:	0001ea7d 	andeq	lr, r1, sp, ror sl
    30dc:	13e20600 	mvnne	r0, #0, 12
    30e0:	03300000 	teqeq	r0, #0
    30e4:	0003237f 	andeq	r2, r3, pc, ror r3
    30e8:	29650700 	stmdbcs	r5!, {r8, r9, sl}^
    30ec:	81030000 	mrshi	r0, (UNDEF: 3)
    30f0:	00000324 	andeq	r0, r0, r4, lsr #6
    30f4:	16d50700 	ldrbne	r0, [r5], r0, lsl #14
    30f8:	82030000 	andhi	r0, r3, #0
    30fc:	00000324 	andeq	r0, r0, r4, lsr #6
    3100:	14900704 	ldrne	r0, [r0], #1796	; 0x704
    3104:	85030000 	strhi	r0, [r3, #-0]
    3108:	00000324 	andeq	r0, r0, r4, lsr #6
    310c:	143b0708 	ldrtne	r0, [fp], #-1800	; 0x708
    3110:	86030000 	strhi	r0, [r3], -r0
    3114:	00000324 	andeq	r0, r0, r4, lsr #6
    3118:	1463070c 	strbtne	r0, [r3], #-1804	; 0x70c
    311c:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    3120:	00000339 	andeq	r0, r0, r9, lsr r3
    3124:	14060710 	strne	r0, [r6], #-1808	; 0x710
    3128:	a3030000 	movwge	r0, #12288	; 0x3000
    312c:	00000339 	andeq	r0, r0, r9, lsr r3
    3130:	14740714 	ldrbtne	r0, [r4], #-1812	; 0x714
    3134:	ad030000 	stcge	0, cr0, [r3, #-0]
    3138:	00000353 	andeq	r0, r0, r3, asr r3
    313c:	16a10718 	ssatne	r0, #2, r8, lsl #14
    3140:	af030000 	svcge	0x00030000
    3144:	0000015e 	andeq	r0, r0, lr, asr r1
    3148:	19e4071c 	stmibne	r4!, {r2, r3, r4, r8, r9, sl}^
    314c:	b0030000 	andlt	r0, r3, r0
    3150:	0000015e 	andeq	r0, r0, lr, asr r1
    3154:	18e20720 	stmiane	r2!, {r5, r8, r9, sl}^
    3158:	b1030000 	mrslt	r0, (UNDEF: 3)
    315c:	0000015e 	andeq	r0, r0, lr, asr r1
    3160:	13ef0724 	mvnne	r0, #36, 14	; 0x900000
    3164:	b5030000 	strlt	r0, [r3, #-0]
    3168:	00000359 	andeq	r0, r0, r9, asr r3
    316c:	37430728 	strbcc	r0, [r3, -r8, lsr #14]
    3170:	b7030000 	strlt	r0, [r3, -r0]
    3174:	0000005e 	andeq	r0, r0, lr, asr r0
    3178:	0810002c 	ldmdaeq	r0, {r2, r3, r5}
    317c:	00032304 	andeq	r2, r3, r4, lsl #6
    3180:	01070a00 	tsteq	r7, r0, lsl #20
    3184:	03390000 	teqeq	r9, #0
    3188:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    318c:	00000000 	andeq	r0, r0, r0
    3190:	032a0408 	teqeq	sl, #8, 8	; 0x8000000
    3194:	070a0000 	streq	r0, [sl, -r0]
    3198:	53000001 	movwpl	r0, #1
    319c:	0b000003 	bleq	31b0 <__Stack_Size+0x2db0>
    31a0:	0000005e 	andeq	r0, r0, lr, asr r0
    31a4:	00005e0b 	andeq	r5, r0, fp, lsl #28
    31a8:	04080000 	streq	r0, [r8], #-0
    31ac:	0000033f 	andeq	r0, r0, pc, lsr r3
    31b0:	e3090411 	movw	r0, #37905	; 0x9411
    31b4:	03000013 	movweq	r0, #19
    31b8:	000286b9 			; <UNDEFINED> instruction: 0x000286b9
    31bc:	14fb0600 	ldrbtne	r0, [fp], #1536	; 0x600
    31c0:	03240000 	teqeq	r4, #0
    31c4:	0003dfbb 			; <UNDEFINED> instruction: 0x0003dfbb
    31c8:	17fd0700 	ldrbne	r0, [sp, r0, lsl #14]!
    31cc:	bd030000 	stclt	0, cr0, [r3, #-0]
    31d0:	00000324 	andeq	r0, r0, r4, lsr #6
    31d4:	16f90700 	ldrbtne	r0, [r9], r0, lsl #14
    31d8:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    31dc:	00000324 	andeq	r0, r0, r4, lsr #6
    31e0:	165d0704 	ldrbne	r0, [sp], -r4, lsl #14
    31e4:	bf030000 	svclt	0x00030000
    31e8:	00000324 	andeq	r0, r0, r4, lsr #6
    31ec:	170f0708 	strne	r0, [pc, -r8, lsl #14]
    31f0:	c0030000 	andgt	r0, r3, r0
    31f4:	00000324 	andeq	r0, r0, r4, lsr #6
    31f8:	1513070c 	ldrne	r0, [r3, #-1804]	; 0x70c
    31fc:	c1030000 	mrsgt	r0, (UNDEF: 3)
    3200:	00000324 	andeq	r0, r0, r4, lsr #6
    3204:	18bf0710 	ldmne	pc!, {r4, r8, r9, sl}	; <UNPREDICTABLE>
    3208:	c2030000 	andgt	r0, r3, #0
    320c:	00000324 	andeq	r0, r0, r4, lsr #6
    3210:	199f0714 	ldmibne	pc, {r2, r4, r8, r9, sl}	; <UNPREDICTABLE>
    3214:	c3030000 	movwgt	r0, #12288	; 0x3000
    3218:	00000324 	andeq	r0, r0, r4, lsr #6
    321c:	15a70718 	strne	r0, [r7, #1816]!	; 0x718
    3220:	c4030000 	strgt	r0, [r3], #-0
    3224:	00000324 	andeq	r0, r0, r4, lsr #6
    3228:	166f071c 			; <UNDEFINED> instruction: 0x166f071c
    322c:	c5030000 	strgt	r0, [r3, #-0]
    3230:	00000324 	andeq	r0, r0, r4, lsr #6
    3234:	fc090020 	stc2	0, cr0, [r9], {32}
    3238:	03000014 	movweq	r0, #20
    323c:	000366c7 	andeq	r6, r3, r7, asr #13
    3240:	05081200 	streq	r1, [r8, #-512]	; 0x200
    3244:	00042316 	andeq	r2, r4, r6, lsl r3
    3248:	15e80700 	strbne	r0, [r8, #1792]!	; 0x700
    324c:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    3250:	0000003a 	andeq	r0, r0, sl, lsr r0
    3254:	14c20700 	strbne	r0, [r2], #1792	; 0x700
    3258:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
    325c:	0000005e 	andeq	r0, r0, lr, asr r0
    3260:	15220704 	strne	r0, [r2, #-1796]!	; 0x704
    3264:	1a050000 	bne	14326c <__Stack_Size+0x142e6c>
    3268:	0000005e 	andeq	r0, r0, lr, asr r0
    326c:	18840705 	stmne	r4, {r0, r2, r8, r9, sl}
    3270:	1b050000 	blne	143278 <__Stack_Size+0x142e78>
    3274:	0000005e 	andeq	r0, r0, lr, asr r0
    3278:	25090006 	strcs	r0, [r9, #-6]
    327c:	0500001a 	streq	r0, [r0, #-26]
    3280:	0003ea1c 	andeq	lr, r3, ip, lsl sl
    3284:	0a580400 	beq	160428c <__Stack_Size+0x1603e8c>
    3288:	06010000 	streq	r0, [r1], -r0
    328c:	00045f30 	andeq	r5, r4, r0, lsr pc
    3290:	0a9a0500 	beq	fe684698 <SCS_BASE+0x1e676698>
    3294:	05000000 	streq	r0, [r0, #-0]
    3298:	00000c1c 	andeq	r0, r0, ip, lsl ip
    329c:	060c0501 	streq	r0, [ip], -r1, lsl #10
    32a0:	05020000 	streq	r0, [r2, #-0]
    32a4:	00000c5c 	andeq	r0, r0, ip, asr ip
    32a8:	04d50503 	ldrbeq	r0, [r5], #1283	; 0x503
    32ac:	05040000 	streq	r0, [r4, #-0]
    32b0:	000009f2 	strdeq	r0, [r0], -r2
    32b4:	56130005 	ldrpl	r0, [r3], -r5
    32b8:	01000018 	tsteq	r0, r8, lsl r0
    32bc:	000e30c9 	andeq	r3, lr, r9, asr #1
    32c0:	00001808 	andeq	r1, r0, r8, lsl #16
    32c4:	809c0100 	addshi	r0, ip, r0, lsl #2
    32c8:	14000004 	strne	r0, [r0], #-4
    32cc:	00001721 	andeq	r1, r0, r1, lsr #14
    32d0:	0480cb01 	streq	ip, [r0], #2817	; 0xb01
    32d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    32d8:	00027b04 	andeq	r7, r2, r4, lsl #22
    32dc:	17271500 	strne	r1, [r7, -r0, lsl #10]!
    32e0:	db010000 	blle	432e8 <__Stack_Size+0x42ee8>
    32e4:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
    32e8:	0000000c 	andeq	r0, r0, ip
    32ec:	13159c01 	tstne	r5, #256	; 0x100
    32f0:	01000018 	tsteq	r0, r8, lsl r0
    32f4:	000e54e8 	andeq	r5, lr, r8, ror #9
    32f8:	00001408 	andeq	r1, r0, r8, lsl #8
    32fc:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    3300:	00001907 	andeq	r1, r0, r7, lsl #18
    3304:	0e68fb01 	vmuleq.f64	d31, d8, d1
    3308:	00020800 	andeq	r0, r2, r0, lsl #16
    330c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3310:	0019b716 	andseq	fp, r9, r6, lsl r7
    3314:	01080100 	mrseq	r0, (UNDEF: 24)
    3318:	00000107 	andeq	r0, r0, r7, lsl #2
    331c:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
    3320:	0000005c 	andeq	r0, r0, ip, asr r0
    3324:	05009c01 	streq	r9, [r0, #-3073]	; 0xc01
    3328:	5b170000 	blpl	5c3330 <__Stack_Size+0x5c2f30>
    332c:	01000017 	tsteq	r0, r7, lsl r0
    3330:	005e0108 	subseq	r0, lr, r8, lsl #2
    3334:	07e60000 	strbeq	r0, [r6, r0]!
    3338:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
    333c:	01000018 	tsteq	r0, r8, lsl r0
    3340:	015e010d 	cmpeq	lr, sp, lsl #2
    3344:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    3348:	b2190000 	andslt	r0, r9, #0
    334c:	1a08000e 	bne	20338c <__Stack_Size+0x202f8c>
    3350:	74025001 	strvc	r5, [r2], #-1
    3354:	16000000 	strne	r0, [r0], -r0
    3358:	00001576 	andeq	r1, r0, r6, ror r5
    335c:	07013401 	streq	r3, [r1, -r1, lsl #8]
    3360:	c8000001 	stmdagt	r0, {r0}
    3364:	2408000e 	strcs	r0, [r8], #-14
    3368:	01000000 	mrseq	r0, (UNDEF: 0)
    336c:	00052b9c 	muleq	r5, ip, fp
    3370:	175b1700 	ldrbne	r1, [fp, -r0, lsl #14]
    3374:	34010000 	strcc	r0, [r1], #-0
    3378:	00005e01 	andeq	r5, r0, r1, lsl #28
    337c:	00086200 	andeq	r6, r8, r0, lsl #4
    3380:	34160000 	ldrcc	r0, [r6], #-0
    3384:	01000019 	tsteq	r0, r9, lsl r0
    3388:	0107018e 	smlabbeq	r7, lr, r1, r0
    338c:	0eec0000 	cdpeq	0, 14, cr0, cr12, cr0, {0}
    3390:	00100800 	andseq	r0, r0, r0, lsl #16
    3394:	9c010000 	stcls	0, cr0, [r1], {-0}
    3398:	00000564 	andeq	r0, r0, r4, ror #10
    339c:	0017c717 	andseq	ip, r7, r7, lsl r7
    33a0:	018e0100 	orreq	r0, lr, r0, lsl #2
    33a4:	0000005e 	andeq	r0, r0, lr, asr r0
    33a8:	0000089c 	muleq	r0, ip, r8
    33ac:	0018361b 	andseq	r3, r8, fp, lsl r6
    33b0:	018e0100 	orreq	r0, lr, r0, lsl #2
    33b4:	0000005e 	andeq	r0, r0, lr, asr r0
    33b8:	16005101 	strne	r5, [r0], -r1, lsl #2
    33bc:	00001634 	andeq	r1, r0, r4, lsr r6
    33c0:	c001a301 	andgt	sl, r1, r1, lsl #6
    33c4:	fc000000 	stc2	0, cr0, [r0], {-0}
    33c8:	1808000e 	stmdane	r8, {r1, r2, r3}
    33cc:	01000000 	mrseq	r0, (UNDEF: 0)
    33d0:	00058f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    33d4:	3d321700 	ldccc	7, cr1, [r2, #-0]
    33d8:	a3010000 	movwge	r0, #4096	; 0x1000
    33dc:	00004c01 	andeq	r4, r0, r1, lsl #24
    33e0:	0008d600 	andeq	sp, r8, r0, lsl #12
    33e4:	a0160000 	andsge	r0, r6, r0
    33e8:	01000017 	tsteq	r0, r7, lsl r0
    33ec:	00c001c1 	sbceq	r0, r0, r1, asr #3
    33f0:	0f140000 	svceq	0x00140000
    33f4:	002c0800 	eoreq	r0, ip, r0, lsl #16
    33f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    33fc:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    3400:	003d3217 	eorseq	r3, sp, r7, lsl r2
    3404:	01c10100 	biceq	r0, r1, r0, lsl #2
    3408:	0000004c 	andeq	r0, r0, ip, asr #32
    340c:	000008f7 	strdeq	r0, [r0], -r7
    3410:	1a0f1300 	bne	3c8018 <__Stack_Size+0x3c7c18>
    3414:	6a010000 	bvs	4341c <__Stack_Size+0x4301c>
    3418:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
    341c:	00000024 	andeq	r0, r0, r4, lsr #32
    3420:	05eb9c01 	strbeq	r9, [fp, #3073]!	; 0xc01
    3424:	461c0000 	ldrmi	r0, [ip], -r0
    3428:	5408000f 	strpl	r0, [r8], #-15
    342c:	1c00000a 	stcne	0, cr0, [r0], {10}
    3430:	08000f52 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, fp}
    3434:	00000a5b 	andeq	r0, r0, fp, asr sl
    3438:	000f561c 	andeq	r5, pc, ip, lsl r6	; <UNPREDICTABLE>
    343c:	000a6608 	andeq	r6, sl, r8, lsl #12
    3440:	c4130000 	ldrgt	r0, [r3], #-0
    3444:	01000016 	tsteq	r0, r6, lsl r0
    3448:	000f6484 	andeq	r6, pc, r4, lsl #9
    344c:	0000e008 	andeq	lr, r0, r8
    3450:	129c0100 	addsne	r0, ip, #0, 2
    3454:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    3458:	08000f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp}
    345c:	00000a71 	andeq	r0, r0, r1, ror sl
    3460:	00000614 	andeq	r0, r0, r4, lsl r6
    3464:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3468:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    346c:	08000f86 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, fp}
    3470:	00000a83 	andeq	r0, r0, r3, lsl #21
    3474:	0000062f 	andeq	r0, r0, pc, lsr #12
    3478:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    347c:	1a02000a 	bne	834ac <__Stack_Size+0x830ac>
    3480:	74025001 	strvc	r5, [r2], #-1
    3484:	8e1d0000 	cdphi	0, 1, cr0, cr13, cr0, {0}
    3488:	9a08000f 	bls	2034cc <__Stack_Size+0x2030cc>
    348c:	4800000a 	stmdami	r0, {r1, r3}
    3490:	1a000006 	bne	34b0 <__Stack_Size+0x30b0>
    3494:	40015101 	andmi	r5, r1, r1, lsl #2
    3498:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    349c:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34a0:	08000f96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, sl, fp}
    34a4:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    34a8:	00000662 	andeq	r0, r0, r2, ror #12
    34ac:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    34b0:	011a4008 	tsteq	sl, r8
    34b4:	00740250 	rsbseq	r0, r4, r0, asr r2
    34b8:	0f9e1d00 	svceq	0x009e1d00
    34bc:	0ac80800 	beq	ff2054c4 <SCS_BASE+0x1f1f74c4>
    34c0:	067c0000 	ldrbteq	r0, [ip], -r0
    34c4:	011a0000 	tsteq	sl, r0
    34c8:	80080251 	andhi	r0, r8, r1, asr r2
    34cc:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    34d0:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34d4:	08000fa4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, fp}
    34d8:	00000adf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    34dc:	00000690 	muleq	r0, r0, r6
    34e0:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    34e4:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34e8:	08000fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp}
    34ec:	00000af1 	strdeq	r0, [r0], -r1
    34f0:	000006a4 	andeq	r0, r0, r4, lsr #13
    34f4:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    34f8:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34fc:	08000fb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, sl, fp}
    3500:	00000b08 	andeq	r0, r0, r8, lsl #22
    3504:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    3508:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    350c:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    3510:	08000fbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp}
    3514:	00000a83 	andeq	r0, r0, r3, lsl #21
    3518:	000006d1 	ldrdeq	r0, [r0], -r1
    351c:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3520:	011a0074 	tsteq	sl, r4, ror r0
    3524:	00310150 	eorseq	r0, r1, r0, asr r1
    3528:	000fc61d 	andeq	ip, pc, sp, lsl r6	; <UNPREDICTABLE>
    352c:	000ac808 	andeq	ip, sl, r8, lsl #16
    3530:	0006ea00 	andeq	lr, r6, r0, lsl #20
    3534:	51011a00 	tstpl	r1, r0, lsl #20
    3538:	1ac00802 	bne	ff005548 <SCS_BASE+0x1eff7548>
    353c:	31015001 	tstcc	r1, r1
    3540:	0fce1d00 	svceq	0x00ce1d00
    3544:	0a9a0800 	beq	fe68554c <SCS_BASE+0x1e67754c>
    3548:	07030000 	streq	r0, [r3, -r0]
    354c:	011a0000 	tsteq	sl, r0
    3550:	20080251 	andcs	r0, r8, r1, asr r2
    3554:	0150011a 	cmpeq	r0, sl, lsl r1
    3558:	d61d0031 			; <UNDEFINED> instruction: 0xd61d0031
    355c:	1a08000f 	bne	2035a0 <__Stack_Size+0x2031a0>
    3560:	1c00000b 	stcne	0, cr0, [r0], {11}
    3564:	1a000007 	bne	3588 <__Stack_Size+0x3188>
    3568:	74025101 	strvc	r5, [r2], #-257	; 0x101
    356c:	50011a00 	andpl	r1, r1, r0, lsl #20
    3570:	1d003101 	stfnes	f3, [r0, #-4]
    3574:	08000fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp}
    3578:	00000a83 	andeq	r0, r0, r3, lsl #21
    357c:	00000736 	andeq	r0, r0, r6, lsr r7
    3580:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    3584:	1a06000a 	bne	1835b4 <__Stack_Size+0x1831b4>
    3588:	32015001 	andcc	r5, r1, #1
    358c:	0fea1d00 	svceq	0x00ea1d00
    3590:	0ac80800 	beq	ff205598 <SCS_BASE+0x1f1f7598>
    3594:	07500000 	ldrbeq	r0, [r0, -r0]
    3598:	011a0000 	tsteq	sl, r0
    359c:	000a0351 	andeq	r0, sl, r1, asr r3
    35a0:	50011a01 	andpl	r1, r1, r1, lsl #20
    35a4:	1d003201 	sfmne	f3, 4, [r0, #-4]
    35a8:	08000ff2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp}
    35ac:	00000b1a 	andeq	r0, r0, sl, lsl fp
    35b0:	00000769 	andeq	r0, r0, r9, ror #14
    35b4:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    35b8:	011a0074 	tsteq	sl, r4, ror r0
    35bc:	00320150 	eorseq	r0, r2, r0, asr r1
    35c0:	000ffa1d 	andeq	pc, pc, sp, lsl sl	; <UNPREDICTABLE>
    35c4:	000a9a08 	andeq	r9, sl, r8, lsl #20
    35c8:	00078200 	andeq	r8, r7, r0, lsl #4
    35cc:	51011a00 	tstpl	r1, r0, lsl #20
    35d0:	1a200802 	bne	8055e0 <__Stack_Size+0x8051e0>
    35d4:	32015001 	andcc	r5, r1, #1
    35d8:	10021d00 	andne	r1, r2, r0, lsl #26
    35dc:	0a830800 	beq	fe0c55e4 <SCS_BASE+0x1e0b75e4>
    35e0:	079b0000 	ldreq	r0, [fp, r0]
    35e4:	011a0000 	tsteq	sl, r0
    35e8:	00740251 	rsbseq	r0, r4, r1, asr r2
    35ec:	0150011a 	cmpeq	r0, sl, lsl r1
    35f0:	0c1d0033 	ldceq	0, cr0, [sp], {51}	; 0x33
    35f4:	b1080010 	tstlt	r8, r0, lsl r0
    35f8:	b500000a 	strlt	r0, [r0, #-10]
    35fc:	1a000007 	bne	3620 <__Stack_Size+0x3220>
    3600:	0a035101 	beq	d7a0c <__Stack_Size+0xd760c>
    3604:	011a0110 	tsteq	sl, r0, lsl r1
    3608:	00330150 	eorseq	r0, r3, r0, asr r1
    360c:	0010141d 	andseq	r1, r0, sp, lsl r4
    3610:	000af108 	andeq	pc, sl, r8, lsl #2
    3614:	0007ce00 	andeq	ip, r7, r0, lsl #28
    3618:	51011a00 	tstpl	r1, r0, lsl #20
    361c:	1a400802 	bne	100562c <__Stack_Size+0x100522c>
    3620:	33015001 	movwcc	r5, #4097	; 0x1001
    3624:	101e1d00 	andsne	r1, lr, r0, lsl #26
    3628:	0b1a0800 	bleq	685630 <__Stack_Size+0x685230>
    362c:	07e80000 	strbeq	r0, [r8, r0]!
    3630:	011a0000 	tsteq	sl, r0
    3634:	000a0351 	andeq	r0, sl, r1, asr r3
    3638:	50011a30 	andpl	r1, r1, r0, lsr sl
    363c:	1d003301 	stcne	3, cr3, [r0, #-4]
    3640:	08001026 	stmdaeq	r0, {r1, r2, r5, ip}
    3644:	00000a9a 	muleq	r0, sl, sl
    3648:	00000801 	andeq	r0, r0, r1, lsl #16
    364c:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3650:	011a0074 	tsteq	sl, r4, ror r0
    3654:	00330150 	eorseq	r0, r3, r0, asr r1
    3658:	00102c1e 	andseq	r2, r0, lr, lsl ip
    365c:	000b3108 	andeq	r3, fp, r8, lsl #2
    3660:	50011a00 	andpl	r1, r1, r0, lsl #20
    3664:	00007402 	andeq	r7, r0, r2, lsl #8
    3668:	16901600 	ldrne	r1, [r0], r0, lsl #12
    366c:	5d010000 	stcpl	0, cr0, [r1, #-0]
    3670:	0000c001 	andeq	ip, r0, r1
    3674:	00104400 	andseq	r4, r0, r0, lsl #8
    3678:	00000c08 	andeq	r0, r0, r8, lsl #24
    367c:	509c0100 	addspl	r0, ip, r0, lsl #2
    3680:	17000008 	strne	r0, [r0, -r8]
    3684:	00003d32 	andeq	r3, r0, r2, lsr sp
    3688:	4c015d01 	stcmi	13, cr5, [r1], {1}
    368c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3690:	1f000009 	svcne	0x00000009
    3694:	0800104a 	stmdaeq	r0, {r1, r3, r6, ip}
    3698:	00000b42 	andeq	r0, r0, r2, asr #22
    369c:	0551011a 	ldrbeq	r0, [r1, #-282]	; 0x11a
    36a0:	00008c03 	andeq	r8, r0, r3, lsl #24
    36a4:	16000020 	strne	r0, [r0], -r0, lsr #32
    36a8:	000019d3 	ldrdeq	r1, [r0], -r3
    36ac:	c0016a01 	andgt	r6, r1, r1, lsl #20
    36b0:	50000000 	andpl	r0, r0, r0
    36b4:	0c080010 	stceq	0, cr0, [r8], {16}
    36b8:	01000000 	mrseq	r0, (UNDEF: 0)
    36bc:	00088e9c 	muleq	r8, ip, lr
    36c0:	3d321700 	ldccc	7, cr1, [r2, #-0]
    36c4:	6a010000 	bvs	436cc <__Stack_Size+0x432cc>
    36c8:	00004c01 	andeq	r4, r0, r1, lsl #24
    36cc:	00093900 	andeq	r3, r9, r0, lsl #18
    36d0:	10561f00 	subsne	r1, r6, r0, lsl #30
    36d4:	0b420800 	bleq	10856dc <__Stack_Size+0x10852dc>
    36d8:	011a0000 	tsteq	sl, r0
    36dc:	94030551 	strls	r0, [r3], #-1361	; 0x551
    36e0:	00200000 	eoreq	r0, r0, r0
    36e4:	18d11600 	ldmne	r1, {r9, sl, ip}^
    36e8:	77010000 	strvc	r0, [r1, -r0]
    36ec:	0000c001 	andeq	ip, r0, r1
    36f0:	00105c00 	andseq	r5, r0, r0, lsl #24
    36f4:	00002008 	andeq	r2, r0, r8
    36f8:	d29c0100 	addsle	r0, ip, #0, 2
    36fc:	17000008 	strne	r0, [r0, -r8]
    3700:	00003d32 	andeq	r3, r0, r2, lsr sp
    3704:	4c017701 	stcmi	7, cr7, [r1], {1}
    3708:	5a000000 	bpl	3710 <__Stack_Size+0x3310>
    370c:	18000009 	stmdane	r0, {r0, r3}
    3710:	00001798 	muleq	r0, r8, r7
    3714:	5e017a01 	vmlapl.f32	s14, s2, s2
    3718:	94000000 	strls	r0, [r0], #-0
    371c:	20000009 	andcs	r0, r0, r9
    3720:	08001070 	stmdaeq	r0, {r4, r5, r6, ip}
    3724:	00000b42 	andeq	r0, r0, r2, asr #22
    3728:	14192100 	ldrne	r2, [r9], #-256	; 0x100
    372c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    3730:	0000035b 	andeq	r0, r0, fp, asr r3
    3734:	005c0305 	subseq	r0, ip, r5, lsl #6
    3738:	64212000 	strtvs	r2, [r1], #-0
    373c:	01000035 	tsteq	r0, r5, lsr r0
    3740:	0003df3e 	andeq	sp, r3, lr, lsr pc
    3744:	bc030500 	cfstr32lt	mvfx0, [r3], {-0}
    3748:	21200000 	teqcs	r0, r0
    374c:	000015f0 	strdeq	r1, [r0], -r0
    3750:	01942801 	orrseq	r2, r4, r1, lsl #16
    3754:	03050000 	movweq	r0, #20480	; 0x5000
    3758:	200000e0 	andcs	r0, r0, r0, ror #1
    375c:	00195b22 	andseq	r5, r9, r2, lsr #22
    3760:	7bf10300 	blvc	ffc44368 <SCS_BASE+0x1fc36368>
    3764:	22000002 	andcs	r0, r0, #2
    3768:	000015c9 	andeq	r1, r0, r9, asr #11
    376c:	04802207 	streq	r2, [r0], #519	; 0x207
    3770:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3774:	2b000000 	blcs	377c <__Stack_Size+0x337c>
    3778:	24000009 	strcs	r0, [r0], #-9
    377c:	0000006f 	andeq	r0, r0, pc, rrx
    3780:	bd220011 	stclt	0, cr0, [r2, #-68]!	; 0xffffffbc
    3784:	08000012 	stmdaeq	r0, {r1, r4}
    3788:	00093637 	andeq	r3, r9, r7, lsr r6
    378c:	091b2500 	ldmdbeq	fp, {r8, sl, sp}
    3790:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3794:	4b000000 	blmi	379c <__Stack_Size+0x339c>
    3798:	24000009 	strcs	r0, [r0], #-9
    379c:	0000006f 	andeq	r0, r0, pc, rrx
    37a0:	1c220042 	stcne	0, cr0, [r2], #-264	; 0xfffffef8
    37a4:	08000013 	stmdaeq	r0, {r0, r1, r4}
    37a8:	00095638 	andeq	r5, r9, r8, lsr r6
    37ac:	093b2500 	ldmdbeq	fp!, {r8, sl, sp}
    37b0:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    37b4:	6b000000 	blvs	37bc <__Stack_Size+0x33bc>
    37b8:	24000009 	strcs	r0, [r0], #-9
    37bc:	0000006f 	andeq	r0, r0, pc, rrx
    37c0:	df220003 	svcle	0x00220003
    37c4:	08000012 	stmdaeq	r0, {r1, r4}
    37c8:	0009763a 	andeq	r7, r9, sl, lsr r6
    37cc:	095b2500 	ldmdbeq	fp, {r8, sl, sp}^
    37d0:	9f220000 	svcls	0x00220000
    37d4:	08000012 	stmdaeq	r0, {r1, r4}
    37d8:	0009863b 	andeq	r8, r9, fp, lsr r6
    37dc:	091b2500 	ldmdbeq	fp, {r8, sl, sp}
    37e0:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    37e4:	9b000000 	blls	37ec <__Stack_Size+0x33ec>
    37e8:	24000009 	strcs	r0, [r0], #-9
    37ec:	0000006f 	andeq	r0, r0, pc, rrx
    37f0:	fd220033 	stc2	0, cr0, [r2, #-204]!	; 0xffffff34
    37f4:	08000012 	stmdaeq	r0, {r1, r4}
    37f8:	0009a63c 	andeq	sl, r9, ip, lsr r6
    37fc:	098b2500 	stmibeq	fp, {r8, sl, sp}
    3800:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3804:	bb000000 	bllt	380c <__Stack_Size+0x340c>
    3808:	24000009 	strcs	r0, [r0], #-9
    380c:	0000006f 	andeq	r0, r0, pc, rrx
    3810:	81220019 	teqhi	r2, r9, lsl r0
    3814:	08000012 	stmdaeq	r0, {r1, r4}
    3818:	0009ab3d 	andeq	sl, r9, sp, lsr fp
    381c:	14ad2100 	strtne	r2, [sp], #256	; 0x100
    3820:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    3824:	0000005e 	andeq	r0, r0, lr, asr r0
    3828:	011c0305 	tsteq	ip, r5, lsl #6
    382c:	dd222000 	stcle	0, cr2, [r2, #-0]
    3830:	01000003 	tsteq	r0, r3
    3834:	0009e21a 	andeq	lr, r9, sl, lsl r2
    3838:	003a2600 	eorseq	r2, sl, r0, lsl #12
    383c:	6b210000 	blvs	843844 <__Stack_Size+0x843444>
    3840:	01000015 	tsteq	r0, r5, lsl r0
    3844:	0004231c 	andeq	r2, r4, ip, lsl r3
    3848:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    384c:	21200000 	teqcs	r0, r0
    3850:	00001749 	andeq	r1, r0, r9, asr #14
    3854:	00c64b01 	sbceq	r4, r6, r1, lsl #22
    3858:	03050000 	movweq	r0, #20480	; 0x5000
    385c:	2000008c 	andcs	r0, r0, ip, lsl #1
    3860:	00197121 	andseq	r7, r9, r1, lsr #2
    3864:	c6510100 	ldrbgt	r0, [r1], -r0, lsl #2
    3868:	05000000 	streq	r0, [r0, #-0]
    386c:	00009403 	andeq	r9, r0, r3, lsl #8
    3870:	00c62320 	sbceq	r2, r6, r0, lsr #6
    3874:	0a2a0000 	beq	a8387c <__Stack_Size+0xa8347c>
    3878:	6f240000 	svcvs	0x00240000
    387c:	03000000 	movweq	r0, #0
    3880:	15d62100 	ldrbne	r2, [r6, #256]	; 0x100
    3884:	57010000 	strpl	r0, [r1, -r0]
    3888:	00000a1a 	andeq	r0, r0, sl, lsl sl
    388c:	009c0305 	addseq	r0, ip, r5, lsl #6
    3890:	b5272000 	strlt	r2, [r7, #-0]!
    3894:	01000014 	tsteq	r0, r4, lsl r0
    3898:	0a4d0107 	beq	1343cbc <__Stack_Size+0x13438bc>
    389c:	03050000 	movweq	r0, #20480	; 0x5000
    38a0:	20000120 	andcs	r0, r0, r0, lsr #2
    38a4:	69050428 	stmdbvs	r5, {r3, r5, sl}
    38a8:	2900746e 	stmdbcs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    38ac:	00001552 	andeq	r1, r0, r2, asr r5
    38b0:	f52a5406 			; <UNDEFINED> instruction: 0xf52a5406
    38b4:	06000017 			; <UNDEFINED> instruction: 0x06000017
    38b8:	00010744 	andeq	r0, r1, r4, asr #14
    38bc:	152d2a00 	strne	r2, [sp, #-2560]!	; 0xa00
    38c0:	1a090000 	bne	2438c8 <__Stack_Size+0x2434c8>
    38c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    38c8:	0016532b 	andseq	r5, r6, fp, lsr #6
    38cc:	02620a00 	rsbeq	r0, r2, #0, 20
    38d0:	00000a83 	andeq	r0, r0, r3, lsl #21
    38d4:	00004c0b 	andeq	r4, r0, fp, lsl #24
    38d8:	d72b0000 	strle	r0, [fp, -r0]!
    38dc:	0a000014 	beq	3934 <__Stack_Size+0x3534>
    38e0:	0a9a026a 	beq	fe684290 <SCS_BASE+0x1e676290>
    38e4:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    38e8:	0b000000 	bleq	38f0 <__Stack_Size+0x34f0>
    38ec:	0000004c 	andeq	r0, r0, ip, asr #32
    38f0:	14c92b00 	strbne	r2, [r9], #2816	; 0xb00
    38f4:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
    38f8:	000ab102 	andeq	fp, sl, r2, lsl #2
    38fc:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3900:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3904:	00000000 	andeq	r0, r0, r0
    3908:	0014ef2b 	andseq	lr, r4, fp, lsr #30
    390c:	02840a00 	addeq	r0, r4, #0, 20
    3910:	00000ac8 	andeq	r0, r0, r8, asr #21
    3914:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3918:	004c0b00 	subeq	r0, ip, r0, lsl #22
    391c:	2b000000 	blcs	3924 <__Stack_Size+0x3524>
    3920:	000015fd 	strdeq	r1, [r0], -sp
    3924:	df02830a 	svcle	0x0002830a
    3928:	0b00000a 	bleq	3958 <__Stack_Size+0x3558>
    392c:	0000005e 	andeq	r0, r0, lr, asr r0
    3930:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3934:	232b0000 	teqcs	fp, #0
    3938:	0a000019 	beq	39a4 <__Stack_Size+0x35a4>
    393c:	0af10278 	beq	ffc44324 <SCS_BASE+0x1fc36324>
    3940:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3944:	00000000 	andeq	r0, r0, r0
    3948:	001a312b 	andseq	r3, sl, fp, lsr #2
    394c:	02890a00 	addeq	r0, r9, #0, 20
    3950:	00000b08 	andeq	r0, r0, r8, lsl #22
    3954:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3958:	004c0b00 	subeq	r0, ip, r0, lsl #22
    395c:	2b000000 	blcs	3964 <__Stack_Size+0x3564>
    3960:	000013c7 	andeq	r1, r0, r7, asr #7
    3964:	1a02720a 	bne	a0194 <__Stack_Size+0x9fd94>
    3968:	0b00000b 	bleq	399c <__Stack_Size+0x359c>
    396c:	0000005e 	andeq	r0, r0, lr, asr r0
    3970:	16eb2b00 	strbtne	r2, [fp], r0, lsl #22
    3974:	6d0a0000 	stcvs	0, cr0, [sl, #-0]
    3978:	000b3102 	andeq	r3, fp, r2, lsl #2
    397c:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3980:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3984:	00000000 	andeq	r0, r0, r0
    3988:	0016742c 	andseq	r7, r6, ip, lsr #8
    398c:	42eb0300 	rscmi	r0, fp, #0, 6
    3990:	0b00000b 	bleq	39c4 <__Stack_Size+0x35c4>
    3994:	0000005e 	andeq	r0, r0, lr, asr r0
    3998:	16192d00 	ldrne	r2, [r9], -r0, lsl #26
    399c:	e7030000 	str	r0, [r3, -r0]
    39a0:	000000c0 	andeq	r0, r0, r0, asr #1
    39a4:	00004c0b 	andeq	r4, r0, fp, lsl #24
    39a8:	00d10b00 	sbcseq	r0, r1, r0, lsl #22
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	00000500 	andeq	r0, r0, r0, lsl #10
    39b4:	0b370004 	bleq	dc39cc <__Stack_Size+0xdc35cc>
    39b8:	01040000 	mrseq	r0, (UNDEF: 4)
    39bc:	00000029 	andeq	r0, r0, r9, lsr #32
    39c0:	001a4b01 	andseq	r4, sl, r1, lsl #22
    39c4:	0003c200 	andeq	ip, r3, r0, lsl #4
    39c8:	0003f800 	andeq	pc, r3, r0, lsl #16
    39cc:	00000000 	andeq	r0, r0, r0
    39d0:	000eee00 	andeq	lr, lr, r0, lsl #28
    39d4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    39d8:	00000857 	andeq	r0, r0, r7, asr r8
    39dc:	29050202 	stmdbcs	r5, {r1, r9}
    39e0:	02000008 	andeq	r0, r0, #8
    39e4:	0a100601 	beq	4051f0 <__Stack_Size+0x404df0>
    39e8:	75030000 	strvc	r0, [r3, #-0]
    39ec:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    39f0:	00004527 	andeq	r4, r0, r7, lsr #10
    39f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    39f8:	00000964 	andeq	r0, r0, r4, ror #18
    39fc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3a00:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    3a04:	02000000 	andeq	r0, r0, #0
    3a08:	0c090702 	stceq	7, cr0, [r9], {2}
    3a0c:	75030000 	strvc	r0, [r3, #-0]
    3a10:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3a14:	00000068 	andeq	r0, r0, r8, rrx
    3a18:	0e080102 	adfeqe	f0, f0, f2
    3a1c:	0400000a 	streq	r0, [r0], #-10
    3a20:	00000475 	andeq	r0, r0, r5, ror r4
    3a24:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    3a28:	45050000 	strmi	r0, [r5, #-0]
    3a2c:	06000000 	streq	r0, [r0], -r0
    3a30:	943e0201 	ldrtls	r0, [lr], #-513	; 0x201
    3a34:	07000000 	streq	r0, [r0, -r0]
    3a38:	0000055b 	andeq	r0, r0, fp, asr r5
    3a3c:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    3a40:	00010000 	andeq	r0, r1, r0
    3a44:	00012204 	andeq	r2, r1, r4, lsl #4
    3a48:	7f3e0200 	svcvc	0x003e0200
    3a4c:	02000000 	andeq	r0, r0, #0
    3a50:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    3a54:	1c080000 	stcne	0, cr0, [r8], {-0}
    3a58:	0b014e03 	bleq	5726c <__Stack_Size+0x56e6c>
    3a5c:	09000001 	stmdbeq	r0, {r0}
    3a60:	004c5243 	subeq	r5, ip, r3, asr #4
    3a64:	6f015003 	svcvs	0x00015003
    3a68:	00000000 	andeq	r0, r0, r0
    3a6c:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    3a70:	01510300 	cmpeq	r1, r0, lsl #6
    3a74:	0000006f 	andeq	r0, r0, pc, rrx
    3a78:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    3a7c:	52030052 	andpl	r0, r3, #82	; 0x52
    3a80:	00006f01 	andeq	r6, r0, r1, lsl #30
    3a84:	4f090800 	svcmi	0x00090800
    3a88:	03005244 	movweq	r5, #580	; 0x244
    3a8c:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    3a90:	0a0c0000 	beq	303a98 <__Stack_Size+0x303698>
    3a94:	000000db 	ldrdeq	r0, [r0], -fp
    3a98:	6f015403 	svcvs	0x00015403
    3a9c:	10000000 	andne	r0, r0, r0
    3aa0:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    3aa4:	01550300 	cmpeq	r5, r0, lsl #6
    3aa8:	0000006f 	andeq	r0, r0, pc, rrx
    3aac:	0cf90a14 	vldmiaeq	r9!, {s1-s20}
    3ab0:	56030000 	strpl	r0, [r3], -r0
    3ab4:	00006f01 	andeq	r6, r0, r1, lsl #30
    3ab8:	0b001800 	bleq	9ac0 <__Stack_Size+0x96c0>
    3abc:	00000904 	andeq	r0, r0, r4, lsl #18
    3ac0:	a6015703 	strge	r5, [r1], -r3, lsl #14
    3ac4:	0c000000 	stceq	0, cr0, [r0], {-0}
    3ac8:	00005e04 	andeq	r5, r0, r4, lsl #28
    3acc:	09870d00 	stmibeq	r7, {r8, sl, fp}
    3ad0:	04010000 	streq	r0, [r1], #-0
    3ad4:	00014230 	andeq	r4, r1, r0, lsr r2
    3ad8:	03790700 	cmneq	r9, #0, 14
    3adc:	07000000 	streq	r0, [r0, -r0]
    3ae0:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    3ae4:	02110701 	andseq	r0, r1, #262144	; 0x40000
    3ae8:	07020000 	streq	r0, [r2, -r0]
    3aec:	0000064f 	andeq	r0, r0, pc, asr #12
    3af0:	88040003 	stmdahi	r4, {r0, r1}
    3af4:	04000009 	streq	r0, [r0], #-9
    3af8:	00011d37 	andeq	r1, r1, r7, lsr sp
    3afc:	0a580d00 	beq	1606f04 <__Stack_Size+0x1606b04>
    3b00:	05010000 	streq	r0, [r1, #-0]
    3b04:	00017e30 	andeq	r7, r1, r0, lsr lr
    3b08:	0a9a0700 	beq	fe685710 <SCS_BASE+0x1e677710>
    3b0c:	07000000 	streq	r0, [r0, -r0]
    3b10:	00000c1c 	andeq	r0, r0, ip, lsl ip
    3b14:	060c0701 	streq	r0, [ip], -r1, lsl #14
    3b18:	07020000 	streq	r0, [r2, -r0]
    3b1c:	00000c5c 	andeq	r0, r0, ip, asr ip
    3b20:	04d50703 	ldrbeq	r0, [r5], #1795	; 0x703
    3b24:	07040000 	streq	r0, [r4, -r0]
    3b28:	000009f2 	strdeq	r0, [r0], -r2
    3b2c:	b30e0005 	movwlt	r0, #57349	; 0xe005
    3b30:	0100001a 	tsteq	r0, sl, lsl r0
    3b34:	98010126 	stmdals	r1, {r1, r2, r5, r8}
    3b38:	0f000001 	svceq	0x00000001
    3b3c:	00001a7c 	andeq	r1, r0, ip, ror sl
    3b40:	94012601 	strls	r2, [r1], #-1537	; 0x601
    3b44:	00000000 	andeq	r0, r0, r0
    3b48:	001a3e10 	andseq	r3, sl, r0, lsl lr
    3b4c:	01730100 	cmneq	r3, r0, lsl #2
    3b50:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
    3b54:	00000028 	andeq	r0, r0, r8, lsr #32
    3b58:	01eb9c01 	mvneq	r9, r1, lsl #24
    3b5c:	00110000 	andseq	r0, r1, r0
    3b60:	0100001b 	tsteq	r0, fp, lsl r0
    3b64:	003a0173 	eorseq	r0, sl, r3, ror r1
    3b68:	09b20000 	ldmibeq	r2!, {}	; <UNPREDICTABLE>
    3b6c:	16120000 	ldrne	r0, [r2], -r0
    3b70:	0100001b 	tsteq	r0, fp, lsl r0
    3b74:	01170173 	tsteq	r7, r3, ror r1
    3b78:	51010000 	mrspl	r0, (UNDEF: 1)
    3b7c:	6e656c13 	mcrvs	12, 3, r6, cr5, cr3, {0}
    3b80:	01730100 	cmneq	r3, r0, lsl #2
    3b84:	0000005e 	andeq	r0, r0, lr, asr r0
    3b88:	69145201 	ldmdbvs	r4, {r0, r9, ip, lr}
    3b8c:	01007864 	tsteq	r0, r4, ror #16
    3b90:	005e0175 	subseq	r0, lr, r5, ror r1
    3b94:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    3b98:	15000000 	strne	r0, [r0, #-0]
    3b9c:	000017f5 	strdeq	r1, [r0], -r5
    3ba0:	01422701 	cmpeq	r2, r1, lsl #14
    3ba4:	10a40000 	adcne	r0, r4, r0
    3ba8:	00380800 	eorseq	r0, r8, r0, lsl #16
    3bac:	9c010000 	stcls	0, cr0, [r1], {-0}
    3bb0:	00000251 	andeq	r0, r0, r1, asr r2
    3bb4:	00386916 	eorseq	r6, r8, r6, lsl r9
    3bb8:	4c2a0100 	stfmis	f0, [sl], #-0
    3bbc:	01000000 	mrseq	r0, (UNDEF: 0)
    3bc0:	00017e17 	andeq	r7, r1, r7, lsl lr
    3bc4:	0010a600 	andseq	sl, r0, r0, lsl #12
    3bc8:	00000a08 	andeq	r0, r0, r8, lsl #20
    3bcc:	182d0100 	stmdane	sp!, {r8}
    3bd0:	0000018b 	andeq	r0, r0, fp, lsl #3
    3bd4:	10a61901 	adcne	r1, r6, r1, lsl #18
    3bd8:	000a0800 	andeq	r0, sl, r0, lsl #16
    3bdc:	8b180000 	blhi	603be4 <__Stack_Size+0x6037e4>
    3be0:	01000001 	tsteq	r0, r1
    3be4:	0010b01a 	andseq	fp, r0, sl, lsl r0
    3be8:	00048008 	andeq	r8, r4, r8
    3bec:	51011b00 	tstpl	r1, r0, lsl #22
    3bf0:	20000a03 	andcs	r0, r0, r3, lsl #20
    3bf4:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    3bf8:	0110000c 	tsteq	r0, ip
    3bfc:	00000040 	andeq	r0, r0, r0, asr #32
    3c00:	1ad11c00 	bne	ff44ac08 <SCS_BASE+0x1f43cc08>
    3c04:	5a010000 	bpl	43c0c <__Stack_Size+0x4380c>
    3c08:	00000000 	andeq	r0, r0, r0
    3c0c:	00000004 	andeq	r0, r0, r4
    3c10:	02709c01 	rsbseq	r9, r0, #256	; 0x100
    3c14:	001d0000 	andseq	r0, sp, r0
    3c18:	eb000000 	bl	3c20 <__Stack_Size+0x3820>
    3c1c:	00000001 	andeq	r0, r0, r1
    3c20:	00017e1e 	andeq	r7, r1, lr, lsl lr
    3c24:	0010dc00 	andseq	sp, r0, r0, lsl #24
    3c28:	00001c08 	andeq	r1, r0, r8, lsl #24
    3c2c:	d89c0100 	ldmle	ip, {r8}
    3c30:	1f000002 	svcne	0x00000002
    3c34:	0000018b 	andeq	r0, r0, fp, lsl #3
    3c38:	00000a07 	andeq	r0, r0, r7, lsl #20
    3c3c:	0010de20 	andseq	sp, r0, r0, lsr #28
    3c40:	00000a08 	andeq	r0, r0, r8, lsl #20
    3c44:	0002bd00 	andeq	fp, r2, r0, lsl #26
    3c48:	018b1f00 	orreq	r1, fp, r0, lsl #30
    3c4c:	0a410000 	beq	1043c54 <__Stack_Size+0x1043854>
    3c50:	e8210000 	stmda	r1!, {}	; <UNPREDICTABLE>
    3c54:	80080010 	andhi	r0, r8, r0, lsl r0
    3c58:	1b000004 	blne	3c70 <__Stack_Size+0x3870>
    3c5c:	0a035101 	beq	d8068 <__Stack_Size+0xd7c68>
    3c60:	011b2000 	tsteq	fp, r0
    3c64:	000c0550 	andeq	r0, ip, r0, asr r5
    3c68:	00400110 	subeq	r0, r0, r0, lsl r1
    3c6c:	10f22100 	rscsne	r2, r2, r0, lsl #2
    3c70:	049c0800 	ldreq	r0, [ip], #2048	; 0x800
    3c74:	011b0000 	tsteq	fp, r0
    3c78:	000a0351 	andeq	r0, sl, r1, asr r3
    3c7c:	50011b20 	andpl	r1, r1, r0, lsr #22
    3c80:	10000c05 	andne	r0, r0, r5, lsl #24
    3c84:	00004001 	andeq	r4, r0, r1
    3c88:	00026515 	andeq	r6, r2, r5, lsl r5
    3c8c:	42470100 	submi	r0, r7, #0, 2
    3c90:	f8000001 			; <UNDEFINED> instruction: 0xf8000001
    3c94:	24080010 	strcs	r0, [r8], #-16
    3c98:	01000000 	mrseq	r0, (UNDEF: 0)
    3c9c:	0003029c 	muleq	r3, ip, r2
    3ca0:	110c1a00 	tstne	ip, r0, lsl #20
    3ca4:	017e0800 	cmneq	lr, r0, lsl #16
    3ca8:	011b0000 	tsteq	fp, r0
    3cac:	00740250 	rsbseq	r0, r4, r0, asr r2
    3cb0:	761c0000 	ldrvc	r0, [ip], -r0
    3cb4:	01000009 	tsteq	r0, r9
    3cb8:	00111c5f 	andseq	r1, r1, pc, asr ip
    3cbc:	00000408 	andeq	r0, r0, r8, lsl #8
    3cc0:	219c0100 	orrscs	r0, ip, r0, lsl #2
    3cc4:	1d000003 	stcne	0, cr0, [r0, #-12]
    3cc8:	08001120 	stmdaeq	r0, {r5, r8, ip}
    3ccc:	000002d8 	ldrdeq	r0, [r0], -r8
    3cd0:	15522200 	ldrbne	r2, [r2, #-512]	; 0x200
    3cd4:	3b010000 	blcc	43cdc <__Stack_Size+0x438dc>
    3cd8:	00112001 	andseq	r2, r1, r1
    3cdc:	00003408 	andeq	r3, r0, r8, lsl #8
    3ce0:	8a9c0100 	bhi	fe7040e8 <SCS_BASE+0x1e6f60e8>
    3ce4:	23000003 	movwcs	r0, #3
    3ce8:	00001a95 	muleq	r0, r5, sl
    3cec:	3a013d01 	bcc	530f8 <__Stack_Size+0x52cf8>
    3cf0:	54000000 	strpl	r0, [r0], #-0
    3cf4:	2300000a 	movwcs	r0, #10
    3cf8:	00001a60 	andeq	r1, r0, r0, ror #20
    3cfc:	3a013d01 	bcc	53108 <__Stack_Size+0x52d08>
    3d00:	8d000000 	stchi	0, cr0, [r0, #-0]
    3d04:	2300000a 	movwcs	r0, #10
    3d08:	00001aa4 	andeq	r1, r0, r4, lsr #21
    3d0c:	3a013d01 	bcc	53118 <__Stack_Size+0x52d18>
    3d10:	b6000000 	strlt	r0, [r0], -r0
    3d14:	2400000a 	strcs	r0, [r0], #-10
    3d18:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
    3d1c:	00000198 	muleq	r0, r8, r1
    3d20:	0000037a 	andeq	r0, r0, sl, ror r3
    3d24:	0152011b 	cmpeq	r2, fp, lsl r1
    3d28:	46210038 			; <UNDEFINED> instruction: 0x46210038
    3d2c:	98080011 	stmdals	r8, {r0, r4}
    3d30:	1b000001 	blne	3d3c <__Stack_Size+0x393c>
    3d34:	34015201 	strcc	r5, [r1], #-513	; 0x201
    3d38:	91220000 	teqls	r2, r0
    3d3c:	0100000b 	tsteq	r0, fp
    3d40:	1154015d 	cmpne	r4, sp, asr r1
    3d44:	002a0800 	eoreq	r0, sl, r0, lsl #16
    3d48:	9c010000 	stcls	0, cr0, [r1], {-0}
    3d4c:	00000422 	andeq	r0, r0, r2, lsr #8
    3d50:	74616425 	strbtvc	r6, [r1], #-1061	; 0x425
    3d54:	015d0100 	cmpeq	sp, r0, lsl #2
    3d58:	0000005e 	andeq	r0, r0, lr, asr r0
    3d5c:	00000ad4 	ldrdeq	r0, [r0], -r4
    3d60:	001a5526 	andseq	r5, sl, r6, lsr #10
    3d64:	015f0100 	cmpeq	pc, r0, lsl #2
    3d68:	0000006f 	andeq	r0, r0, pc, rrx
    3d6c:	00088826 	andeq	r8, r8, r6, lsr #16
    3d70:	01600100 	cmneq	r0, r0, lsl #2
    3d74:	0000006f 	andeq	r0, r0, pc, rrx
    3d78:	00116224 	andseq	r6, r1, r4, lsr #4
    3d7c:	0004b208 	andeq	fp, r4, r8, lsl #4
    3d80:	0003db00 	andeq	sp, r3, r0, lsl #22
    3d84:	50011b00 	andpl	r1, r1, r0, lsl #22
    3d88:	24003501 	strcs	r3, [r0], #-1281	; 0x501
    3d8c:	0800116c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip}
    3d90:	000004c3 	andeq	r0, r0, r3, asr #9
    3d94:	000003fa 	strdeq	r0, [r0], -sl
    3d98:	0152011b 	cmpeq	r2, fp, lsl r1
    3d9c:	51011b31 	tstpl	r1, r1, lsr fp
    3da0:	1bc00802 	blne	ff005db0 <SCS_BASE+0x1eff7db0>
    3da4:	74025001 	strvc	r5, [r2], #-1
    3da8:	74240000 	strtvc	r0, [r4], #-0
    3dac:	de080011 	mcrle	0, 0, r0, cr8, cr1, {0}
    3db0:	12000004 	andne	r0, r0, #4
    3db4:	1b000004 	blne	3dcc <__Stack_Size+0x39cc>
    3db8:	31015101 	tstcc	r1, r1, lsl #2
    3dbc:	0150011b 	cmpeq	r0, fp, lsl r1
    3dc0:	7a1a0031 	bvc	683e8c <__Stack_Size+0x683a8c>
    3dc4:	f5080011 			; <UNDEFINED> instruction: 0xf5080011
    3dc8:	1b000004 	blne	3de0 <__Stack_Size+0x39e0>
    3dcc:	31015001 	tstcc	r1, r1
    3dd0:	85270000 	strhi	r0, [r7, #-0]!
    3dd4:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    3dd8:	00004c2d 	andeq	r4, r0, sp, lsr #24
    3ddc:	005e2800 	subseq	r2, lr, r0, lsl #16
    3de0:	043d0000 	ldrteq	r0, [sp], #-0
    3de4:	9f290000 	svcls	0x00290000
    3de8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3dec:	12812700 	addne	r2, r1, #0, 14
    3df0:	3d070000 	stccc	0, cr0, [r7, #-0]
    3df4:	0000042d 	andeq	r0, r0, sp, lsr #8
    3df8:	001b062a 	andseq	r0, fp, sl, lsr #12
    3dfc:	3a0d0100 	bcc	344204 <__Stack_Size+0x343e04>
    3e00:	05000000 	streq	r0, [r0, #-0]
    3e04:	00012c03 	andeq	r2, r1, r3, lsl #24
    3e08:	1ac42a20 	bne	ff10e690 <SCS_BASE+0x1f100690>
    3e0c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    3e10:	0000005e 	andeq	r0, r0, lr, asr r0
    3e14:	01280305 	teqeq	r8, r5, lsl #6
    3e18:	dd2a2000 	stcle	0, cr2, [sl, #-0]
    3e1c:	01000003 	tsteq	r0, r3
    3e20:	00047b15 	andeq	r7, r4, r5, lsl fp
    3e24:	24030500 	strcs	r0, [r3], #-1280	; 0x500
    3e28:	05200001 	streq	r0, [r0, #-1]!
    3e2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e30:	00074f2b 	andeq	r4, r7, fp, lsr #30
    3e34:	96e20800 	strbtls	r0, [r2], r0, lsl #16
    3e38:	2c000004 	stccs	0, cr0, [r0], {4}
    3e3c:	00000496 	muleq	r0, r6, r4
    3e40:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3e44:	040c0000 	streq	r0, [ip], #-0
    3e48:	0000010b 	andeq	r0, r0, fp, lsl #2
    3e4c:	00036c2b 	andeq	r6, r3, fp, lsr #24
    3e50:	b2e10800 	rsclt	r0, r1, #0, 16
    3e54:	2c000004 	stccs	0, cr0, [r0], {4}
    3e58:	00000496 	muleq	r0, r6, r4
    3e5c:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3e60:	0b2b0000 	bleq	ac3e68 <__Stack_Size+0xac3a68>
    3e64:	05000002 	streq	r0, [r0, #-2]
    3e68:	0004c357 	andeq	ip, r4, r7, asr r3
    3e6c:	003a2c00 	eorseq	r2, sl, r0, lsl #24
    3e70:	2b000000 	blcs	3e78 <__Stack_Size+0x3a78>
    3e74:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    3e78:	04de1909 	ldrbeq	r1, [lr], #2313	; 0x909
    3e7c:	172c0000 	strne	r0, [ip, -r0]!
    3e80:	2c000001 	stccs	0, cr0, [r0], {1}
    3e84:	0000004c 	andeq	r0, r0, ip, asr #32
    3e88:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3e8c:	6f2d0000 	svcvs	0x002d0000
    3e90:	0a00001a 	beq	3f00 <__Stack_Size+0x3b00>
    3e94:	04f50288 	ldrbteq	r0, [r5], #648	; 0x288
    3e98:	5e2c0000 	cdppl	0, 2, cr0, cr12, cr0, {0}
    3e9c:	2c000000 	stccs	0, cr0, [r0], {-0}
    3ea0:	0000004c 	andeq	r0, r0, ip, asr #32
    3ea4:	1af32e00 	bne	ffccf6ac <SCS_BASE+0x1fcc16ac>
    3ea8:	710a0000 	mrsvc	r0, (UNDEF: 10)
    3eac:	005e2c02 	subseq	r2, lr, r2, lsl #24
    3eb0:	00000000 	andeq	r0, r0, r0
    3eb4:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
    3eb8:	0dd40004 	ldcleq	0, cr0, [r4, #16]
    3ebc:	01040000 	mrseq	r0, (UNDEF: 4)
    3ec0:	00000029 	andeq	r0, r0, r9, lsr #32
    3ec4:	001b9301 	andseq	r9, fp, r1, lsl #6
    3ec8:	0003c200 	andeq	ip, r3, r0, lsl #4
    3ecc:	00044000 	andeq	r4, r4, r0
    3ed0:	00000000 	andeq	r0, r0, r0
    3ed4:	00107500 	andseq	r7, r0, r0, lsl #10
    3ed8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    3edc:	00000857 	andeq	r0, r0, r7, asr r8
    3ee0:	29050202 	stmdbcs	r5, {r1, r9}
    3ee4:	02000008 	andeq	r0, r0, #8
    3ee8:	0a100601 	beq	4056f4 <__Stack_Size+0x4052f4>
    3eec:	75030000 	strvc	r0, [r3, #-0]
    3ef0:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3ef4:	00004527 	andeq	r4, r0, r7, lsr #10
    3ef8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3efc:	00000964 	andeq	r0, r0, r4, ror #18
    3f00:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3f04:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    3f08:	02000000 	andeq	r0, r0, #0
    3f0c:	0c090702 	stceq	7, cr0, [r9], {2}
    3f10:	75030000 	strvc	r0, [r3, #-0]
    3f14:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3f18:	00000068 	andeq	r0, r0, r8, rrx
    3f1c:	0e080102 	adfeqe	f0, f0, f2
    3f20:	0400000a 	streq	r0, [r0], #-10
    3f24:	00000475 	andeq	r0, r0, r5, ror r4
    3f28:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    3f2c:	45050000 	strmi	r0, [r5, #-0]
    3f30:	04000000 	streq	r0, [r0], #-0
    3f34:	000002ca 	andeq	r0, r0, sl, asr #5
    3f38:	008a3002 	addeq	r3, sl, r2
    3f3c:	57050000 	strpl	r0, [r5, -r0]
    3f40:	06000000 	streq	r0, [r0], -r0
    3f44:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    3f48:	07000000 	streq	r0, [r0, -r0]
    3f4c:	00001ec3 	andeq	r1, r0, r3, asr #29
    3f50:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    3f54:	00010054 	andeq	r0, r1, r4, asr r0
    3f58:	0007b804 	andeq	fp, r7, r4, lsl #16
    3f5c:	8f3c0200 	svchi	0x003c0200
    3f60:	06000000 	streq	r0, [r0], -r0
    3f64:	c43e0201 	ldrtgt	r0, [lr], #-513	; 0x201
    3f68:	07000000 	streq	r0, [r0, -r0]
    3f6c:	0000055b 	andeq	r0, r0, fp, asr r5
    3f70:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    3f74:	00010000 	andeq	r0, r1, r0
    3f78:	00012204 	andeq	r2, r1, r4, lsl #4
    3f7c:	af3e0200 	svcge	0x003e0200
    3f80:	02000000 	andeq	r0, r0, #0
    3f84:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    3f88:	24090000 	strcs	r0, [r9], #-0
    3f8c:	52010c03 	andpl	r0, r1, #768	; 0x300
    3f90:	0a000001 	beq	3f9c <__Stack_Size+0x3b9c>
    3f94:	00524341 	subseq	r4, r2, r1, asr #6
    3f98:	6f010e03 	svcvs	0x00010e03
    3f9c:	00000000 	andeq	r0, r0, r0
    3fa0:	001c000b 	andseq	r0, ip, fp
    3fa4:	010f0300 	mrseq	r0, SP_hyp
    3fa8:	0000006f 	andeq	r0, r0, pc, rrx
    3fac:	1bfd0b04 	blne	fff46bc4 <SCS_BASE+0x1ff38bc4>
    3fb0:	10030000 	andne	r0, r3, r0
    3fb4:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fb8:	530a0800 	movwpl	r0, #43008	; 0xa800
    3fbc:	11030052 	qaddne	r0, r2, r3
    3fc0:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fc4:	430a0c00 	movwmi	r0, #44032	; 0xac00
    3fc8:	12030052 	andne	r0, r3, #82	; 0x52
    3fcc:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fd0:	410a1000 	mrsmi	r1, (UNDEF: 10)
    3fd4:	13030052 	movwne	r0, #12370	; 0x3052
    3fd8:	00006f01 	andeq	r6, r0, r1, lsl #30
    3fdc:	a80b1400 	stmdage	fp, {sl, ip}
    3fe0:	0300001d 	movweq	r0, #29
    3fe4:	006f0114 	rsbeq	r0, pc, r4, lsl r1	; <UNPREDICTABLE>
    3fe8:	0a180000 	beq	603ff0 <__Stack_Size+0x603bf0>
    3fec:	0052424f 	subseq	r4, r2, pc, asr #4
    3ff0:	6f011503 	svcvs	0x00011503
    3ff4:	1c000000 	stcne	0, cr0, [r0], {-0}
    3ff8:	001bad0b 	andseq	sl, fp, fp, lsl #26
    3ffc:	01160300 	tsteq	r6, r0, lsl #6
    4000:	0000006f 	andeq	r0, r0, pc, rrx
    4004:	b10c0020 	tstlt	ip, r0, lsr #32
    4008:	0300001d 	movweq	r0, #29
    400c:	00d60117 	sbcseq	r0, r6, r7, lsl r1
    4010:	10090000 	andne	r0, r9, r0
    4014:	d0011903 	andle	r1, r1, r3, lsl #18
    4018:	0a000001 	beq	4024 <__Stack_Size+0x3c24>
    401c:	00504452 	subseq	r4, r0, r2, asr r4
    4020:	7f011b03 	svcvc	0x00011b03
    4024:	00000000 	andeq	r0, r0, r0
    4028:	001d820b 	andseq	r8, sp, fp, lsl #4
    402c:	011c0300 	tsteq	ip, r0, lsl #6
    4030:	0000007f 	andeq	r0, r0, pc, ror r0
    4034:	1d870b02 	vstrne	d0, [r7, #8]
    4038:	1d030000 	stcne	0, cr0, [r3, #-0]
    403c:	00007f01 	andeq	r7, r0, r1, lsl #30
    4040:	8d0b0400 	cfstrshi	mvf0, [fp, #-0]
    4044:	0300001d 	movweq	r0, #29
    4048:	007f011e 	rsbseq	r0, pc, lr, lsl r1	; <UNPREDICTABLE>
    404c:	0b060000 	bleq	184054 <__Stack_Size+0x183c54>
    4050:	00001bc6 	andeq	r1, r0, r6, asr #23
    4054:	7f011f03 	svcvc	0x00011f03
    4058:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    405c:	001bcb0b 	andseq	ip, fp, fp, lsl #22
    4060:	01200300 	teqeq	r0, r0, lsl #6
    4064:	0000007f 	andeq	r0, r0, pc, ror r0
    4068:	1bd00b0a 	blne	ff406c98 <SCS_BASE+0x1f3f8c98>
    406c:	21030000 	mrscs	r0, (UNDEF: 3)
    4070:	00007f01 	andeq	r7, r0, r1, lsl #30
    4074:	d50b0c00 	strle	r0, [fp, #-3072]	; 0xc00
    4078:	0300001b 	movweq	r0, #27
    407c:	007f0122 	rsbseq	r0, pc, r2, lsr #2
    4080:	000e0000 	andeq	r0, lr, r0
    4084:	001ced0c 	andseq	lr, ip, ip, lsl #26
    4088:	01230300 	teqeq	r3, r0, lsl #6
    408c:	0000015e 	andeq	r0, r0, lr, asr r1
    4090:	1c040106 	stfnes	f0, [r4], {6}
    4094:	00000203 	andeq	r0, r0, r3, lsl #4
    4098:	00048807 	andeq	r8, r4, r7, lsl #16
    409c:	65070100 	strvs	r0, [r7, #-256]	; 0x100
    40a0:	02000008 	andeq	r0, r0, #8
    40a4:	00013207 	andeq	r3, r1, r7, lsl #4
    40a8:	12070300 	andne	r0, r7, #0, 6
    40ac:	04000005 	streq	r0, [r0], #-5
    40b0:	00042a07 	andeq	r2, r4, r7, lsl #20
    40b4:	04000500 	streq	r0, [r0], #-1280	; 0x500
    40b8:	00000782 	andeq	r0, r0, r2, lsl #15
    40bc:	01dc2204 	bicseq	r2, ip, r4, lsl #4
    40c0:	dd0d0000 	stcle	0, cr0, [sp, #-0]
    40c4:	0100001c 	tsteq	r0, ip, lsl r0
    40c8:	0203033f 	andeq	r0, r3, #-67108864	; 0xfc000000
    40cc:	2c010000 	stccs	0, cr0, [r1], {-0}
    40d0:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    40d4:	00001c40 	andeq	r1, r0, r0, asr #24
    40d8:	03034101 	movweq	r4, #12545	; 0x3101
    40dc:	00000002 	andeq	r0, r0, r2
    40e0:	0007710f 	andeq	r7, r7, pc, lsl #2
    40e4:	80560100 	subshi	r0, r6, r0, lsl #2
    40e8:	18080011 	stmdane	r8, {r0, r4}
    40ec:	01000000 	mrseq	r0, (UNDEF: 0)
    40f0:	0002519c 	muleq	r2, ip, r1
    40f4:	1b611000 	blne	18480fc <__Stack_Size+0x1847cfc>
    40f8:	56010000 	strpl	r0, [r1], -r0
    40fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    4100:	00000af3 	strdeq	r0, [r0], -r3
    4104:	1cf80f00 	ldclne	15, cr0, [r8]
    4108:	6a010000 	bvs	44110 <__Stack_Size+0x43d10>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	00000018 	andeq	r0, r0, r8, lsl r0
    4114:	02769c01 	rsbseq	r9, r6, #256	; 0x100
    4118:	c7100000 	ldrgt	r0, [r0, -r0]
    411c:	0100001c 	tsteq	r0, ip, lsl r0
    4120:	00003a6a 	andeq	r3, r0, sl, ror #20
    4124:	000b1400 	andeq	r1, fp, r0, lsl #8
    4128:	cb0f0000 	blgt	3c4130 <__Stack_Size+0x3c3d30>
    412c:	01000001 	tsteq	r0, r1
    4130:	0011987e 	andseq	r9, r1, lr, ror r8
    4134:	00001808 	andeq	r1, r0, r8, lsl #16
    4138:	9b9c0100 	blls	fe704540 <SCS_BASE+0x1e6f6540>
    413c:	10000002 	andne	r0, r0, r2
    4140:	00001dda 	ldrdeq	r1, [r0], -sl
    4144:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4148:	0b350000 	bleq	d44150 <__Stack_Size+0xd43d50>
    414c:	11000000 	mrsne	r0, (UNDEF: 0)
    4150:	000004a4 	andeq	r0, r0, r4, lsr #9
    4154:	11b09001 	movsne	r9, r1
    4158:	00180800 	andseq	r0, r8, r0, lsl #16
    415c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4160:	00061411 	andeq	r1, r6, r1, lsl r4
    4164:	c89e0100 	ldmgt	lr, {r8}
    4168:	10080011 	andne	r0, r8, r1, lsl r0
    416c:	01000000 	mrseq	r0, (UNDEF: 0)
    4170:	1d2d129c 	sfmne	f1, 4, [sp, #-624]!	; 0xfffffd90
    4174:	96010000 	strls	r0, [r1], -r0
    4178:	00003a02 	andeq	r3, r0, r2, lsl #20
    417c:	00000000 	andeq	r0, r0, r0
    4180:	00000c00 	andeq	r0, r0, r0, lsl #24
    4184:	129c0100 	addsne	r0, ip, #0, 2
    4188:	00001bda 	ldrdeq	r1, [r0], -sl
    418c:	3a02a301 	bcc	acd98 <__Stack_Size+0xac998>
    4190:	00000000 	andeq	r0, r0, r0
    4194:	0c000000 	stceq	0, cr0, [r0], {-0}
    4198:	01000000 	mrseq	r0, (UNDEF: 0)
    419c:	1c93139c 	ldcne	3, cr1, [r3], {156}	; 0x9c
    41a0:	b1010000 	mrslt	r0, (UNDEF: 1)
    41a4:	0000a402 	andeq	sl, r0, r2, lsl #8
    41a8:	00000000 	andeq	r0, r0, r0
    41ac:	00001000 	andeq	r1, r0, r0
    41b0:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    41b4:	14000003 	strne	r0, [r0], #-3
    41b8:	00001b53 	andeq	r1, r0, r3, asr fp
    41bc:	a402b301 	strge	fp, [r2], #-769	; 0x301
    41c0:	56000000 	strpl	r0, [r0], -r0
    41c4:	0000000b 	andeq	r0, r0, fp
    41c8:	001b6f13 	andseq	r6, fp, r3, lsl pc
    41cc:	02c70100 	sbceq	r0, r7, #0, 2
    41d0:	000000a4 	andeq	r0, r0, r4, lsr #1
    41d4:	00000000 	andeq	r0, r0, r0
    41d8:	00000010 	andeq	r0, r0, r0, lsl r0
    41dc:	033f9c01 	teqeq	pc, #256	; 0x100
    41e0:	4c140000 	ldcmi	0, cr0, [r4], {-0}
    41e4:	0100001c 	tsteq	r0, ip, lsl r0
    41e8:	00a402c9 	adceq	r0, r4, r9, asr #5
    41ec:	0b7b0000 	bleq	1ec41f4 <__Stack_Size+0x1ec3df4>
    41f0:	15000000 	strne	r0, [r0, #-0]
    41f4:	00001b1b 	andeq	r1, r0, fp, lsl fp
    41f8:	0002e201 	andeq	lr, r2, r1, lsl #4
    41fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4200:	01000000 	mrseq	r0, (UNDEF: 0)
    4204:	0003749c 	muleq	r3, ip, r4
    4208:	1d9f1600 	ldcne	6, cr1, [pc]	; 4210 <__Stack_Size+0x3e10>
    420c:	e2010000 	and	r0, r1, #0
    4210:	00004c02 	andeq	r4, r0, r2, lsl #24
    4214:	000ba100 	andeq	sl, fp, r0, lsl #2
    4218:	1a7c1700 	bne	1f09e20 <__Stack_Size+0x1f09a20>
    421c:	e2010000 	and	r0, r1, #0
    4220:	0000c402 	andeq	ip, r0, r2, lsl #8
    4224:	00510100 	subseq	r0, r1, r0, lsl #2
    4228:	001c6d13 	andseq	r6, ip, r3, lsl sp
    422c:	03010100 	movweq	r0, #4352	; 0x1100
    4230:	000000a4 	andeq	r0, r0, r4, lsr #1
    4234:	00000000 	andeq	r0, r0, r0
    4238:	00000020 	andeq	r0, r0, r0, lsr #32
    423c:	03af9c01 			; <UNDEFINED> instruction: 0x03af9c01
    4240:	5b160000 	blpl	584248 <__Stack_Size+0x583e48>
    4244:	0100001d 	tsteq	r0, sp, lsl r0
    4248:	004c0301 	subeq	r0, ip, r1, lsl #6
    424c:	0bdb0000 	bleq	ff6c4254 <SCS_BASE+0x1f6b6254>
    4250:	4c140000 	ldcmi	0, cr0, [r4], {-0}
    4254:	0100001c 	tsteq	r0, ip, lsl r0
    4258:	00a40303 	adceq	r0, r4, r3, lsl #6
    425c:	0c150000 	ldceq	0, cr0, [r5], {-0}
    4260:	15000000 	strne	r0, [r0, #-0]
    4264:	0000023a 	andeq	r0, r0, sl, lsr r2
    4268:	d8032e01 	stmdale	r3, {r0, r9, sl, fp, sp}
    426c:	0c080011 	stceq	0, cr0, [r8], {17}
    4270:	01000000 	mrseq	r0, (UNDEF: 0)
    4274:	0003d49c 	muleq	r3, ip, r4
    4278:	1d5b1700 	ldclne	7, cr1, [fp, #-0]
    427c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    4280:	00004c03 	andeq	r4, r0, r3, lsl #24
    4284:	00500100 	subseq	r0, r0, r0, lsl #2
    4288:	00020e18 	andeq	r0, r2, r8, lsl lr
    428c:	0011e400 	andseq	lr, r1, r0, lsl #8
    4290:	00002808 	andeq	r2, r0, r8, lsl #16
    4294:	009c0100 	addseq	r0, ip, r0, lsl #2
    4298:	19000004 	stmdbne	r0, {r2}
    429c:	0000021f 	andeq	r0, r0, pc, lsl r2
    42a0:	00000c34 	andeq	r0, r0, r4, lsr ip
    42a4:	0011f21a 	andseq	pc, r1, sl, lsl r2	; <UNPREDICTABLE>
    42a8:	00000e08 	andeq	r0, r0, r8, lsl #28
    42ac:	021f1b00 	andseq	r1, pc, #0, 22
    42b0:	00000000 	andeq	r0, r0, r0
    42b4:	001b8d1c 	andseq	r8, fp, ip, lsl sp
    42b8:	03850100 	orreq	r0, r5, #0, 2
    42bc:	00041801 	andeq	r1, r4, r1, lsl #16
    42c0:	00691d00 	rsbeq	r1, r9, r0, lsl #26
    42c4:	6f038701 	svcvs	0x00038701
    42c8:	00000000 	andeq	r0, r0, r0
    42cc:	001dbf13 	andseq	fp, sp, r3, lsl pc
    42d0:	03660100 	cmneq	r6, #0, 2
    42d4:	00000203 	andeq	r0, r0, r3, lsl #4
    42d8:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
    42dc:	00000036 	andeq	r0, r0, r6, lsr r0
    42e0:	048c9c01 	streq	r9, [ip], #3073	; 0xc01
    42e4:	8b160000 	blhi	5842ec <__Stack_Size+0x583eec>
    42e8:	0100001c 	tsteq	r0, ip, lsl r0
    42ec:	003a0366 	eorseq	r0, sl, r6, ror #6
    42f0:	0c530000 	mraeq	r0, r3, acc0
    42f4:	45140000 	ldrmi	r0, [r4, #-0]
    42f8:	0100001c 	tsteq	r0, ip, lsl r0
    42fc:	02030368 	andeq	r0, r3, #104, 6	; 0xa0000001
    4300:	0c710000 	ldcleq	0, cr0, [r1], #-0
    4304:	001e0000 	andseq	r0, lr, r0
    4308:	1a000004 	bne	4320 <__Stack_Size+0x3f20>
    430c:	12080012 	andne	r0, r8, #18
    4310:	01000000 	mrseq	r0, (UNDEF: 0)
    4314:	04790370 	ldrbteq	r0, [r9], #-880	; 0x370
    4318:	1a1a0000 	bne	684320 <__Stack_Size+0x683f20>
    431c:	12080012 	andne	r0, r8, #18
    4320:	1f000000 	svcne	0x00000000
    4324:	0000040d 	andeq	r0, r0, sp, lsl #8
    4328:	00749102 	rsbseq	r9, r4, r2, lsl #2
    432c:	12142000 	andsne	r2, r4, #0
    4330:	020e0800 	andeq	r0, lr, #0, 16
    4334:	30200000 	eorcc	r0, r0, r0
    4338:	0e080012 	mcreq	0, 0, r0, cr8, cr2, {0}
    433c:	00000002 	andeq	r0, r0, r2
    4340:	000c2a21 	andeq	r2, ip, r1, lsr #20
    4344:	03ad0100 			; <UNDEFINED> instruction: 0x03ad0100
    4348:	44000002 	strmi	r0, [r0], #-2
    434c:	40080012 	andmi	r0, r8, r2, lsl r0
    4350:	01000000 	mrseq	r0, (UNDEF: 0)
    4354:	0004ea9c 	muleq	r4, ip, sl
    4358:	1c561000 	mrane	r1, r6, acc0
    435c:	ad010000 	stcge	0, cr0, [r1, #-0]
    4360:	0000003a 	andeq	r0, r0, sl, lsr r0
    4364:	00000ca6 	andeq	r0, r0, r6, lsr #25
    4368:	001c4522 	andseq	r4, ip, r2, lsr #10
    436c:	03af0100 			; <UNDEFINED> instruction: 0x03af0100
    4370:	d2000002 	andle	r0, r0, #2
    4374:	2300000c 	movwcs	r0, #12
    4378:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
    437c:	00000418 	andeq	r0, r0, r8, lsl r4
    4380:	000004d8 	ldrdeq	r0, [r0], -r8
    4384:	03500124 	cmpeq	r0, #36, 2
    4388:	000fff0a 	andeq	pc, pc, sl, lsl #30
    438c:	00127025 	andseq	r7, r2, r5, lsr #32
    4390:	00041808 	andeq	r1, r4, r8, lsl #16
    4394:	50012400 	andpl	r2, r1, r0, lsl #8
    4398:	0fff0a03 	svceq	0x00ff0a03
    439c:	b2210000 	eorlt	r0, r1, #0
    43a0:	0100001b 	tsteq	r0, fp, lsl r0
    43a4:	000203d4 	ldrdeq	r0, [r2], -r4
    43a8:	00000000 	andeq	r0, r0, r0
    43ac:	00003c00 	andeq	r3, r0, r0, lsl #24
    43b0:	399c0100 	ldmibcc	ip, {r8}
    43b4:	22000005 	andcs	r0, r0, #5
    43b8:	00001c45 	andeq	r1, r0, r5, asr #24
    43bc:	0203d601 	andeq	sp, r3, #1048576	; 0x100000
    43c0:	0cfc0000 	ldcleq	0, cr0, [ip]
    43c4:	00230000 	eoreq	r0, r3, r0
    43c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    43cc:	27000004 	strcs	r0, [r0, -r4]
    43d0:	24000005 	strcs	r0, [r0], #-5
    43d4:	0a035001 	beq	d83e0 <__Stack_Size+0xd7fe0>
    43d8:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    43dc:	00000000 	andeq	r0, r0, r0
    43e0:	00000418 	andeq	r0, r0, r8, lsl r4
    43e4:	03500124 	cmpeq	r0, #36, 2
    43e8:	000fff0a 	andeq	pc, pc, sl, lsl #30
    43ec:	1b3c2100 	blne	f0c7f4 <__Stack_Size+0xf0c3f4>
    43f0:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    43f4:	00000203 	andeq	r0, r0, r3, lsl #4
    43f8:	00000000 	andeq	r0, r0, r0
    43fc:	00000070 	andeq	r0, r0, r0, ror r0
    4400:	059b9c01 	ldreq	r9, [fp, #3073]	; 0xc01
    4404:	45220000 	strmi	r0, [r2, #-0]!
    4408:	0100001c 	tsteq	r0, ip, lsl r0
    440c:	000203f9 	strdeq	r0, [r2], -r9
    4410:	000d2600 	andeq	r2, sp, r0, lsl #12
    4414:	00002300 	andeq	r2, r0, r0, lsl #6
    4418:	04180000 	ldreq	r0, [r8], #-0
    441c:	05760000 	ldrbeq	r0, [r6, #-0]!
    4420:	01240000 	teqeq	r4, r0
    4424:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4428:	0023000f 	eoreq	r0, r3, pc
    442c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4430:	8b000004 	blhi	4448 <__Stack_Size+0x4048>
    4434:	24000005 	strcs	r0, [r0], #-5
    4438:	0a035001 	beq	d8444 <__Stack_Size+0xd8044>
    443c:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    4440:	00000000 	andeq	r0, r0, r0
    4444:	00000418 	andeq	r0, r0, r8, lsl r4
    4448:	01500124 	cmpeq	r0, r4, lsr #2
    444c:	1300003f 	movwne	r0, #63	; 0x3f
    4450:	00001366 	andeq	r1, r0, r6, ror #6
    4454:	03013601 	movweq	r3, #5633	; 0x1601
    4458:	84000002 	strhi	r0, [r0], #-2
    445c:	48080012 	stmdami	r8, {r1, r4}
    4460:	01000000 	mrseq	r0, (UNDEF: 0)
    4464:	00061b9c 	muleq	r6, ip, fp
    4468:	3c3e1600 	ldccc	6, cr1, [lr], #-0
    446c:	36010000 	strcc	r0, [r1], -r0
    4470:	00003a01 	andeq	r3, r0, r1, lsl #20
    4474:	000d5b00 	andeq	r5, sp, r0, lsl #22
    4478:	1cc21600 	stclne	6, cr1, [r2], {0}
    447c:	36010000 	strcc	r0, [r1], -r0
    4480:	00003a01 	andeq	r3, r0, r1, lsl #20
    4484:	000d8700 	andeq	r8, sp, r0, lsl #14
    4488:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    448c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4490:	00020301 	andeq	r0, r2, r1, lsl #6
    4494:	000db300 	andeq	fp, sp, r0, lsl #6
    4498:	12902300 	addsne	r2, r0, #0, 6
    449c:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    44a0:	05f80000 	ldrbeq	r0, [r8, #0]!
    44a4:	01240000 	teqeq	r4, r0
    44a8:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    44ac:	0012a823 	andseq	sl, r2, r3, lsr #16
    44b0:	00041808 	andeq	r1, r4, r8, lsl #16
    44b4:	00060b00 	andeq	r0, r6, r0, lsl #22
    44b8:	50012400 	andpl	r2, r1, r0, lsl #8
    44bc:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    44c0:	080012b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, ip}
    44c4:	00000418 	andeq	r0, r0, r8, lsl r4
    44c8:	01500124 	cmpeq	r0, r4, lsr #2
    44cc:	1300003f 	movwne	r0, #63	; 0x3f
    44d0:	00001d45 	andeq	r1, r0, r5, asr #26
    44d4:	03017101 	movweq	r7, #4353	; 0x1101
    44d8:	00000002 	andeq	r0, r0, r2
    44dc:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    44e0:	01000000 	mrseq	r0, (UNDEF: 0)
    44e4:	0006889c 	muleq	r6, ip, r8
    44e8:	3c3e1600 	ldccc	6, cr1, [lr], #-0
    44ec:	71010000 	mrsvc	r0, (UNDEF: 1)
    44f0:	00003a01 	andeq	r3, r0, r1, lsl #20
    44f4:	000de800 	andeq	lr, sp, r0, lsl #16
    44f8:	1cc21600 	stclne	6, cr1, [r2], {0}
    44fc:	71010000 	mrsvc	r0, (UNDEF: 1)
    4500:	00004c01 	andeq	r4, r0, r1, lsl #24
    4504:	000e1400 	andeq	r1, lr, r0, lsl #8
    4508:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    450c:	73010000 	movwvc	r0, #4096	; 0x1000
    4510:	00020301 	andeq	r0, r2, r1, lsl #6
    4514:	000e3500 	andeq	r3, lr, r0, lsl #10
    4518:	00002300 	andeq	r2, r0, r0, lsl #6
    451c:	04180000 	ldreq	r0, [r8], #-0
    4520:	06780000 	ldrbteq	r0, [r8], -r0
    4524:	01240000 	teqeq	r4, r0
    4528:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    452c:	00000025 	andeq	r0, r0, r5, lsr #32
    4530:	00041800 	andeq	r1, r4, r0, lsl #16
    4534:	50012400 	andpl	r2, r1, r0, lsl #8
    4538:	00003f01 	andeq	r3, r0, r1, lsl #30
    453c:	001d1113 	andseq	r1, sp, r3, lsl r1
    4540:	01990100 	orrseq	r0, r9, r0, lsl #2
    4544:	00000203 	andeq	r0, r0, r3, lsl #4
    4548:	00000000 	andeq	r0, r0, r0
    454c:	00000048 	andeq	r0, r0, r8, asr #32
    4550:	06f59c01 	ldrbteq	r9, [r5], r1, lsl #24
    4554:	3e160000 	cdpcc	0, 1, cr0, cr6, cr0, {0}
    4558:	0100003c 	tsteq	r0, ip, lsr r0
    455c:	003a0199 	mlaseq	sl, r9, r1, r0
    4560:	0e5f0000 	cdpeq	0, 5, cr0, cr15, cr0, {0}
    4564:	c2160000 	andsgt	r0, r6, #0
    4568:	0100001c 	tsteq	r0, ip, lsl r0
    456c:	005e0199 			; <UNDEFINED> instruction: 0x005e0199
    4570:	0e8b0000 	cdpeq	0, 8, cr0, cr11, cr0, {0}
    4574:	45140000 	ldrmi	r0, [r4, #-0]
    4578:	0100001c 	tsteq	r0, ip, lsl r0
    457c:	0203019b 	andeq	r0, r3, #-1073741786	; 0xc0000026
    4580:	0eac0000 	cdpeq	0, 10, cr0, cr12, cr0, {0}
    4584:	00230000 	eoreq	r0, r3, r0
    4588:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    458c:	e5000004 	str	r0, [r0, #-4]
    4590:	24000006 	strcs	r0, [r0], #-6
    4594:	3f015001 	svccc	0x00015001
    4598:	00002500 	andeq	r2, r0, r0, lsl #10
    459c:	04180000 	ldreq	r0, [r8], #-0
    45a0:	01240000 	teqeq	r4, r0
    45a4:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    45a8:	1d661300 	stclne	3, cr1, [r6, #-0]
    45ac:	ca010000 	bgt	445b4 <__Stack_Size+0x441b4>
    45b0:	00020301 	andeq	r0, r2, r1, lsl #6
    45b4:	00000000 	andeq	r0, r0, r0
    45b8:	0000a000 	andeq	sl, r0, r0
    45bc:	cb9c0100 	blgt	fe7049c4 <SCS_BASE+0x1e6f69c4>
    45c0:	16000007 	strne	r0, [r0], -r7
    45c4:	00001d93 	muleq	r0, r3, sp
    45c8:	3a01ca01 	bcc	76dd4 <__Stack_Size+0x769d4>
    45cc:	d6000000 	strle	r0, [r0], -r0
    45d0:	1400000e 	strne	r0, [r0], #-14
    45d4:	00001cbd 			; <UNDEFINED> instruction: 0x00001cbd
    45d8:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    45dc:	1f000000 	svcne	0x00000000
    45e0:	1400000f 	strne	r0, [r0], #-15
    45e4:	00001c81 	andeq	r1, r0, r1, lsl #25
    45e8:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    45ec:	6b000000 	blvs	45f4 <__Stack_Size+0x41f4>
    45f0:	1400000f 	strne	r0, [r0], #-15
    45f4:	00001b2a 	andeq	r1, r0, sl, lsr #22
    45f8:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    45fc:	c3000000 	movwgt	r0, #0
    4600:	1400000f 	strne	r0, [r0], #-15
    4604:	00001c63 	andeq	r1, r0, r3, ror #24
    4608:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    460c:	1f000000 	svcne	0x00000000
    4610:	14000010 	strne	r0, [r0], #-16
    4614:	00001c45 	andeq	r1, r0, r5, asr #24
    4618:	0301ce01 	movweq	ip, #7681	; 0x1e01
    461c:	67000002 	strvs	r0, [r0, -r2]
    4620:	23000010 	movwcs	r0, #16
    4624:	00000000 	andeq	r0, r0, r0
    4628:	00000418 	andeq	r0, r0, r8, lsl r4
    462c:	00000782 	andeq	r0, r0, r2, lsl #15
    4630:	01500124 	cmpeq	r0, r4, lsr #2
    4634:	0023003f 	eoreq	r0, r3, pc, lsr r0
    4638:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    463c:	95000004 	strls	r0, [r0, #-4]
    4640:	24000007 	strcs	r0, [r0], #-7
    4644:	3f015001 	svccc	0x00015001
    4648:	00002300 	andeq	r2, r0, r0, lsl #6
    464c:	04180000 	ldreq	r0, [r8], #-0
    4650:	07a80000 	streq	r0, [r8, r0]!
    4654:	01240000 	teqeq	r4, r0
    4658:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    465c:	00000023 	andeq	r0, r0, r3, lsr #32
    4660:	00041800 	andeq	r1, r4, r0, lsl #16
    4664:	0007bb00 	andeq	fp, r7, r0, lsl #22
    4668:	50012400 	andpl	r2, r1, r0, lsl #8
    466c:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    4670:	00000000 	andeq	r0, r0, r0
    4674:	00000418 	andeq	r0, r0, r8, lsl r4
    4678:	01500124 	cmpeq	r0, r4, lsr #2
    467c:	1300003f 	movwne	r0, #63	; 0x3f
    4680:	00001c28 	andeq	r1, r0, r8, lsr #24
    4684:	03021901 	movweq	r1, #10497	; 0x2901
    4688:	00000002 	andeq	r0, r0, r2
    468c:	8c000000 	stchi	0, cr0, [r0], {-0}
    4690:	01000000 	mrseq	r0, (UNDEF: 0)
    4694:	0008419c 	muleq	r8, ip, r1
    4698:	1a7c1600 	bne	1f09ea0 <__Stack_Size+0x1f09aa0>
    469c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    46a0:	0000c402 	andeq	ip, r0, r2, lsl #8
    46a4:	0010bd00 	andseq	fp, r0, r0, lsl #26
    46a8:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    46ac:	1b010000 	blne	446b4 <__Stack_Size+0x442b4>
    46b0:	00020302 	andeq	r0, r2, r2, lsl #6
    46b4:	0010de00 	andseq	sp, r0, r0, lsl #28
    46b8:	00002300 	andeq	r2, r0, r0, lsl #6
    46bc:	04180000 	ldreq	r0, [r8], #-0
    46c0:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    46c4:	01240000 	teqeq	r4, r0
    46c8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    46cc:	0023000f 	eoreq	r0, r3, pc
    46d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    46d4:	2f000004 	svccs	0x00000004
    46d8:	24000008 	strcs	r0, [r0], #-8
    46dc:	0a035001 	beq	d86e8 <__Stack_Size+0xd82e8>
    46e0:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    46e4:	00000000 	andeq	r0, r0, r0
    46e8:	00000418 	andeq	r0, r0, r8, lsl r4
    46ec:	03500124 	cmpeq	r0, #36, 2
    46f0:	000fff0a 	andeq	pc, pc, sl, lsl #30
    46f4:	1c052600 	stcne	6, cr2, [r5], {-0}
    46f8:	6a010000 	bvs	44700 <__Stack_Size+0x44300>
    46fc:	00020302 	andeq	r0, r2, r2, lsl #6
    4700:	00000000 	andeq	r0, r0, r0
    4704:	00005400 	andeq	r5, r0, r0, lsl #8
    4708:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    470c:	00001c20 	andeq	r1, r0, r0, lsr #24
    4710:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4714:	13000000 	movwne	r0, #0
    4718:	16000011 			; <UNDEFINED> instruction: 0x16000011
    471c:	00001b34 	andeq	r1, r0, r4, lsr fp
    4720:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4724:	34000000 	strcc	r0, [r0], #-0
    4728:	16000011 			; <UNDEFINED> instruction: 0x16000011
    472c:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    4730:	4c026a01 	stcmi	10, cr6, [r2], {1}
    4734:	55000000 	strpl	r0, [r0, #-0]
    4738:	14000011 	strne	r0, [r0], #-17
    473c:	00001c45 	andeq	r1, r0, r5, asr #24
    4740:	03026c01 	movweq	r6, #11265	; 0x2c01
    4744:	76000002 	strvc	r0, [r0], -r2
    4748:	23000011 	movwcs	r0, #17
    474c:	00000000 	andeq	r0, r0, r0
    4750:	00000418 	andeq	r0, r0, r8, lsl r4
    4754:	000008aa 	andeq	r0, r0, sl, lsr #17
    4758:	01500124 	cmpeq	r0, r4, lsr #2
    475c:	0025003f 	eoreq	r0, r5, pc, lsr r0
    4760:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4764:	24000004 	strcs	r0, [r0], #-4
    4768:	3f015001 	svccc	0x00015001
    476c:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    4770:	04000001 	streq	r0, [r0], #-1
    4774:	00102200 	andseq	r2, r0, r0, lsl #4
    4778:	29010400 	stmdbcs	r1, {sl}
    477c:	01000000 	mrseq	r0, (UNDEF: 0)
    4780:	00001e0a 	andeq	r1, r0, sl, lsl #28
    4784:	000003c2 	andeq	r0, r0, r2, asr #7
    4788:	00000500 	andeq	r0, r0, r0, lsl #10
    478c:	00000000 	andeq	r0, r0, r0
    4790:	00001387 	andeq	r1, r0, r7, lsl #7
    4794:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    4798:	02000008 	andeq	r0, r0, #8
    479c:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    47a0:	01020000 	mrseq	r0, (UNDEF: 2)
    47a4:	000a1006 	andeq	r1, sl, r6
    47a8:	33750300 	cmncc	r5, #0, 6
    47ac:	27020032 	smladxcs	r2, r2, r0, r0
    47b0:	00000045 	andeq	r0, r0, r5, asr #32
    47b4:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    47b8:	03000009 	movweq	r0, #9
    47bc:	00363175 	eorseq	r3, r6, r5, ror r1
    47c0:	00572802 	subseq	r2, r7, r2, lsl #16
    47c4:	02020000 	andeq	r0, r2, #0
    47c8:	000c0907 	andeq	r0, ip, r7, lsl #18
    47cc:	38750300 	ldmdacc	r5!, {r8, r9}^
    47d0:	68290200 	stmdavs	r9!, {r9}
    47d4:	02000000 	andeq	r0, r0, #0
    47d8:	0a0e0801 	beq	3867e4 <__Stack_Size+0x3863e4>
    47dc:	75040000 	strvc	r0, [r4, #-0]
    47e0:	02000004 	andeq	r0, r0, #4
    47e4:	00007a2f 	andeq	r7, r0, pc, lsr #20
    47e8:	00450500 	subeq	r0, r5, r0, lsl #10
    47ec:	01060000 	mrseq	r0, (UNDEF: 6)
    47f0:	00943c02 	addseq	r3, r4, r2, lsl #24
    47f4:	c3070000 	movwgt	r0, #28672	; 0x7000
    47f8:	0000001e 	andeq	r0, r0, lr, lsl r0
    47fc:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    4800:	04000100 	streq	r0, [r0], #-256	; 0x100
    4804:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    4808:	007f3c02 	rsbseq	r3, pc, r2, lsl #24
    480c:	04020000 	streq	r0, [r2], #-0
    4810:	00095b07 	andeq	r5, r9, r7, lsl #22
    4814:	03100900 	tsteq	r0, #0, 18
    4818:	00e10178 	rsceq	r0, r1, r8, ror r1
    481c:	4b0a0000 	blmi	284824 <__Stack_Size+0x284424>
    4820:	7a030052 	bvc	c4970 <__Stack_Size+0xc4570>
    4824:	00006f01 	andeq	r6, r0, r1, lsl #30
    4828:	500a0000 	andpl	r0, sl, r0
    482c:	7b030052 	blvc	c497c <__Stack_Size+0xc457c>
    4830:	00006f01 	andeq	r6, r0, r1, lsl #30
    4834:	520a0400 	andpl	r0, sl, #0, 8
    4838:	0300524c 	movweq	r5, #588	; 0x24c
    483c:	006f017c 	rsbeq	r0, pc, ip, ror r1	; <UNPREDICTABLE>
    4840:	0a080000 	beq	204848 <__Stack_Size+0x204448>
    4844:	03005253 	movweq	r5, #595	; 0x253
    4848:	006f017d 	rsbeq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    484c:	000c0000 	andeq	r0, ip, r0
    4850:	001e640b 	andseq	r6, lr, fp, lsl #8
    4854:	017e0300 	cmneq	lr, r0, lsl #6
    4858:	000000a6 	andeq	r0, r0, r6, lsr #1
    485c:	0003330c 	andeq	r3, r3, ip, lsl #6
    4860:	cc2d0100 	stfgts	f0, [sp], #-0
    4864:	0c080012 	stceq	0, cr0, [r8], {18}
    4868:	01000000 	mrseq	r0, (UNDEF: 0)
    486c:	0001109c 	muleq	r1, ip, r0
    4870:	1e400d00 	cdpne	13, 4, cr0, cr0, cr0, {0}
    4874:	2d010000 	stccs	0, cr0, [r1, #-0]
    4878:	0000004c 	andeq	r0, r0, ip, asr #32
    487c:	0c005001 	stceq	0, cr5, [r0], {1}
    4880:	0000068d 	andeq	r0, r0, sp, lsl #13
    4884:	12d84401 	sbcsne	r4, r8, #16777216	; 0x1000000
    4888:	000c0800 	andeq	r0, ip, r0, lsl #16
    488c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4890:	00000133 	andeq	r0, r0, r3, lsr r1
    4894:	001dfb0d 	andseq	pc, sp, sp, lsl #22
    4898:	5e440100 	dvfpls	f0, f4, f0
    489c:	01000000 	mrseq	r0, (UNDEF: 0)
    48a0:	5d0c0050 	stcpl	0, cr0, [ip, #-320]	; 0xfffffec0
    48a4:	01000006 	tsteq	r0, r6
    48a8:	0012e454 	andseq	lr, r2, r4, asr r4
    48ac:	00000c08 	andeq	r0, r0, r8, lsl #24
    48b0:	569c0100 	ldrpl	r0, [ip], r0, lsl #2
    48b4:	0d000001 	stceq	0, cr0, [r0, #-4]
    48b8:	00000665 	andeq	r0, r0, r5, ror #12
    48bc:	004c5401 	subeq	r5, ip, r1, lsl #8
    48c0:	50010000 	andpl	r0, r1, r0
    48c4:	1e230e00 	cdpne	14, 2, cr0, cr3, cr0, {0}
    48c8:	64010000 	strvs	r0, [r1], #-0
    48cc:	00000000 	andeq	r0, r0, r0
    48d0:	00000010 	andeq	r0, r0, r0, lsl r0
    48d4:	ef0e9c01 	svc	0x000e9c01
    48d8:	0100001d 	tsteq	r0, sp, lsl r0
    48dc:	00000071 	andeq	r0, r0, r1, ror r0
    48e0:	00001000 	andeq	r1, r0, r0
    48e4:	0f9c0100 	svceq	0x009c0100
    48e8:	00001e51 	andeq	r1, r0, r1, asr lr
    48ec:	00948001 	addseq	r8, r4, r1
    48f0:	00000000 	andeq	r0, r0, r0
    48f4:	00140000 	andseq	r0, r4, r0
    48f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    48fc:	001e3610 	andseq	r3, lr, r0, lsl r6
    4900:	4c800100 	stfmis	f0, [r0], {0}
    4904:	a0000000 	andge	r0, r0, r0
    4908:	11000011 	tstne	r0, r1, lsl r0
    490c:	00001c4c 	andeq	r1, r0, ip, asr #24
    4910:	00948201 	addseq	r8, r4, r1, lsl #4
    4914:	11c10000 	bicne	r0, r1, r0
    4918:	00000000 	andeq	r0, r0, r0
    491c:	00000743 	andeq	r0, r0, r3, asr #14
    4920:	11230004 	teqne	r3, r4
    4924:	01040000 	mrseq	r0, (UNDEF: 4)
    4928:	00000029 	andeq	r0, r0, r9, lsr #32
    492c:	001ed701 	andseq	sp, lr, r1, lsl #14
    4930:	0003c200 	andeq	ip, r3, r0, lsl #4
    4934:	00053800 	andeq	r3, r5, r0, lsl #16
    4938:	00000000 	andeq	r0, r0, r0
    493c:	00145700 	andseq	r5, r4, r0, lsl #14
    4940:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4944:	00000857 	andeq	r0, r0, r7, asr r8
    4948:	29050202 	stmdbcs	r5, {r1, r9}
    494c:	02000008 	andeq	r0, r0, #8
    4950:	0a100601 	beq	40615c <__Stack_Size+0x405d5c>
    4954:	75030000 	strvc	r0, [r3, #-0]
    4958:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    495c:	00004527 	andeq	r4, r0, r7, lsr #10
    4960:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4964:	00000964 	andeq	r0, r0, r4, ror #18
    4968:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    496c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    4970:	02000000 	andeq	r0, r0, #0
    4974:	0c090702 	stceq	7, cr0, [r9], {2}
    4978:	75030000 	strvc	r0, [r3, #-0]
    497c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4980:	00000068 	andeq	r0, r0, r8, rrx
    4984:	0e080102 	adfeqe	f0, f0, f2
    4988:	0400000a 	streq	r0, [r0], #-10
    498c:	00000475 	andeq	r0, r0, r5, ror r4
    4990:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    4994:	45050000 	strmi	r0, [r5, #-0]
    4998:	06000000 	streq	r0, [r0], -r0
    499c:	943e0201 	ldrtls	r0, [lr], #-513	; 0x201
    49a0:	07000000 	streq	r0, [r0, -r0]
    49a4:	0000055b 	andeq	r0, r0, fp, asr r5
    49a8:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    49ac:	00010000 	andeq	r0, r1, r0
    49b0:	00012204 	andeq	r2, r1, r4, lsl #4
    49b4:	7f3e0200 	svcvc	0x003e0200
    49b8:	02000000 	andeq	r0, r0, #0
    49bc:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    49c0:	1c080000 	stcne	0, cr0, [r8], {-0}
    49c4:	0b014e03 	bleq	581d8 <__Stack_Size+0x57dd8>
    49c8:	09000001 	stmdbeq	r0, {r0}
    49cc:	004c5243 	subeq	r5, ip, r3, asr #4
    49d0:	6f015003 	svcvs	0x00015003
    49d4:	00000000 	andeq	r0, r0, r0
    49d8:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    49dc:	01510300 	cmpeq	r1, r0, lsl #6
    49e0:	0000006f 	andeq	r0, r0, pc, rrx
    49e4:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    49e8:	52030052 	andpl	r0, r3, #82	; 0x52
    49ec:	00006f01 	andeq	r6, r0, r1, lsl #30
    49f0:	4f090800 	svcmi	0x00090800
    49f4:	03005244 	movweq	r5, #580	; 0x244
    49f8:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    49fc:	0a0c0000 	beq	304a04 <__Stack_Size+0x304604>
    4a00:	000000db 	ldrdeq	r0, [r0], -fp
    4a04:	6f015403 	svcvs	0x00015403
    4a08:	10000000 	andne	r0, r0, r0
    4a0c:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    4a10:	01550300 	cmpeq	r5, r0, lsl #6
    4a14:	0000006f 	andeq	r0, r0, pc, rrx
    4a18:	0cf90a14 	vldmiaeq	r9!, {s1-s20}
    4a1c:	56030000 	strpl	r0, [r3], -r0
    4a20:	00006f01 	andeq	r6, r0, r1, lsl #30
    4a24:	0b001800 	bleq	aa2c <__Stack_Size+0xa62c>
    4a28:	00000904 	andeq	r0, r0, r4, lsl #18
    4a2c:	a6015703 	strge	r5, [r1], -r3, lsl #14
    4a30:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4a34:	01590318 	cmpeq	r9, r8, lsl r3
    4a38:	00000148 	andeq	r0, r0, r8, asr #2
    4a3c:	00200d0a 	eoreq	r0, r0, sl, lsl #26
    4a40:	015b0300 	cmpeq	fp, r0, lsl #6
    4a44:	0000006f 	andeq	r0, r0, pc, rrx
    4a48:	20020a00 	andcs	r0, r2, r0, lsl #20
    4a4c:	5c030000 	stcpl	0, cr0, [r3], {-0}
    4a50:	00006f01 	andeq	r6, r0, r1, lsl #30
    4a54:	f00a0400 			; <UNDEFINED> instruction: 0xf00a0400
    4a58:	0300001e 	movweq	r0, #30
    4a5c:	0158015d 	cmpeq	r8, sp, asr r1
    4a60:	00080000 	andeq	r0, r8, r0
    4a64:	00006f0c 	andeq	r6, r0, ip, lsl #30
    4a68:	00015800 	andeq	r5, r1, r0, lsl #16
    4a6c:	009f0d00 	addseq	r0, pc, r0, lsl #26
    4a70:	00030000 	andeq	r0, r3, r0
    4a74:	00014805 	andeq	r4, r1, r5, lsl #16
    4a78:	1feb0b00 	svcne	0x00eb0b00
    4a7c:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    4a80:	00011701 	andeq	r1, r1, r1, lsl #14
    4a84:	04010600 	streq	r0, [r1], #-1536	; 0x600
    4a88:	00018423 	andeq	r8, r1, r3, lsr #8
    4a8c:	030a0700 	movweq	r0, #42752	; 0xa700
    4a90:	07010000 	streq	r0, [r1, -r0]
    4a94:	0000022a 	andeq	r0, r0, sl, lsr #4
    4a98:	0a210702 	beq	8466a8 <__Stack_Size+0x8462a8>
    4a9c:	00030000 	andeq	r0, r3, r0
    4aa0:	0007c304 	andeq	ip, r7, r4, lsl #6
    4aa4:	69270400 	stmdbvs	r7!, {sl}
    4aa8:	06000001 	streq	r0, [r0], -r1
    4aac:	c92e0401 	stmdbgt	lr!, {r0, sl}
    4ab0:	07000001 	streq	r0, [r0, -r1]
    4ab4:	000007d5 	ldrdeq	r0, [r0], -r5
    4ab8:	0c660700 	stcleq	7, cr0, [r6], #-0
    4abc:	07040000 	streq	r0, [r4, -r0]
    4ac0:	000003ea 	andeq	r0, r0, sl, ror #7
    4ac4:	041c0728 	ldreq	r0, [ip], #-1832	; 0x728
    4ac8:	00c80000 	sbceq	r0, r8, r0
    4acc:	00044507 	andeq	r4, r4, r7, lsl #10
    4ad0:	00071400 	andeq	r1, r7, r0, lsl #8
    4ad4:	10000000 	andne	r0, r0, r0
    4ad8:	00072007 	andeq	r2, r7, r7
    4adc:	47071c00 	strmi	r1, [r7, -r0, lsl #24]
    4ae0:	18000008 	stmdane	r0, {r3}
    4ae4:	09110400 	ldmdbeq	r1, {sl}
    4ae8:	36040000 	strcc	r0, [r4], -r0
    4aec:	0000018f 	andeq	r0, r0, pc, lsl #3
    4af0:	3e04040e 	cdpcc	4, 0, cr0, cr4, cr14, {0}
    4af4:	00000201 	andeq	r0, r0, r1, lsl #4
    4af8:	0001030f 	andeq	r0, r1, pc, lsl #6
    4afc:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    4b00:	00000000 	andeq	r0, r0, r0
    4b04:	000bf80f 	andeq	pc, fp, pc, lsl #16
    4b08:	84410400 	strbhi	r0, [r1], #-1024	; 0x400
    4b0c:	02000001 	andeq	r0, r0, #1
    4b10:	0000e00f 	andeq	lr, r0, pc
    4b14:	c9420400 	stmdbgt	r2, {sl}^
    4b18:	03000001 	movweq	r0, #1
    4b1c:	09fd0400 	ldmibeq	sp!, {sl}^
    4b20:	43040000 	movwmi	r0, #16384	; 0x4000
    4b24:	000001d4 	ldrdeq	r0, [r0], -r4
    4b28:	47040106 	strmi	r0, [r4, -r6, lsl #2]
    4b2c:	00000221 	andeq	r0, r0, r1, lsr #4
    4b30:	001ebf07 	andseq	fp, lr, r7, lsl #30
    4b34:	78070000 	stmdavc	r7, {}	; <UNPREDICTABLE>
    4b38:	0100001e 	tsteq	r0, lr, lsl r0
    4b3c:	1ff80400 	svcne	0x00f80400
    4b40:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    4b44:	0000020c 	andeq	r0, r0, ip, lsl #4
    4b48:	001f0f10 	andseq	r0, pc, r0, lsl pc	; <UNPREDICTABLE>
    4b4c:	00330100 	eorseq	r0, r3, r0, lsl #2
    4b50:	a4000000 	strge	r0, [r0], #-0
    4b54:	01000000 	mrseq	r0, (UNDEF: 0)
    4b58:	00030d9c 	muleq	r3, ip, sp
    4b5c:	20071100 	andcs	r1, r7, r0, lsl #2
    4b60:	33010000 	movwcc	r0, #4096	; 0x1000
    4b64:	0000030d 	andeq	r0, r0, sp, lsl #6
    4b68:	00001202 	andeq	r1, r0, r2, lsl #4
    4b6c:	00000012 	andeq	r0, r0, r2, lsl r0
    4b70:	00073300 	andeq	r3, r7, r0, lsl #6
    4b74:	00026800 	andeq	r6, r2, r0, lsl #16
    4b78:	51011300 	mrspl	r1, SP_irq
    4b7c:	01133101 	tsteq	r3, r1, lsl #2
    4b80:	00340150 	eorseq	r0, r4, r0, asr r1
    4b84:	00000012 	andeq	r0, r0, r2, lsl r0
    4b88:	00073300 	andeq	r3, r7, r0, lsl #6
    4b8c:	00028100 	andeq	r8, r2, r0, lsl #2
    4b90:	51011300 	mrspl	r1, SP_irq
    4b94:	01133101 	tsteq	r3, r1, lsl #2
    4b98:	40080250 	andmi	r0, r8, r0, asr r2
    4b9c:	00001200 	andeq	r1, r0, r0, lsl #4
    4ba0:	07330000 	ldreq	r0, [r3, -r0]!
    4ba4:	02990000 	addseq	r0, r9, #0
    4ba8:	01130000 	tsteq	r3, r0
    4bac:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4bb0:	38015001 	stmdacc	r1, {r0, ip, lr}
    4bb4:	00001200 	andeq	r1, r0, r0, lsl #4
    4bb8:	07330000 	ldreq	r0, [r3, -r0]!
    4bbc:	02b10000 	adcseq	r0, r1, #0
    4bc0:	01130000 	tsteq	r3, r0
    4bc4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4bc8:	40015001 	andmi	r5, r1, r1
    4bcc:	00001200 	andeq	r1, r0, r0, lsl #4
    4bd0:	07330000 	ldreq	r0, [r3, -r0]!
    4bd4:	02ca0000 	sbceq	r0, sl, #0
    4bd8:	01130000 	tsteq	r3, r0
    4bdc:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4be0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4be4:	00120020 	andseq	r0, r2, r0, lsr #32
    4be8:	33000000 	movwcc	r0, #0
    4bec:	e3000007 	movw	r0, #7
    4bf0:	13000002 	movwne	r0, #2
    4bf4:	31015101 	tstcc	r1, r1, lsl #2
    4bf8:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    4bfc:	12008008 	andne	r8, r0, #8
    4c00:	00000000 	andeq	r0, r0, r0
    4c04:	00000733 	andeq	r0, r0, r3, lsr r7
    4c08:	000002fd 	strdeq	r0, [r0], -sp
    4c0c:	01510113 	cmpeq	r1, r3, lsl r1
    4c10:	50011331 	andpl	r1, r1, r1, lsr r3
    4c14:	01000a03 	tsteq	r0, r3, lsl #20
    4c18:	00001400 	andeq	r1, r0, r0, lsl #8
    4c1c:	07330000 	ldreq	r0, [r3, -r0]!
    4c20:	01130000 	tsteq	r3, r0
    4c24:	00300151 	eorseq	r0, r0, r1, asr r1
    4c28:	0b041500 	bleq	10a030 <__Stack_Size+0x109c30>
    4c2c:	10000001 	andne	r0, r0, r1
    4c30:	00002029 	andeq	r2, r0, r9, lsr #32
    4c34:	00006b01 	andeq	r6, r0, r1, lsl #22
    4c38:	00160000 	andseq	r0, r6, r0
    4c3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4c40:	00000355 	andeq	r0, r0, r5, asr r3
    4c44:	00000012 	andeq	r0, r0, r2, lsl r0
    4c48:	00073300 	andeq	r3, r7, r0, lsl #6
    4c4c:	00034000 	andeq	r4, r3, r0
    4c50:	51011300 	mrspl	r1, SP_irq
    4c54:	01133101 	tsteq	r3, r1, lsl #2
    4c58:	00310150 	eorseq	r0, r1, r0, asr r1
    4c5c:	00000014 	andeq	r0, r0, r4, lsl r0
    4c60:	00073300 	andeq	r3, r7, r0, lsl #6
    4c64:	51011300 	mrspl	r1, SP_irq
    4c68:	01133001 	tsteq	r3, r1
    4c6c:	00310150 	eorseq	r0, r1, r0, asr r1
    4c70:	01eb1000 	mvneq	r1, r0
    4c74:	7c010000 	stcvc	0, cr0, [r1], {-0}
    4c78:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
    4c7c:	0000009c 	muleq	r0, ip, r0
    4c80:	03e19c01 	mvneq	r9, #256	; 0x100
    4c84:	07160000 	ldreq	r0, [r6, -r0]
    4c88:	01000020 	tsteq	r0, r0, lsr #32
    4c8c:	00030d7c 	andeq	r0, r3, ip, ror sp
    4c90:	11500100 	cmpne	r0, r0, lsl #2
    4c94:	00001f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    4c98:	03e17c01 	mvneq	r7, #256	; 0x100
    4c9c:	12c40000 	sbcne	r0, r4, #0
    4ca0:	4c170000 	ldcmi	0, cr0, [r7], {-0}
    4ca4:	0100001f 	tsteq	r0, pc, lsl r0
    4ca8:	00003a7e 	andeq	r3, r0, lr, ror sl
    4cac:	0012e500 	andseq	lr, r2, r0, lsl #10
    4cb0:	1fbc1700 	svcne	0x00bc1700
    4cb4:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    4cb8:	0000003a 	andeq	r0, r0, sl, lsr r0
    4cbc:	00001314 	andeq	r1, r0, r4, lsl r3
    4cc0:	001e7117 	andseq	r7, lr, r7, lsl r1
    4cc4:	3a7e0100 	bcc	1f850cc <__Stack_Size+0x1f84ccc>
    4cc8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    4ccc:	18000013 	stmdane	r0, {r0, r1, r4}
    4cd0:	00736f70 	rsbseq	r6, r3, r0, ror pc
    4cd4:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4cd8:	13740000 	cmnne	r4, #0
    4cdc:	3d170000 	ldccc	0, cr0, [r7, #-0]
    4ce0:	0100001f 	tsteq	r0, pc, lsl r0
    4ce4:	00003a7f 	andeq	r3, r0, pc, ror sl
    4ce8:	0013d200 	andseq	sp, r3, r0, lsl #4
    4cec:	1ef71700 	cdpne	7, 15, cr1, cr7, cr0, {0}
    4cf0:	7f010000 	svcvc	0x00010000
    4cf4:	0000003a 	andeq	r0, r0, sl, lsr r0
    4cf8:	000013fc 	strdeq	r1, [r0], -ip
    4cfc:	01041500 	tsteq	r4, r0, lsl #10
    4d00:	10000002 	andne	r0, r0, r2
    4d04:	00001ea8 	andeq	r1, r0, r8, lsr #29
    4d08:	0000e501 	andeq	lr, r0, r1, lsl #10
    4d0c:	00100000 	andseq	r0, r0, r0
    4d10:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d14:	0000040a 	andeq	r0, r0, sl, lsl #8
    4d18:	001f9916 	andseq	r9, pc, r6, lsl r9	; <UNPREDICTABLE>
    4d1c:	e1e50100 	mvn	r0, r0, lsl #2
    4d20:	01000003 	tsteq	r0, r3
    4d24:	b1190050 	tstlt	r9, r0, asr r0
    4d28:	01000004 	tsteq	r0, r4
    4d2c:	00005ef6 	strdeq	r5, [r0], -r6
    4d30:	00138c00 	andseq	r8, r3, r0, lsl #24
    4d34:	00000c08 	andeq	r0, r0, r8, lsl #24
    4d38:	4f9c0100 	svcmi	0x009c0100
    4d3c:	11000004 	tstne	r0, r4
    4d40:	00002007 	andeq	r2, r0, r7
    4d44:	030df601 	movweq	pc, #54785	; 0xd601	; <UNPREDICTABLE>
    4d48:	14620000 	strbtne	r0, [r2], #-0
    4d4c:	03160000 	tsteq	r6, #0
    4d50:	01000001 	tsteq	r0, r1
    4d54:	00004cf6 	strdeq	r4, [r0], -r6
    4d58:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    4d5c:	00001c4c 	andeq	r1, r0, ip, asr #24
    4d60:	005ef801 	subseq	pc, lr, r1, lsl #16
    4d64:	14830000 	strne	r0, [r3], #0
    4d68:	1a000000 	bne	4d70 <__Stack_Size+0x4970>
    4d6c:	00001f7e 	andeq	r1, r0, lr, ror pc
    4d70:	4c011001 	stcmi	0, cr1, [r1], {1}
    4d74:	00000000 	andeq	r0, r0, r0
    4d78:	06000000 	streq	r0, [r0], -r0
    4d7c:	01000000 	mrseq	r0, (UNDEF: 0)
    4d80:	00047a9c 	muleq	r4, ip, sl
    4d84:	20071b00 	andcs	r1, r7, r0, lsl #22
    4d88:	10010000 	andne	r0, r1, r0
    4d8c:	00030d01 	andeq	r0, r3, r1, lsl #26
    4d90:	0014ad00 	andseq	sl, r4, r0, lsl #26
    4d94:	121a0000 	andsne	r0, sl, #0
    4d98:	01000020 	tsteq	r0, r0, lsr #32
    4d9c:	005e0121 	subseq	r0, lr, r1, lsr #2
    4da0:	00000000 	andeq	r0, r0, r0
    4da4:	000c0000 	andeq	r0, ip, r0
    4da8:	9c010000 	stcls	0, cr0, [r1], {-0}
    4dac:	000004c3 	andeq	r0, r0, r3, asr #9
    4db0:	0020071b 	eoreq	r0, r0, fp, lsl r7
    4db4:	01210100 	teqeq	r1, r0, lsl #2
    4db8:	0000030d 	andeq	r0, r0, sp, lsl #6
    4dbc:	000014ce 	andeq	r1, r0, lr, asr #9
    4dc0:	0001031c 	andeq	r0, r1, ip, lsl r3
    4dc4:	01210100 	teqeq	r1, r0, lsl #2
    4dc8:	0000004c 	andeq	r0, r0, ip, asr #32
    4dcc:	4c1d5101 	ldfmis	f5, [sp], {1}
    4dd0:	0100001c 	tsteq	r0, ip, lsl r0
    4dd4:	005e0123 	subseq	r0, lr, r3, lsr #2
    4dd8:	14ef0000 	strbtne	r0, [pc], #0	; 4de0 <__Stack_Size+0x49e0>
    4ddc:	1a000000 	bne	4de4 <__Stack_Size+0x49e4>
    4de0:	00001e80 	andeq	r1, r0, r0, lsl #29
    4de4:	4c013b01 	stcmi	11, cr3, [r1], {1}
    4de8:	00000000 	andeq	r0, r0, r0
    4dec:	06000000 	streq	r0, [r0], -r0
    4df0:	01000000 	mrseq	r0, (UNDEF: 0)
    4df4:	0004ee9c 	muleq	r4, ip, lr
    4df8:	20071b00 	andcs	r1, r7, r0, lsl #22
    4dfc:	3b010000 	blcc	44e04 <__Stack_Size+0x44a04>
    4e00:	00030d01 	andeq	r0, r3, r1, lsl #26
    4e04:	00151900 	andseq	r1, r5, r0, lsl #18
    4e08:	6c1e0000 	ldcvs	0, cr0, [lr], {-0}
    4e0c:	01000003 	tsteq	r0, r3
    4e10:	1398014d 	orrsne	r0, r8, #1073741843	; 0x40000013
    4e14:	00040800 	andeq	r0, r4, r0, lsl #16
    4e18:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e1c:	00000521 	andeq	r0, r0, r1, lsr #10
    4e20:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4e24:	014d0100 	mrseq	r0, (UNDEF: 93)
    4e28:	0000030d 	andeq	r0, r0, sp, lsl #6
    4e2c:	031c5001 	tsteq	ip, #1
    4e30:	01000001 	tsteq	r0, r1
    4e34:	004c014d 	subeq	r0, ip, sp, asr #2
    4e38:	51010000 	mrspl	r0, (UNDEF: 1)
    4e3c:	074f1e00 	strbeq	r1, [pc, -r0, lsl #28]
    4e40:	60010000 	andvs	r0, r1, r0
    4e44:	00139c01 	andseq	r9, r3, r1, lsl #24
    4e48:	00000408 	andeq	r0, r0, r8, lsl #8
    4e4c:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    4e50:	1c000005 	stcne	0, cr0, [r0], {5}
    4e54:	00002007 	andeq	r2, r0, r7
    4e58:	0d016001 	stceq	0, cr6, [r1, #-4]
    4e5c:	01000003 	tsteq	r0, r3
    4e60:	01031c50 	tsteq	r3, r0, asr ip
    4e64:	60010000 	andvs	r0, r1, r0
    4e68:	00004c01 	andeq	r4, r0, r1, lsl #24
    4e6c:	00510100 	subseq	r0, r1, r0, lsl #2
    4e70:	001ec91e 	andseq	ip, lr, lr, lsl r9
    4e74:	01760100 	cmneq	r6, r0, lsl #2
    4e78:	00000000 	andeq	r0, r0, r0
    4e7c:	0000000a 	andeq	r0, r0, sl
    4e80:	05959c01 	ldreq	r9, [r5, #3073]	; 0xc01
    4e84:	071c0000 	ldreq	r0, [ip, -r0]
    4e88:	01000020 	tsteq	r0, r0, lsr #32
    4e8c:	030d0176 	movweq	r0, #53622	; 0xd176
    4e90:	50010000 	andpl	r0, r1, r0
    4e94:	0001031c 	andeq	r0, r1, ip, lsl r3
    4e98:	01760100 	cmneq	r6, r0, lsl #2
    4e9c:	0000004c 	andeq	r0, r0, ip, asr #32
    4ea0:	b81c5101 	ldmdalt	ip, {r0, r8, ip, lr}
    4ea4:	0100001e 	tsteq	r0, lr, lsl r0
    4ea8:	02210176 	eoreq	r0, r1, #-2147483619	; 0x8000001d
    4eac:	52010000 	andpl	r0, r1, #0
    4eb0:	1fc71e00 	svcne	0x00c71e00
    4eb4:	90010000 	andls	r0, r1, r0
    4eb8:	00000001 	andeq	r0, r0, r1
    4ebc:	00000400 	andeq	r0, r0, r0, lsl #8
    4ec0:	c89c0100 	ldmgt	ip, {r8}
    4ec4:	1c000005 	stcne	0, cr0, [r0], {5}
    4ec8:	00002007 	andeq	r2, r0, r7
    4ecc:	0d019001 	stceq	0, cr9, [r1, #-4]
    4ed0:	01000003 	tsteq	r0, r3
    4ed4:	1f441c50 	svcne	0x00441c50
    4ed8:	90010000 	andls	r0, r1, r0
    4edc:	00004c01 	andeq	r4, r0, r1, lsl #24
    4ee0:	00510100 	subseq	r0, r1, r0, lsl #2
    4ee4:	001fa91e 	andseq	sl, pc, lr, lsl r9	; <UNPREDICTABLE>
    4ee8:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    4eec:	00000000 	andeq	r0, r0, r0
    4ef0:	00000010 	andeq	r0, r0, r0, lsl r0
    4ef4:	060b9c01 	streq	r9, [fp], -r1, lsl #24
    4ef8:	071c0000 	ldreq	r0, [ip, -r0]
    4efc:	01000020 	tsteq	r0, r0, lsr #32
    4f00:	030d01a2 	movweq	r0, #53666	; 0xd1a2
    4f04:	50010000 	andpl	r0, r1, r0
    4f08:	0001031c 	andeq	r0, r1, ip, lsl r3
    4f0c:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    4f10:	0000004c 	andeq	r0, r0, ip, asr #32
    4f14:	741f5101 	ldrvc	r5, [pc], #-257	; 4f1c <__Stack_Size+0x4b1c>
    4f18:	0100706d 	tsteq	r0, sp, rrx
    4f1c:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    4f20:	153a0000 	ldrne	r0, [sl, #-0]!
    4f24:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4f28:	00001f1b 	andeq	r1, r0, fp, lsl pc
    4f2c:	0001c301 	andeq	ip, r1, r1, lsl #6
    4f30:	1c000000 	stcne	0, cr0, [r0], {-0}
    4f34:	01000000 	mrseq	r0, (UNDEF: 0)
    4f38:	0006529c 	muleq	r6, ip, r2
    4f3c:	1eff1b00 	vmovne.f64	d17, #240	; 0xf0
    4f40:	c3010000 	movwgt	r0, #4096	; 0x1000
    4f44:	00005e01 	andeq	r5, r0, r1, lsl #28
    4f48:	00155b00 	andseq	r5, r5, r0, lsl #22
    4f4c:	1f581b00 	svcne	0x00581b00
    4f50:	c3010000 	movwgt	r0, #4096	; 0x1000
    4f54:	00005e01 	andeq	r5, r0, r1, lsl #28
    4f58:	00157c00 	andseq	r7, r5, r0, lsl #24
    4f5c:	1f3d1d00 	svcne	0x003d1d00
    4f60:	c5010000 	strgt	r0, [r1, #-0]
    4f64:	00003a01 	andeq	r3, r0, r1, lsl #20
    4f68:	00159d00 	andseq	r9, r5, r0, lsl #26
    4f6c:	941e0000 	ldrls	r0, [lr], #-0
    4f70:	0100001e 	tsteq	r0, lr, lsl r0
    4f74:	000001dc 	ldrdeq	r0, [r0], -ip
    4f78:	000c0000 	andeq	r0, ip, r0
    4f7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f80:	00000677 	andeq	r0, r0, r7, ror r6
    4f84:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    4f88:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    4f8c:	00000094 	muleq	r0, r4, r0
    4f90:	1e005001 	cdpne	0, 0, cr5, cr0, cr1, {0}
    4f94:	0000039a 	muleq	r0, sl, r3
    4f98:	a0020701 	andge	r0, r2, r1, lsl #14
    4f9c:	54080013 	strpl	r0, [r8], #-19
    4fa0:	01000000 	mrseq	r0, (UNDEF: 0)
    4fa4:	0006ec9c 	muleq	r6, ip, ip
    4fa8:	1f321b00 	svcne	0x00321b00
    4fac:	07010000 	streq	r0, [r1, -r0]
    4fb0:	00003a02 	andeq	r3, r0, r2, lsl #20
    4fb4:	0015d500 	andseq	sp, r5, r0, lsl #10
    4fb8:	1a7c1c00 	bne	1f0bfc0 <__Stack_Size+0x1f0bbc0>
    4fbc:	07010000 	streq	r0, [r1, -r0]
    4fc0:	00009402 	andeq	r9, r0, r2, lsl #8
    4fc4:	1f510100 	svcne	0x00510100
    4fc8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4fcc:	3a020901 	bcc	873d8 <__Stack_Size+0x86fd8>
    4fd0:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    4fd4:	1d000015 	stcne	0, cr0, [r0, #-84]	; 0xffffffac
    4fd8:	00001fe6 	andeq	r1, r0, r6, ror #31
    4fdc:	3a020901 	bcc	873e8 <__Stack_Size+0x86fe8>
    4fe0:	27000000 	strcs	r0, [r0, -r0]
    4fe4:	1d000016 	stcne	0, cr0, [r0, #-88]	; 0xffffffa8
    4fe8:	00001f3d 	andeq	r1, r0, sp, lsr pc
    4fec:	3a020901 	bcc	873f8 <__Stack_Size+0x86ff8>
    4ff0:	50000000 	andpl	r0, r0, r0
    4ff4:	1d000016 	stcne	0, cr0, [r0, #-88]	; 0xffffffa8
    4ff8:	00001f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
    4ffc:	3a020901 	bcc	87408 <__Stack_Size+0x87008>
    5000:	6f000000 	svcvs	0x00000000
    5004:	00000016 	andeq	r0, r0, r6, lsl r0
    5008:	001fd21e 	andseq	sp, pc, lr, lsl r2	; <UNPREDICTABLE>
    500c:	02390100 	eorseq	r0, r9, #0, 2
    5010:	00000000 	andeq	r0, r0, r0
    5014:	0000002a 	andeq	r0, r0, sl, lsr #32
    5018:	07339c01 	ldreq	r9, [r3, -r1, lsl #24]!
    501c:	ff1b0000 			; <UNDEFINED> instruction: 0xff1b0000
    5020:	0100001e 	tsteq	r0, lr, lsl r0
    5024:	005e0239 	subseq	r0, lr, r9, lsr r2
    5028:	16aa0000 	strtne	r0, [sl], r0
    502c:	581b0000 	ldmdapl	fp, {}	; <UNPREDICTABLE>
    5030:	0100001f 	tsteq	r0, pc, lsl r0
    5034:	005e0239 	subseq	r0, lr, r9, lsr r2
    5038:	16cb0000 	strbne	r0, [fp], r0
    503c:	741f0000 	ldrvc	r0, [pc], #-0	; 5044 <__Stack_Size+0x4c44>
    5040:	0100706d 	tsteq	r0, sp, rrx
    5044:	003a023b 	eorseq	r0, sl, fp, lsr r2
    5048:	16ec0000 	strbtne	r0, [ip], r0
    504c:	20000000 	andcs	r0, r0, r0
    5050:	00001f67 	andeq	r1, r0, r7, ror #30
    5054:	21011405 	tstcs	r1, r5, lsl #8
    5058:	0000003a 	andeq	r0, r0, sl, lsr r0
    505c:	00009421 	andeq	r9, r0, r1, lsr #8
    5060:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
    5064:	04000009 	streq	r0, [r0], #-9
    5068:	00130b00 	andseq	r0, r3, r0, lsl #22
    506c:	29010400 	stmdbcs	r1, {sl}
    5070:	01000000 	mrseq	r0, (UNDEF: 0)
    5074:	000020d3 	ldrdeq	r2, [r0], -r3
    5078:	000003c2 	andeq	r0, r0, r2, asr #7
    507c:	000005c8 	andeq	r0, r0, r8, asr #11
    5080:	00000000 	andeq	r0, r0, r0
    5084:	00001695 	muleq	r0, r5, r6
    5088:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    508c:	02000008 	andeq	r0, r0, #8
    5090:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    5094:	01020000 	mrseq	r0, (UNDEF: 2)
    5098:	000a1006 	andeq	r1, sl, r6
    509c:	33750300 	cmncc	r5, #0, 6
    50a0:	27020032 	smladxcs	r2, r2, r0, r0
    50a4:	00000045 	andeq	r0, r0, r5, asr #32
    50a8:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    50ac:	03000009 	movweq	r0, #9
    50b0:	00363175 	eorseq	r3, r6, r5, ror r1
    50b4:	00572802 	subseq	r2, r7, r2, lsl #16
    50b8:	02020000 	andeq	r0, r2, #0
    50bc:	000c0907 	andeq	r0, ip, r7, lsl #18
    50c0:	38750300 	ldmdacc	r5!, {r8, r9}^
    50c4:	68290200 	stmdavs	r9!, {r9}
    50c8:	02000000 	andeq	r0, r0, #0
    50cc:	0a0e0801 	beq	3870d8 <__Stack_Size+0x386cd8>
    50d0:	75040000 	strvc	r0, [r4, #-0]
    50d4:	02000004 	andeq	r0, r0, #4
    50d8:	00007a2f 	andeq	r7, r0, pc, lsr #20
    50dc:	00450500 	subeq	r0, r5, r0, lsl #10
    50e0:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
    50e4:	02000023 	andeq	r0, r0, #35	; 0x23
    50e8:	00008a33 	andeq	r8, r0, r3, lsr sl
    50ec:	007a0600 	rsbseq	r0, sl, r0, lsl #12
    50f0:	01070000 	mrseq	r0, (UNDEF: 7)
    50f4:	00a43c02 	adceq	r3, r4, r2, lsl #24
    50f8:	c3080000 	movwgt	r0, #32768	; 0x8000
    50fc:	0000001e 	andeq	r0, r0, lr, lsl r0
    5100:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    5104:	04000100 	streq	r0, [r0], #-256	; 0x100
    5108:	0000251b 	andeq	r2, r0, fp, lsl r5
    510c:	008f3c02 	addeq	r3, pc, r2, lsl #24
    5110:	01070000 	mrseq	r0, (UNDEF: 7)
    5114:	00c43e02 	sbceq	r3, r4, r2, lsl #28
    5118:	5b080000 	blpl	205120 <__Stack_Size+0x204d20>
    511c:	00000005 	andeq	r0, r0, r5
    5120:	00094108 	andeq	r4, r9, r8, lsl #2
    5124:	04000100 	streq	r0, [r0], #-256	; 0x100
    5128:	00000122 	andeq	r0, r0, r2, lsr #2
    512c:	00af3e02 	adceq	r3, pc, r2, lsl #28
    5130:	04020000 	streq	r0, [r2], #-0
    5134:	00095b07 	andeq	r5, r9, r7, lsl #22
    5138:	033c0a00 	teqeq	ip, #0, 20
    513c:	77018103 	strvc	r8, [r1, -r3, lsl #2]
    5140:	0b000001 	bleq	514c <__Stack_Size+0x4d4c>
    5144:	00002333 	andeq	r2, r0, r3, lsr r3
    5148:	87018303 	strhi	r8, [r1, -r3, lsl #6]
    514c:	00000001 	andeq	r0, r0, r1
    5150:	0007e30b 	andeq	lr, r7, fp, lsl #6
    5154:	01840300 	orreq	r0, r4, r0, lsl #6
    5158:	0000018c 	andeq	r0, r0, ip, lsl #3
    515c:	22f70b08 	rscscs	r0, r7, #8, 22	; 0x2000
    5160:	85030000 	strhi	r0, [r3, #-0]
    5164:	00019c01 	andeq	r9, r1, r1, lsl #24
    5168:	9e0b8000 	cdpls	0, 0, cr8, cr11, cr0, {0}
    516c:	03000021 	movweq	r0, #33	; 0x21
    5170:	018c0186 	orreq	r0, ip, r6, lsl #3
    5174:	0c880000 	stceq	0, cr0, [r8], {0}
    5178:	0000230d 	andeq	r2, r0, sp, lsl #6
    517c:	a1018703 	tstge	r1, r3, lsl #14
    5180:	00000001 	andeq	r0, r0, r1
    5184:	07f70c01 	ldrbeq	r0, [r7, r1, lsl #24]!
    5188:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
    518c:	00018c01 	andeq	r8, r1, r1, lsl #24
    5190:	0c010800 	stceq	8, cr0, [r1], {-0}
    5194:	00002259 	andeq	r2, r0, r9, asr r2
    5198:	a6018903 	strge	r8, [r1], -r3, lsl #18
    519c:	80000001 	andhi	r0, r0, r1
    51a0:	08010c01 	stmdaeq	r1, {r0, sl, fp}
    51a4:	8a030000 	bhi	c51ac <__Stack_Size+0xc4dac>
    51a8:	00018c01 	andeq	r8, r1, r1, lsl #24
    51ac:	0c018800 	stceq	8, cr8, [r1], {-0}
    51b0:	00002039 	andeq	r2, r0, r9, lsr r0
    51b4:	ab018b03 	blge	67dc8 <__Stack_Size+0x679c8>
    51b8:	00000001 	andeq	r0, r0, r1
    51bc:	080b0c02 	stmdaeq	fp, {r1, sl, fp}
    51c0:	8c030000 	stchi	0, cr0, [r3], {-0}
    51c4:	0001b001 	andeq	fp, r1, r1
    51c8:	0d020800 	stceq	8, cr0, [r2, #-0]
    51cc:	00525049 	subseq	r5, r2, r9, asr #32
    51d0:	d0018d03 	andle	r8, r1, r3, lsl #26
    51d4:	00000001 	andeq	r0, r0, r1
    51d8:	6f0e0003 	svcvs	0x000e0003
    51dc:	87000000 	strhi	r0, [r0, -r0]
    51e0:	0f000001 	svceq	0x00000001
    51e4:	000000cf 	andeq	r0, r0, pc, asr #1
    51e8:	77050001 	strvc	r0, [r5, -r1]
    51ec:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    51f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    51f4:	0000019c 	muleq	r0, ip, r1
    51f8:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    51fc:	05001d00 	streq	r1, [r0, #-3328]	; 0xd00
    5200:	00000177 	andeq	r0, r0, r7, ror r1
    5204:	00017705 	andeq	r7, r1, r5, lsl #14
    5208:	01770500 	cmneq	r7, r0, lsl #10
    520c:	77050000 	strvc	r0, [r5, -r0]
    5210:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    5214:	0000003a 	andeq	r0, r0, sl, lsr r0
    5218:	000001c0 	andeq	r0, r0, r0, asr #3
    521c:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    5220:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    5224:	0000006f 	andeq	r0, r0, pc, rrx
    5228:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    522c:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    5230:	05000e00 	streq	r0, [r0, #-3584]	; 0xe00
    5234:	000001c0 	andeq	r0, r0, r0, asr #3
    5238:	00227f10 	eoreq	r7, r2, r0, lsl pc
    523c:	018e0300 	orreq	r0, lr, r0, lsl #6
    5240:	000000d6 	ldrdeq	r0, [r0], -r6
    5244:	90034011 	andls	r4, r3, r1, lsl r0
    5248:	0002a101 	andeq	sl, r2, r1, lsl #2
    524c:	21410b00 	cmpcs	r1, r0, lsl #22
    5250:	92030000 	andls	r0, r3, #0
    5254:	00007f01 	andeq	r7, r0, r1, lsl #30
    5258:	990b0000 	stmdbls	fp, {}	; <UNPREDICTABLE>
    525c:	03000021 	movweq	r0, #33	; 0x21
    5260:	006f0193 	mlseq	pc, r3, r1, r0	; <UNPREDICTABLE>
    5264:	0b040000 	bleq	10526c <__Stack_Size+0x104e6c>
    5268:	00002308 	andeq	r2, r0, r8, lsl #6
    526c:	6f019403 	svcvs	0x00019403
    5270:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5274:	0022530b 	eoreq	r5, r2, fp, lsl #6
    5278:	01950300 	orrseq	r0, r5, r0, lsl #6
    527c:	0000006f 	andeq	r0, r0, pc, rrx
    5280:	4353120c 	cmpmi	r3, #12, 4	; 0xc0000000
    5284:	96030052 			; <UNDEFINED> instruction: 0x96030052
    5288:	00006f01 	andeq	r6, r0, r1, lsl #30
    528c:	43121000 	tstmi	r2, #0
    5290:	03005243 	movweq	r5, #579	; 0x243
    5294:	006f0197 	mlseq	pc, r7, r1, r0	; <UNPREDICTABLE>
    5298:	0b140000 	bleq	5052a0 <__Stack_Size+0x504ea0>
    529c:	00002274 	andeq	r2, r0, r4, ror r2
    52a0:	b1019803 	tstlt	r1, r3, lsl #16
    52a4:	18000002 	stmdane	r0, {r1}
    52a8:	0022790b 	eoreq	r7, r2, fp, lsl #18
    52ac:	01990300 	orrseq	r0, r9, r0, lsl #6
    52b0:	0000006f 	andeq	r0, r0, pc, rrx
    52b4:	222e0b24 	eorcs	r0, lr, #36, 22	; 0x9000
    52b8:	9a030000 	bls	c52c0 <__Stack_Size+0xc4ec0>
    52bc:	00006f01 	andeq	r6, r0, r1, lsl #30
    52c0:	2e0b2800 	cdpcs	8, 0, cr2, cr11, cr0, {0}
    52c4:	03000023 	movweq	r0, #35	; 0x23
    52c8:	006f019b 	mlseq	pc, fp, r1, r0	; <UNPREDICTABLE>
    52cc:	0b2c0000 	bleq	b052d4 <__Stack_Size+0xb04ed4>
    52d0:	00002312 	andeq	r2, r0, r2, lsl r3
    52d4:	6f019c03 	svcvs	0x00019c03
    52d8:	30000000 	andcc	r0, r0, r0
    52dc:	0022ad0b 	eoreq	sl, r2, fp, lsl #26
    52e0:	019d0300 	orrseq	r0, sp, r0, lsl #6
    52e4:	0000006f 	andeq	r0, r0, pc, rrx
    52e8:	22050b34 	andcs	r0, r5, #52, 22	; 0xd000
    52ec:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    52f0:	00006f01 	andeq	r6, r0, r1, lsl #30
    52f4:	430b3800 	movwmi	r3, #47104	; 0xb800
    52f8:	03000024 	movweq	r0, #36	; 0x24
    52fc:	006f019f 	mlseq	pc, pc, r1, r0	; <UNPREDICTABLE>
    5300:	003c0000 	eorseq	r0, ip, r0
    5304:	00006f0e 	andeq	r6, r0, lr, lsl #30
    5308:	0002b100 	andeq	fp, r2, r0, lsl #2
    530c:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    5310:	00020000 	andeq	r0, r2, r0
    5314:	0002a105 	andeq	sl, r2, r5, lsl #2
    5318:	23541000 	cmpcs	r4, #0
    531c:	a0030000 	andge	r0, r3, r0
    5320:	0001e101 	andeq	lr, r1, r1, lsl #2
    5324:	04041300 	streq	r1, [r4], #-768	; 0x300
    5328:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    532c:	06d31400 	ldrbeq	r1, [r3], r0, lsl #8
    5330:	1c040000 	stcne	0, cr0, [r4], {-0}
    5334:	0000005e 	andeq	r0, r0, lr, asr r0
    5338:	0c3a1400 	cfldrseq	mvf1, [sl], #-0
    533c:	1d040000 	stcne	0, cr0, [r4, #-0]
    5340:	0000005e 	andeq	r0, r0, lr, asr r0
    5344:	0b391401 	bleq	e4a350 <__Stack_Size+0xe49f50>
    5348:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    534c:	0000005e 	andeq	r0, r0, lr, asr r0
    5350:	09481402 	stmdbeq	r8, {r1, sl, ip}^
    5354:	1f040000 	svcne	0x00040000
    5358:	000000c4 	andeq	r0, r0, r4, asr #1
    535c:	cf040003 	svcgt	0x00040003
    5360:	04000002 	streq	r0, [r0], #-2
    5364:	0002c220 	andeq	ip, r2, r0, lsr #4
    5368:	24921500 	ldrcs	r1, [r2], #1280	; 0x500
    536c:	24010000 	strcs	r0, [r1], #-0
    5370:	00000000 	andeq	r0, r0, r0
    5374:	00000034 	andeq	r0, r0, r4, lsr r0
    5378:	032b9c01 	teqeq	fp, #256	; 0x100
    537c:	98160000 	ldmdals	r6, {}	; <UNPREDICTABLE>
    5380:	01000035 	tsteq	r0, r5, lsr r0
    5384:	00003a26 	andeq	r3, r0, r6, lsr #20
    5388:	00172900 	andseq	r2, r7, r0, lsl #18
    538c:	fe150000 	cdp2	0, 1, cr0, cr5, cr0, {0}
    5390:	01000023 	tsteq	r0, r3, lsr #32
    5394:	0000003b 	andeq	r0, r0, fp, lsr r0
    5398:	00003000 	andeq	r3, r0, r0
    539c:	509c0100 	addspl	r0, ip, r0, lsl #2
    53a0:	16000003 	strne	r0, [r0], -r3
    53a4:	00003598 	muleq	r0, r8, r5
    53a8:	003a3d01 	eorseq	r3, sl, r1, lsl #26
    53ac:	17480000 	strbne	r0, [r8, -r0]
    53b0:	15000000 	strne	r0, [r0, #-0]
    53b4:	00000bdf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    53b8:	13f46101 	mvnsne	r6, #1073741824	; 0x40000000
    53bc:	00140800 	andseq	r0, r4, r0, lsl #16
    53c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    53c4:	00000375 	andeq	r0, r0, r5, ror r3
    53c8:	00214717 	eoreq	r4, r1, r7, lsl r7
    53cc:	3a610100 	bcc	18457d4 <__Stack_Size+0x18453d4>
    53d0:	80000000 	andhi	r0, r0, r0
    53d4:	00000017 	andeq	r0, r0, r7, lsl r0
    53d8:	0006fe15 	andeq	pc, r6, r5, lsl lr	; <UNPREDICTABLE>
    53dc:	08740100 	ldmdaeq	r4!, {r8}^
    53e0:	84080014 	strhi	r0, [r8], #-20
    53e4:	01000000 	mrseq	r0, (UNDEF: 0)
    53e8:	0003e39c 	muleq	r3, ip, r3
    53ec:	205d1800 	subscs	r1, sp, r0, lsl #16
    53f0:	74010000 	strvc	r0, [r1], #-0
    53f4:	000003e3 	andeq	r0, r0, r3, ror #7
    53f8:	fc165001 	ldc2	0, cr5, [r6], {1}
    53fc:	01000022 	tsteq	r0, r2, lsr #32
    5400:	00003a76 	andeq	r3, r0, r6, ror sl
    5404:	0017a100 	andseq	sl, r7, r0, lsl #2
    5408:	1f3d1600 	svcne	0x003d1600
    540c:	76010000 	strvc	r0, [r1], -r0
    5410:	0000003a 	andeq	r0, r0, sl, lsr r0
    5414:	000017fd 	strdeq	r1, [r0], -sp
    5418:	001f9116 	andseq	r9, pc, r6, lsl r1	; <UNPREDICTABLE>
    541c:	3a760100 	bcc	1d85824 <__Stack_Size+0x1d85424>
    5420:	33000000 	movwcc	r0, #0
    5424:	16000018 			; <UNDEFINED> instruction: 0x16000018
    5428:	000020cc 	andeq	r2, r0, ip, asr #1
    542c:	003a7701 	eorseq	r7, sl, r1, lsl #14
    5430:	186e0000 	stmdane	lr!, {}^	; <UNPREDICTABLE>
    5434:	b3160000 	tstlt	r6, #0
    5438:	01000022 	tsteq	r0, r2, lsr #32
    543c:	00003a77 	andeq	r3, r0, r7, ror sl
    5440:	0018b700 	andseq	fp, r8, r0, lsl #14
    5444:	04190000 	ldreq	r0, [r9], #-0
    5448:	000002fb 	strdeq	r0, [r0], -fp
    544c:	0022e715 	eoreq	lr, r2, r5, lsl r7
    5450:	00a80100 	adceq	r0, r8, r0, lsl #2
    5454:	0c000000 	stceq	0, cr0, [r0], {-0}
    5458:	01000000 	mrseq	r0, (UNDEF: 0)
    545c:	00040c9c 	muleq	r4, ip, ip
    5460:	205d1800 	subscs	r1, sp, r0, lsl #16
    5464:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    5468:	000003e3 	andeq	r0, r0, r3, ror #7
    546c:	15005001 	strne	r5, [r0, #-1]
    5470:	000020bc 	strheq	r2, [r0], -ip
    5474:	0000b801 	andeq	fp, r0, r1, lsl #16
    5478:	00040000 	andeq	r0, r4, r0
    547c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5480:	0000042b 	andeq	r0, r0, fp, lsr #8
    5484:	0000001a 	andeq	r0, r0, sl, lsl r0
    5488:	00093d00 	andeq	r3, r9, r0, lsl #26
    548c:	ec150000 	ldc	0, cr0, [r5], {-0}
    5490:	01000020 	tsteq	r0, r0, lsr #32
    5494:	000000c4 	andeq	r0, r0, r4, asr #1
    5498:	00000400 	andeq	r0, r0, r0, lsl #8
    549c:	4a9c0100 	bmi	fe7058a4 <SCS_BASE+0x1e6f78a4>
    54a0:	1a000004 	bne	54b8 <__Stack_Size+0x50b8>
    54a4:	00000000 	andeq	r0, r0, r0
    54a8:	00000944 	andeq	r0, r0, r4, asr #18
    54ac:	23171500 	tstcs	r7, #0, 10
    54b0:	d0010000 	andle	r0, r1, r0
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	00000004 	andeq	r0, r0, r4
    54bc:	04699c01 	strbteq	r9, [r9], #-3073	; 0xc01
    54c0:	001a0000 	andseq	r0, sl, r0
    54c4:	4b000000 	blmi	54cc <__Stack_Size+0x50cc>
    54c8:	00000009 	andeq	r0, r0, r9
    54cc:	00215a15 	eoreq	r5, r1, r5, lsl sl
    54d0:	00dc0100 	sbcseq	r0, ip, r0, lsl #2
    54d4:	04000000 	streq	r0, [r0], #-0
    54d8:	01000000 	mrseq	r0, (UNDEF: 0)
    54dc:	0004889c 	muleq	r4, ip, r8
    54e0:	00001a00 	andeq	r1, r0, r0, lsl #20
    54e4:	09520000 	ldmdbeq	r2, {}^	; <UNPREDICTABLE>
    54e8:	15000000 	strne	r0, [r0, #-0]
    54ec:	000021f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    54f0:	0000ea01 	andeq	lr, r0, r1, lsl #20
    54f4:	00060000 	andeq	r0, r6, r0
    54f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    54fc:	000004c0 	andeq	r0, r0, r0, asr #9
    5500:	00240d17 	eoreq	r0, r4, r7, lsl sp
    5504:	3aea0100 	bcc	ffa8590c <SCS_BASE+0x1fa7790c>
    5508:	f1000000 	cps	#0
    550c:	1b000018 	blne	5574 <__Stack_Size+0x5174>
    5510:	00000000 	andeq	r0, r0, r0
    5514:	00000959 	andeq	r0, r0, r9, asr r9
    5518:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    551c:	345001f3 	ldrbcc	r0, [r0], #-499	; 0x1f3
    5520:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
    5524:	0000228c 	andeq	r2, r0, ip, lsl #5
    5528:	003af901 	eorseq	pc, sl, r1, lsl #18
    552c:	00000000 	andeq	r0, r0, r0
    5530:	00040000 	andeq	r0, r4, r0
    5534:	9c010000 	stcls	0, cr0, [r1], {-0}
    5538:	000004e3 	andeq	r0, r0, r3, ror #9
    553c:	0000001a 	andeq	r0, r0, sl, lsl r0
    5540:	00096a00 	andeq	r6, r9, r0, lsl #20
    5544:	6d1e0000 	ldcvs	0, cr0, [lr, #-0]
    5548:	01000020 	tsteq	r0, r0, lsr #32
    554c:	004c0105 	subeq	r0, ip, r5, lsl #2
    5550:	00000000 	andeq	r0, r0, r0
    5554:	00100000 	andseq	r0, r0, r0
    5558:	9c010000 	stcls	0, cr0, [r1], {-0}
    555c:	0023db1f 	eoreq	sp, r3, pc, lsl fp
    5560:	01120100 	tsteq	r2, r0, lsl #2
    5564:	000000a4 	andeq	r0, r0, r4, lsr #1
    5568:	00000000 	andeq	r0, r0, r0
    556c:	00000020 	andeq	r0, r0, r0, lsr #32
    5570:	05449c01 	strbeq	r9, [r4, #-3073]	; 0xc01
    5574:	d3200000 	teqle	r0, #0
    5578:	01000006 	tsteq	r0, r6
    557c:	005e0112 	subseq	r0, lr, r2, lsl r1
    5580:	19120000 	ldmdbne	r2, {}	; <UNPREDICTABLE>
    5584:	9e210000 	cdpls	0, 2, cr0, cr1, cr0, {0}
    5588:	01000024 	tsteq	r0, r4, lsr #32
    558c:	00a40114 	adceq	r0, r4, r4, lsl r1
    5590:	19330000 	ldmdbne	r3!, {}	; <UNPREDICTABLE>
    5594:	74220000 	strtvc	r0, [r2], #-0
    5598:	0100706d 	tsteq	r0, sp, rrx
    559c:	003a0115 	eorseq	r0, sl, r5, lsl r1
    55a0:	195a0000 	ldmdbne	sl, {}^	; <UNPREDICTABLE>
    55a4:	23000000 	movwcs	r0, #0
    55a8:	0000220a 	andeq	r2, r0, sl, lsl #4
    55ac:	00012e01 	andeq	r2, r1, r1, lsl #28
    55b0:	0c000000 	stceq	0, cr0, [r0], {-0}
    55b4:	01000000 	mrseq	r0, (UNDEF: 0)
    55b8:	0005699c 	muleq	r5, ip, r9
    55bc:	06d32400 	ldrbeq	r2, [r3], r0, lsl #8
    55c0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    55c4:	00005e01 	andeq	r5, r0, r1, lsl #28
    55c8:	00500100 	subseq	r0, r0, r0, lsl #2
    55cc:	00203e23 	eoreq	r3, r0, r3, lsr #28
    55d0:	013d0100 	teqeq	sp, r0, lsl #2
    55d4:	00000000 	andeq	r0, r0, r0
    55d8:	00000018 	andeq	r0, r0, r8, lsl r0
    55dc:	05909c01 	ldreq	r9, [r0, #3073]	; 0xc01
    55e0:	d3200000 	teqle	r0, #0
    55e4:	01000006 	tsteq	r0, r6
    55e8:	005e013d 	subseq	r0, lr, sp, lsr r1
    55ec:	19790000 	ldmdbne	r9!, {}^	; <UNPREDICTABLE>
    55f0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    55f4:	0000216e 	andeq	r2, r0, lr, ror #2
    55f8:	4c014d01 	stcmi	13, cr4, [r1], {1}
    55fc:	00000000 	andeq	r0, r0, r0
    5600:	10000000 	andne	r0, r0, r0
    5604:	01000000 	mrseq	r0, (UNDEF: 0)
    5608:	24701f9c 	ldrbtcs	r1, [r0], #-3996	; 0xf9c
    560c:	5a010000 	bpl	45614 <__Stack_Size+0x45214>
    5610:	0000a401 	andeq	sl, r0, r1, lsl #8
    5614:	00000000 	andeq	r0, r0, r0
    5618:	00002000 	andeq	r2, r0, r0
    561c:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    5620:	20000005 	andcs	r0, r0, r5
    5624:	000006d3 	ldrdeq	r0, [r0], -r3
    5628:	5e015a01 	vmlapl.f32	s10, s2, s2
    562c:	9a000000 	bls	5634 <__Stack_Size+0x5234>
    5630:	21000019 	tstcs	r0, r9, lsl r0
    5634:	00002426 	andeq	r2, r0, r6, lsr #8
    5638:	a4015c01 	strge	r5, [r1], #-3073	; 0xc01
    563c:	bb000000 	bllt	5644 <__Stack_Size+0x5244>
    5640:	22000019 	andcs	r0, r0, #25
    5644:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5648:	3a015d01 	bcc	5ca54 <__Stack_Size+0x5c654>
    564c:	e2000000 	and	r0, r0, #0
    5650:	00000019 	andeq	r0, r0, r9, lsl r0
    5654:	0021391e 	eoreq	r3, r1, lr, lsl r9
    5658:	01770100 	cmneq	r7, r0, lsl #2
    565c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5660:	00000000 	andeq	r0, r0, r0
    5664:	0000000c 	andeq	r0, r0, ip
    5668:	85239c01 	strhi	r9, [r3, #-3073]!	; 0xc01
    566c:	01000005 	tsteq	r0, r5
    5670:	148c0189 	strne	r0, [ip], #393	; 0x189
    5674:	00140800 	andseq	r0, r4, r0, lsl #16
    5678:	9c010000 	stcls	0, cr0, [r1], {-0}
    567c:	0000063e 	andeq	r0, r0, lr, lsr r6
    5680:	00241920 	eoreq	r1, r4, r0, lsr #18
    5684:	01890100 	orreq	r0, r9, r0, lsl #2
    5688:	0000003a 	andeq	r0, r0, sl, lsr r0
    568c:	00001a01 	andeq	r1, r0, r1, lsl #20
    5690:	00199820 	andseq	r9, r9, r0, lsr #16
    5694:	01890100 	orreq	r0, r9, r0, lsl #2
    5698:	0000003a 	andeq	r0, r0, sl, lsr r0
    569c:	00001a22 	andeq	r1, r0, r2, lsr #20
    56a0:	019d2300 	orrseq	r2, sp, r0, lsl #6
    56a4:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    56a8:	0014a001 	andseq	sl, r4, r1
    56ac:	00001808 	andeq	r1, r0, r8, lsl #16
    56b0:	5e9c0100 	fmlple	f0, f4, f0
    56b4:	25000006 	strcs	r0, [r0, #-6]
    56b8:	080014ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip}
    56bc:	00000975 	andeq	r0, r0, r5, ror r9
    56c0:	21b62600 			; <UNDEFINED> instruction: 0x21b62600
    56c4:	a7010000 	strge	r0, [r1, -r0]
    56c8:	00000001 	andeq	r0, r0, r1
    56cc:	00001000 	andeq	r1, r0, r0
    56d0:	239c0100 	orrscs	r0, ip, #0, 2
    56d4:	000022d3 	ldrdeq	r2, [r0], -r3
    56d8:	0001ba01 	andeq	fp, r1, r1, lsl #20
    56dc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    56e0:	01000000 	mrseq	r0, (UNDEF: 0)
    56e4:	0006a59c 	muleq	r6, ip, r5
    56e8:	24632000 	strbtcs	r2, [r3], #-0
    56ec:	ba010000 	blt	456f4 <__Stack_Size+0x452f4>
    56f0:	00005e01 	andeq	r5, r0, r1, lsl #28
    56f4:	001a4300 	andseq	r4, sl, r0, lsl #6
    56f8:	1a7c2400 	bne	1f0e700 <__Stack_Size+0x1f0e300>
    56fc:	ba010000 	blt	45704 <__Stack_Size+0x45304>
    5700:	0000c401 	andeq	ip, r0, r1, lsl #8
    5704:	00510100 	subseq	r0, r1, r0, lsl #2
    5708:	0022ba23 	eoreq	fp, r2, r3, lsr #20
    570c:	01d80100 	bicseq	r0, r8, r0, lsl #2
    5710:	00000000 	andeq	r0, r0, r0
    5714:	00000020 	andeq	r0, r0, r0, lsr #32
    5718:	06ec9c01 	strbteq	r9, [ip], r1, lsl #24
    571c:	8b200000 	blhi	805724 <__Stack_Size+0x805324>
    5720:	01000021 	tsteq	r0, r1, lsr #32
    5724:	003a01d8 	ldrsbteq	r0, [sl], -r8
    5728:	1a7d0000 	bne	1f45730 <__Stack_Size+0x1f45330>
    572c:	7c200000 	stcvc	0, cr0, [r0], #-0
    5730:	0100001a 	tsteq	r0, sl, lsl r0
    5734:	00c401d8 	ldrdeq	r0, [r4], #24
    5738:	1a9e0000 	bne	fe785740 <SCS_BASE+0x1e777740>
    573c:	3d210000 	stccc	0, cr0, [r1, #-0]
    5740:	0100001f 	tsteq	r0, pc, lsl r0
    5744:	003a01da 	ldrsbteq	r0, [sl], -sl
    5748:	1ad80000 	bne	ff605750 <SCS_BASE+0x1f5f7750>
    574c:	23000000 	movwcs	r0, #0
    5750:	0000210b 	andeq	r2, r0, fp, lsl #2
    5754:	00020001 	andeq	r0, r2, r1
    5758:	4c000000 	stcmi	0, cr0, [r0], {-0}
    575c:	01000000 	mrseq	r0, (UNDEF: 0)
    5760:	0007739c 	muleq	r7, ip, r3
    5764:	218b2000 	orrcs	r2, fp, r0
    5768:	00010000 	andeq	r0, r1, r0
    576c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5770:	001b2000 	andseq	r2, fp, r0
    5774:	23bb2000 			; <UNDEFINED> instruction: 0x23bb2000
    5778:	00010000 	andeq	r0, r1, r0
    577c:	00005e02 	andeq	r5, r0, r2, lsl #28
    5780:	001b4100 	andseq	r4, fp, r0, lsl #2
    5784:	20a32000 	adccs	r2, r3, r0
    5788:	01010000 	mrseq	r0, (UNDEF: 1)
    578c:	00005e02 	andeq	r5, r0, r2, lsl #28
    5790:	001b6200 	andseq	r6, fp, r0, lsl #4
    5794:	1fe62100 	svcne	0x00e62100
    5798:	03010000 	movweq	r0, #4096	; 0x1000
    579c:	00003a02 	andeq	r3, r0, r2, lsl #20
    57a0:	001b8300 	andseq	r8, fp, r0, lsl #6
    57a4:	23292100 	teqcs	r9, #0, 2
    57a8:	03010000 	movweq	r0, #4096	; 0x1000
    57ac:	00003a02 	andeq	r3, r0, r2, lsl #20
    57b0:	001bc000 	andseq	ip, fp, r0
    57b4:	24482100 	strbcs	r2, [r8], #-256	; 0x100
    57b8:	03010000 	movweq	r0, #4096	; 0x1000
    57bc:	00003a02 	andeq	r3, r0, r2, lsl #20
    57c0:	001bf000 	andseq	pc, fp, r0
    57c4:	22fc2100 	rscscs	r2, ip, #0, 2
    57c8:	04010000 	streq	r0, [r1], #-0
    57cc:	00003a02 	andeq	r3, r0, r2, lsl #20
    57d0:	001c1400 	andseq	r1, ip, r0, lsl #8
    57d4:	601f0000 	andsvs	r0, pc, r0
    57d8:	01000023 	tsteq	r0, r3, lsr #32
    57dc:	00a4022a 	adceq	r0, r4, sl, lsr #4
    57e0:	00000000 	andeq	r0, r0, r0
    57e4:	001c0000 	andseq	r0, ip, r0
    57e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    57ec:	000007ce 	andeq	r0, r0, lr, asr #15
    57f0:	00218b20 	eoreq	r8, r1, r0, lsr #22
    57f4:	022a0100 	eoreq	r0, sl, #0, 2
    57f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    57fc:	00001c59 	andeq	r1, r0, r9, asr ip
    5800:	001c4c21 	andseq	r4, ip, r1, lsr #24
    5804:	022c0100 	eoreq	r0, ip, #0, 2
    5808:	000000a4 	andeq	r0, r0, r4, lsr #1
    580c:	00001c7a 	andeq	r1, r0, sl, ror ip
    5810:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    5814:	022d0100 	eoreq	r0, sp, #0, 2
    5818:	0000003a 	andeq	r0, r0, sl, lsr r0
    581c:	00001ca1 	andeq	r1, r0, r1, lsr #25
    5820:	00222721 	eoreq	r2, r2, r1, lsr #14
    5824:	022d0100 	eoreq	r0, sp, #0, 2
    5828:	0000003a 	andeq	r0, r0, sl, lsr r0
    582c:	00001cd0 	ldrdeq	r1, [r0], -r0
    5830:	22332300 	eorscs	r2, r3, #0, 6
    5834:	50010000 	andpl	r0, r1, r0
    5838:	00000002 	andeq	r0, r0, r2
    583c:	00001800 	andeq	r1, r0, r0, lsl #16
    5840:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    5844:	20000008 	andcs	r0, r0, r8
    5848:	0000218b 	andeq	r2, r0, fp, lsl #3
    584c:	3a025001 	bcc	99858 <__Stack_Size+0x99458>
    5850:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    5854:	2200001d 	andcs	r0, r0, #29
    5858:	00706d74 	rsbseq	r6, r0, r4, ror sp
    585c:	3a025201 	bcc	9a068 <__Stack_Size+0x99c68>
    5860:	3a000000 	bcc	5868 <__Stack_Size+0x5468>
    5864:	0000001d 	andeq	r0, r0, sp, lsl r0
    5868:	00238623 	eoreq	r8, r3, r3, lsr #12
    586c:	02680100 	rsbeq	r0, r8, #0, 2
    5870:	00000000 	andeq	r0, r0, r0
    5874:	00000018 	andeq	r0, r0, r8, lsl r0
    5878:	083c9c01 	ldmdaeq	ip!, {r0, sl, fp, ip, pc}
    587c:	8b200000 	blhi	805884 <__Stack_Size+0x805484>
    5880:	01000021 	tsteq	r0, r1, lsr #32
    5884:	003a0268 	eorseq	r0, sl, r8, ror #4
    5888:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    588c:	74220000 	strtvc	r0, [r2], #-0
    5890:	0100706d 	tsteq	r0, sp, rrx
    5894:	003a026a 	eorseq	r0, sl, sl, ror #4
    5898:	1d7d0000 	ldclne	0, cr0, [sp, #-0]
    589c:	1f000000 	svcne	0x00000000
    58a0:	000021cd 	andeq	r2, r0, sp, asr #3
    58a4:	a4028601 	strge	r8, [r2], #-1537	; 0x601
    58a8:	00000000 	andeq	r0, r0, r0
    58ac:	1c000000 	stcne	0, cr0, [r0], {-0}
    58b0:	01000000 	mrseq	r0, (UNDEF: 0)
    58b4:	0008979c 	muleq	r8, ip, r7
    58b8:	218b2000 	orrcs	r2, fp, r0
    58bc:	86010000 	strhi	r0, [r1], -r0
    58c0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58c4:	001dac00 	andseq	sl, sp, r0, lsl #24
    58c8:	1c4c2100 	stfnee	f2, [ip], {-0}
    58cc:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    58d0:	0000a402 	andeq	sl, r0, r2, lsl #8
    58d4:	001dcd00 	andseq	ip, sp, r0, lsl #26
    58d8:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    58dc:	8a010070 	bhi	45aa4 <__Stack_Size+0x456a4>
    58e0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58e4:	001df400 	andseq	pc, sp, r0, lsl #8
    58e8:	22272100 	eorcs	r2, r7, #0, 2
    58ec:	8a010000 	bhi	458f4 <__Stack_Size+0x454f4>
    58f0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58f4:	001e2300 	andseq	r2, lr, r0, lsl #6
    58f8:	381f0000 	ldmdacc	pc, {}	; <UNPREDICTABLE>
    58fc:	01000023 	tsteq	r0, r3, lsr #32
    5900:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    5904:	00000000 	andeq	r0, r0, r0
    5908:	00300000 	eorseq	r0, r0, r0
    590c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5910:	000008f2 	strdeq	r0, [r0], -r2
    5914:	00218b20 	eoreq	r8, r1, r0, lsr #22
    5918:	02ae0100 	adceq	r0, lr, #0, 2
    591c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5920:	00001e6c 	andeq	r1, r0, ip, ror #28
    5924:	0023ae21 	eoreq	sl, r3, r1, lsr #28
    5928:	02b00100 	adcseq	r0, r0, #0, 2
    592c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5930:	00001ebf 			; <UNDEFINED> instruction: 0x00001ebf
    5934:	001f3d21 	andseq	r3, pc, r1, lsr #26
    5938:	02b10100 	adcseq	r0, r1, #0, 2
    593c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5940:	00001f0c 	andeq	r1, r0, ip, lsl #30
    5944:	00222721 	eoreq	r2, r2, r1, lsr #14
    5948:	02b10100 	adcseq	r0, r1, #0, 2
    594c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5950:	00001f5b 	andeq	r1, r0, fp, asr pc
    5954:	208e1f00 	addcs	r1, lr, r0, lsl #30
    5958:	dc010000 	stcle	0, cr0, [r1], {-0}
    595c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5960:	00000000 	andeq	r0, r0, r0
    5964:	00001400 	andeq	r1, r0, r0, lsl #8
    5968:	3d9c0100 	ldfccs	f0, [ip]
    596c:	20000009 	andcs	r0, r0, r9
    5970:	0000218b 	andeq	r2, r0, fp, lsl #3
    5974:	3a02dc01 	bcc	bc980 <__Stack_Size+0xbc580>
    5978:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    597c:	2100001f 	tstcs	r0, pc, lsl r0
    5980:	000020fe 	strdeq	r2, [r0], -lr
    5984:	3a02de01 	bcc	bd190 <__Stack_Size+0xbcd90>
    5988:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    598c:	2200001f 	andcs	r0, r0, #31
    5990:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5994:	3a02df01 	bcc	bd5a0 <__Stack_Size+0xbd1a0>
    5998:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    599c:	00000020 	andeq	r0, r0, r0, lsr #32
    59a0:	00243627 	eoreq	r3, r4, r7, lsr #12
    59a4:	27290500 	strcs	r0, [r9, -r0, lsl #10]!
    59a8:	00002454 	andeq	r2, r0, r4, asr r4
    59ac:	a7272805 	strge	r2, [r7, -r5, lsl #16]!
    59b0:	05000021 	streq	r0, [r0, #-33]	; 0x21
    59b4:	229c272c 	addscs	r2, ip, #44, 14	; 0xb00000
    59b8:	2b050000 	blcs	1459c0 <__Stack_Size+0x1455c0>
    59bc:	00225e28 	eoreq	r5, r2, r8, lsr #28
    59c0:	6a2e0500 	bvs	b86dc8 <__Stack_Size+0xb869c8>
    59c4:	29000009 	stmdbcs	r0, {r0, r3}
    59c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    59cc:	212c2a00 	teqcs	ip, r0, lsl #20
    59d0:	2f050000 	svccs	0x00050000
    59d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    59d8:	00226e27 	eoreq	r6, r2, r7, lsr #28
    59dc:	001f0500 	andseq	r0, pc, r0, lsl #10
    59e0:	0000086d 	andeq	r0, r0, sp, ror #16
    59e4:	15830004 	strne	r0, [r3, #4]
    59e8:	01040000 	mrseq	r0, (UNDEF: 4)
    59ec:	00000029 	andeq	r0, r0, r9, lsr #32
    59f0:	0024f401 	eoreq	pc, r4, r1, lsl #8
    59f4:	0003c200 	andeq	ip, r3, r0, lsl #4
    59f8:	0006c000 	andeq	ip, r6, r0
    59fc:	00000000 	andeq	r0, r0, r0
    5a00:	0019d100 	andseq	sp, r9, r0, lsl #2
    5a04:	05040200 	streq	r0, [r4, #-512]	; 0x200
    5a08:	00000857 	andeq	r0, r0, r7, asr r8
    5a0c:	29050202 	stmdbcs	r5, {r1, r9}
    5a10:	02000008 	andeq	r0, r0, #8
    5a14:	0a100601 	beq	407220 <__Stack_Size+0x406e20>
    5a18:	75030000 	strvc	r0, [r3, #-0]
    5a1c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    5a20:	00004527 	andeq	r4, r0, r7, lsr #10
    5a24:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5a28:	00000964 	andeq	r0, r0, r4, ror #18
    5a2c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    5a30:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    5a34:	02000000 	andeq	r0, r0, #0
    5a38:	0c090702 	stceq	7, cr0, [r9], {2}
    5a3c:	75030000 	strvc	r0, [r3, #-0]
    5a40:	29020038 	stmdbcs	r2, {r3, r4, r5}
    5a44:	00000068 	andeq	r0, r0, r8, rrx
    5a48:	0e080102 	adfeqe	f0, f0, f2
    5a4c:	0300000a 	movweq	r0, #10
    5a50:	00386375 	eorseq	r6, r8, r5, ror r3
    5a54:	007a2d02 	rsbseq	r2, sl, r2, lsl #26
    5a58:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    5a5c:	05000000 	streq	r0, [r0, #-0]
    5a60:	00000475 	andeq	r0, r0, r5, ror r4
    5a64:	008a2f02 	addeq	r2, sl, r2, lsl #30
    5a68:	45060000 	strmi	r0, [r6, #-0]
    5a6c:	03000000 	movweq	r0, #0
    5a70:	00387576 	eorseq	r7, r8, r6, ror r5
    5a74:	009a3102 	addseq	r3, sl, r2, lsl #2
    5a78:	68060000 	stmdavs	r6, {}	; <UNPREDICTABLE>
    5a7c:	07000000 	streq	r0, [r0, -r0]
    5a80:	b43c0201 	ldrtlt	r0, [ip], #-513	; 0x201
    5a84:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5a88:	00001ec3 	andeq	r1, r0, r3, asr #29
    5a8c:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    5a90:	00010054 	andeq	r0, r1, r4, asr r0
    5a94:	0007b805 	andeq	fp, r7, r5, lsl #16
    5a98:	9f3c0200 	svcls	0x003c0200
    5a9c:	05000000 	streq	r0, [r0, #-0]
    5aa0:	0000251b 	andeq	r2, r0, fp, lsl r5
    5aa4:	009f3c02 	addseq	r3, pc, r2, lsl #24
    5aa8:	01070000 	mrseq	r0, (UNDEF: 7)
    5aac:	00df3e02 	sbcseq	r3, pc, r2, lsl #28
    5ab0:	5b080000 	blpl	205ab8 <__Stack_Size+0x2056b8>
    5ab4:	00000005 	andeq	r0, r0, r5
    5ab8:	00094108 	andeq	r4, r9, r8, lsl #2
    5abc:	05000100 	streq	r0, [r0, #-256]	; 0x100
    5ac0:	00000122 	andeq	r0, r0, r2, lsr #2
    5ac4:	00ca3e02 	sbceq	r3, sl, r2, lsl #28
    5ac8:	01070000 	mrseq	r0, (UNDEF: 7)
    5acc:	00ff4102 	rscseq	r4, pc, r2, lsl #2
    5ad0:	b5080000 	strlt	r0, [r8, #-0]
    5ad4:	0000000c 	andeq	r0, r0, ip
    5ad8:	00037d08 	andeq	r7, r3, r8, lsl #26
    5adc:	05000100 	streq	r0, [r0, #-256]	; 0x100
    5ae0:	00000157 	andeq	r0, r0, r7, asr r1
    5ae4:	00ea4102 	rsceq	r4, sl, r2, lsl #2
    5ae8:	04020000 	streq	r0, [r2], #-0
    5aec:	00095b07 	andeq	r5, r9, r7, lsl #22
    5af0:	03280a00 	teqeq	r8, #0, 20
    5af4:	019c01aa 	orrseq	r0, ip, sl, lsr #3
    5af8:	430b0000 	movwmi	r0, #45056	; 0xb000
    5afc:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    5b00:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b04:	750c0000 	strvc	r0, [ip, #-0]
    5b08:	03000025 	movweq	r0, #37	; 0x25
    5b0c:	007f01ad 	rsbseq	r0, pc, sp, lsr #3
    5b10:	0b040000 	bleq	105b18 <__Stack_Size+0x105718>
    5b14:	00524943 	subseq	r4, r2, r3, asr #18
    5b18:	7f01ae03 	svcvc	0x0001ae03
    5b1c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5b20:	0025da0c 	eoreq	sp, r5, ip, lsl #20
    5b24:	01af0300 			; <UNDEFINED> instruction: 0x01af0300
    5b28:	0000007f 	andeq	r0, r0, pc, ror r0
    5b2c:	24bb0c0c 	ldrtcs	r0, [fp], #3084	; 0xc0c
    5b30:	b0030000 	andlt	r0, r3, r0
    5b34:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b38:	fc0c1000 	stc2	0, cr1, [ip], {-0}
    5b3c:	03000025 	movweq	r0, #37	; 0x25
    5b40:	007f01b1 	ldrhteq	r0, [pc], #-17
    5b44:	0c140000 	ldceq	0, cr0, [r4], {-0}
    5b48:	0000260d 	andeq	r2, r0, sp, lsl #12
    5b4c:	7f01b203 	svcvc	0x0001b203
    5b50:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5b54:	0025890c 	eoreq	r8, r5, ip, lsl #18
    5b58:	01b30300 			; <UNDEFINED> instruction: 0x01b30300
    5b5c:	0000007f 	andeq	r0, r0, pc, ror r0
    5b60:	25240c1c 	strcs	r0, [r4, #-3100]!	; 0xc1c
    5b64:	b4030000 	strlt	r0, [r3], #-0
    5b68:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b6c:	430b2000 	movwmi	r2, #45056	; 0xb000
    5b70:	03005253 	movweq	r5, #595	; 0x253
    5b74:	007f01b5 	ldrhteq	r0, [pc], #-21
    5b78:	00240000 	eoreq	r0, r4, r0
    5b7c:	0024af0d 	eoreq	sl, r4, sp, lsl #30
    5b80:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    5b84:	00000111 	andeq	r0, r0, r1, lsl r1
    5b88:	1904140e 	stmdbne	r4, {r1, r2, r3, sl, ip}
    5b8c:	000001ed 	andeq	r0, r0, sp, ror #3
    5b90:	0026b40f 	eoreq	fp, r6, pc, lsl #8
    5b94:	3a1b0400 	bcc	6c6b9c <__Stack_Size+0x6c679c>
    5b98:	00000000 	andeq	r0, r0, r0
    5b9c:	00257a0f 	eoreq	r7, r5, pc, lsl #20
    5ba0:	3a1c0400 	bcc	706ba8 <__Stack_Size+0x7067a8>
    5ba4:	04000000 	streq	r0, [r0], #-0
    5ba8:	00270c0f 	eoreq	r0, r7, pc, lsl #24
    5bac:	3a1d0400 	bcc	746bb4 <__Stack_Size+0x7467b4>
    5bb0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5bb4:	0026d00f 	eoreq	sp, r6, pc
    5bb8:	3a1e0400 	bcc	786bc0 <__Stack_Size+0x7867c0>
    5bbc:	0c000000 	stceq	0, cr0, [r0], {-0}
    5bc0:	0026550f 	eoreq	r5, r6, pc, lsl #10
    5bc4:	3a1f0400 	bcc	7c6bcc <__Stack_Size+0x7c67cc>
    5bc8:	10000000 	andne	r0, r0, r0
    5bcc:	25420500 	strbcs	r0, [r2, #-1280]	; 0x500
    5bd0:	20040000 	andcs	r0, r4, r0
    5bd4:	000001a8 	andeq	r0, r0, r8, lsr #3
    5bd8:	0000b410 	andeq	fp, r0, r0, lsl r4
    5bdc:	b87c0100 	ldmdalt	ip!, {r8}^
    5be0:	3c080014 	stccc	0, cr0, [r8], {20}
    5be4:	01000000 	mrseq	r0, (UNDEF: 0)
    5be8:	05ce119c 	strbeq	r1, [lr, #412]	; 0x19c
    5bec:	9f010000 	svcls	0x00010000
    5bf0:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
    5bf4:	00000038 	andeq	r0, r0, r8, lsr r0
    5bf8:	022c9c01 	eoreq	r9, ip, #256	; 0x100
    5bfc:	f3120000 	vhadd.u16	d0, d2, d0
    5c00:	01000026 	tsteq	r0, r6, lsr #32
    5c04:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    5c08:	00500100 	subseq	r0, r0, r0, lsl #2
    5c0c:	00263711 	eoreq	r3, r6, r1, lsl r7
    5c10:	00e90100 	rsceq	r0, r9, r0, lsl #2
    5c14:	14000000 	strne	r0, [r0], #-0
    5c18:	01000000 	mrseq	r0, (UNDEF: 0)
    5c1c:	0002609c 	muleq	r2, ip, r0
    5c20:	26411300 	strbcs	r1, [r1], -r0, lsl #6
    5c24:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5c28:	0000005e 	andeq	r0, r0, lr, asr r0
    5c2c:	00002043 	andeq	r2, r0, r3, asr #32
    5c30:	001f3d14 	andseq	r3, pc, r4, lsl sp	; <UNPREDICTABLE>
    5c34:	3aeb0100 	bcc	ffac603c <SCS_BASE+0x1fab803c>
    5c38:	64000000 	strvs	r0, [r0], #-0
    5c3c:	00000020 	andeq	r0, r0, r0, lsr #32
    5c40:	00277615 	eoreq	r7, r7, r5, lsl r6
    5c44:	01060100 	mrseq	r0, (UNDEF: 22)
    5c48:	00000000 	andeq	r0, r0, r0
    5c4c:	0000000c 	andeq	r0, r0, ip
    5c50:	02859c01 	addeq	r9, r5, #256	; 0x100
    5c54:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5c58:	0100001a 	tsteq	r0, sl, lsl r0
    5c5c:	00df0106 	sbcseq	r0, pc, r6, lsl #2
    5c60:	50010000 	andpl	r0, r1, r0
    5c64:	016f1500 	cmneq	pc, r0, lsl #10
    5c68:	1f010000 	svcne	0x00010000
    5c6c:	00152c01 	andseq	r2, r5, r1, lsl #24
    5c70:	00001408 	andeq	r1, r0, r8, lsl #8
    5c74:	cc9c0100 	ldfgts	f0, [ip], {0}
    5c78:	17000002 	strne	r0, [r0, -r2]
    5c7c:	0000266f 	andeq	r2, r0, pc, ror #12
    5c80:	3a011f01 	bcc	4d88c <__Stack_Size+0x4d48c>
    5c84:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    5c88:	17000020 	strne	r0, [r0, -r0, lsr #32]
    5c8c:	00002554 	andeq	r2, r0, r4, asr r5
    5c90:	3a011f01 	bcc	4d89c <__Stack_Size+0x4d49c>
    5c94:	af000000 	svcge	0x00000000
    5c98:	18000020 	stmdane	r0, {r5}
    5c9c:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5ca0:	3a012101 	bcc	4e0ac <__Stack_Size+0x4dcac>
    5ca4:	d0000000 	andle	r0, r0, r0
    5ca8:	00000020 	andeq	r0, r0, r0, lsr #32
    5cac:	000b9d15 	andeq	r9, fp, r5, lsl sp
    5cb0:	013c0100 	teqeq	ip, r0, lsl #2
    5cb4:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
    5cb8:	0000000c 	andeq	r0, r0, ip
    5cbc:	02f19c01 	rscseq	r9, r1, #256	; 0x100
    5cc0:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5cc4:	0100001a 	tsteq	r0, sl, lsl r0
    5cc8:	00df013c 	sbcseq	r0, pc, ip, lsr r1	; <UNPREDICTABLE>
    5ccc:	50010000 	andpl	r0, r1, r0
    5cd0:	00181500 	andseq	r1, r8, r0, lsl #10
    5cd4:	4f010000 	svcmi	0x00010000
    5cd8:	00154c01 	andseq	r4, r5, r1, lsl #24
    5cdc:	00001408 	andeq	r1, r0, r8, lsl #8
    5ce0:	289c0100 	ldmcs	ip, {r8}
    5ce4:	17000003 	strne	r0, [r0, -r3]
    5ce8:	000026fb 	strdeq	r2, [r0], -fp
    5cec:	3a014f01 	bcc	598f8 <__Stack_Size+0x594f8>
    5cf0:	0d000000 	stceq	0, cr0, [r0, #-0]
    5cf4:	18000021 	stmdane	r0, {r0, r5}
    5cf8:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5cfc:	3a015101 	bcc	5a108 <__Stack_Size+0x59d08>
    5d00:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    5d04:	00000021 	andeq	r0, r0, r1, lsr #32
    5d08:	00092d19 	andeq	r2, r9, r9, lsl sp
    5d0c:	016d0100 	cmneq	sp, r0, lsl #2
    5d10:	0000005e 	andeq	r0, r0, lr, asr r0
    5d14:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
    5d18:	00000010 	andeq	r0, r0, r0, lsl r0
    5d1c:	be159c01 	cdplt	12, 1, cr9, cr5, cr1, {0}
    5d20:	01000006 	tsteq	r0, r6
    5d24:	15700184 	ldrbne	r0, [r0, #-388]!	; 0x184
    5d28:	00140800 	andseq	r0, r4, r0, lsl #16
    5d2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d30:	00000375 	andeq	r0, r0, r5, ror r3
    5d34:	00269f17 	eoreq	r9, r6, r7, lsl pc
    5d38:	01840100 	orreq	r0, r4, r0, lsl #2
    5d3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d40:	00002158 	andeq	r2, r0, r8, asr r1
    5d44:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5d48:	01860100 	orreq	r0, r6, r0, lsl #2
    5d4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d50:	00002179 	andeq	r2, r0, r9, ror r1
    5d54:	06ee1500 	strbteq	r1, [lr], r0, lsl #10
    5d58:	a5010000 	strge	r0, [r1, #-0]
    5d5c:	00158401 	andseq	r8, r5, r1, lsl #8
    5d60:	00001408 	andeq	r1, r0, r8, lsl #8
    5d64:	ac9c0100 	ldfges	f0, [ip], {0}
    5d68:	17000003 	strne	r0, [r0, -r3]
    5d6c:	000024c4 	andeq	r2, r0, r4, asr #9
    5d70:	3a01a501 	bcc	6f17c <__Stack_Size+0x6ed7c>
    5d74:	a3000000 	movwge	r0, #0
    5d78:	18000021 	stmdane	r0, {r0, r5}
    5d7c:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5d80:	3a01a701 	bcc	6f98c <__Stack_Size+0x6f58c>
    5d84:	c4000000 	strgt	r0, [r0], #-0
    5d88:	00000021 	andeq	r0, r0, r1, lsr #32
    5d8c:	0001f515 	andeq	pc, r1, r5, lsl r5	; <UNPREDICTABLE>
    5d90:	01c60100 	biceq	r0, r6, r0, lsl #2
    5d94:	08001598 	stmdaeq	r0, {r3, r4, r7, r8, sl, ip}
    5d98:	00000014 	andeq	r0, r0, r4, lsl r0
    5d9c:	03e39c01 	mvneq	r9, #256	; 0x100
    5da0:	c4170000 	ldrgt	r0, [r7], #-0
    5da4:	01000024 	tsteq	r0, r4, lsr #32
    5da8:	003a01c6 	eorseq	r0, sl, r6, asr #3
    5dac:	21ee0000 	mvncs	r0, r0
    5db0:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5db4:	0100001f 	tsteq	r0, pc, lsl r0
    5db8:	003a01c8 	eorseq	r0, sl, r8, asr #3
    5dbc:	220f0000 	andcs	r0, pc, #0
    5dc0:	15000000 	strne	r0, [r0, #-0]
    5dc4:	000026e0 	andeq	r2, r0, r0, ror #13
    5dc8:	0001e901 	andeq	lr, r1, r1, lsl #18
    5dcc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    5dd4:	0004189c 	muleq	r4, ip, r8
    5dd8:	27891700 	strcs	r1, [r9, r0, lsl #14]
    5ddc:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5de0:	00005e01 	andeq	r5, r0, r1, lsl #28
    5de4:	00223900 	eoreq	r3, r2, r0, lsl #18
    5de8:	1a7c1600 	bne	1f0b5f0 <__Stack_Size+0x1f0b1f0>
    5dec:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5df0:	0000df01 	andeq	sp, r0, r1, lsl #30
    5df4:	00510100 	subseq	r0, r1, r0, lsl #2
    5df8:	0007a015 	andeq	sl, r7, r5, lsl r0
    5dfc:	02080100 	andeq	r0, r8, #0, 2
    5e00:	080015ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip}
    5e04:	0000000c 	andeq	r0, r0, ip
    5e08:	043d9c01 	ldrteq	r9, [sp], #-3073	; 0xc01
    5e0c:	8e160000 	cdphi	0, 1, cr0, cr6, cr0, {0}
    5e10:	01000026 	tsteq	r0, r6, lsr #32
    5e14:	003a0208 	eorseq	r0, sl, r8, lsl #4
    5e18:	50010000 	andpl	r0, r1, r0
    5e1c:	24cd1500 	strbcs	r1, [sp], #1280	; 0x500
    5e20:	1d010000 	stcne	0, cr0, [r1, #-0]
    5e24:	00000002 	andeq	r0, r0, r2
    5e28:	00001400 	andeq	r1, r0, r0, lsl #8
    5e2c:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    5e30:	17000004 	strne	r0, [r0, -r4]
    5e34:	00002538 	andeq	r2, r0, r8, lsr r5
    5e38:	3a021d01 	bcc	8d244 <__Stack_Size+0x8ce44>
    5e3c:	73000000 	movwvc	r0, #0
    5e40:	18000022 	stmdane	r0, {r1, r5}
    5e44:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5e48:	3a021f01 	bcc	8da54 <__Stack_Size+0x8d654>
    5e4c:	94000000 	strls	r0, [r0], #-0
    5e50:	00000022 	andeq	r0, r0, r2, lsr #32
    5e54:	00271c15 	eoreq	r1, r7, r5, lsl ip
    5e58:	023c0100 	eorseq	r0, ip, #0, 2
    5e5c:	00000000 	andeq	r0, r0, r0
    5e60:	00000020 	andeq	r0, r0, r0, lsr #32
    5e64:	04999c01 	ldreq	r9, [r9], #3073	; 0xc01
    5e68:	0c160000 	ldceq	0, cr0, [r6], {-0}
    5e6c:	01000025 	tsteq	r0, r5, lsr #32
    5e70:	005e023c 	subseq	r0, lr, ip, lsr r2
    5e74:	50010000 	andpl	r0, r1, r0
    5e78:	25cf1500 	strbcs	r1, [pc, #1280]	; 6380 <__Stack_Size+0x5f80>
    5e7c:	63010000 	movwvs	r0, #4096	; 0x1000
    5e80:	00000002 	andeq	r0, r0, r2
    5e84:	00000c00 	andeq	r0, r0, r0, lsl #24
    5e88:	be9c0100 	fmllte	f0, f4, f0
    5e8c:	16000004 	strne	r0, [r0], -r4
    5e90:	00001a7c 	andeq	r1, r0, ip, ror sl
    5e94:	df026301 	svcle	0x00026301
    5e98:	01000000 	mrseq	r0, (UNDEF: 0)
    5e9c:	7d150050 	ldcvc	0, cr0, [r5, #-320]	; 0xfffffec0
    5ea0:	01000026 	tsteq	r0, r6, lsr #32
    5ea4:	00000279 	andeq	r0, r0, r9, ror r2
    5ea8:	00100000 	andseq	r0, r0, r0
    5eac:	9c010000 	stcls	0, cr0, [r1], {-0}
    5eb0:	000004e5 	andeq	r0, r0, r5, ror #9
    5eb4:	00259f17 	eoreq	r9, r5, r7, lsl pc
    5eb8:	02790100 	rsbseq	r0, r9, #0, 2
    5ebc:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ec0:	000022be 			; <UNDEFINED> instruction: 0x000022be
    5ec4:	274d1500 	strbcs	r1, [sp, -r0, lsl #10]
    5ec8:	8c010000 	stchi	0, cr0, [r1], {-0}
    5ecc:	00000002 	andeq	r0, r0, r2
    5ed0:	00000c00 	andeq	r0, r0, r0, lsl #24
    5ed4:	0a9c0100 	beq	fe7062dc <SCS_BASE+0x1e6f82dc>
    5ed8:	16000005 	strne	r0, [r0], -r5
    5edc:	00001a7c 	andeq	r1, r0, ip, ror sl
    5ee0:	df028c01 	svcle	0x00028c01
    5ee4:	01000000 	mrseq	r0, (UNDEF: 0)
    5ee8:	3b150050 	blcc	546030 <__Stack_Size+0x545c30>
    5eec:	01000027 	tsteq	r0, r7, lsr #32
    5ef0:	15b8029c 	ldrne	r0, [r8, #668]!	; 0x29c
    5ef4:	00840800 	addeq	r0, r4, r0, lsl #16
    5ef8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5efc:	0000056f 	andeq	r0, r0, pc, ror #10
    5f00:	0026c516 	eoreq	ip, r6, r6, lsl r5
    5f04:	029c0100 	addseq	r0, ip, #0, 2
    5f08:	0000056f 	andeq	r0, r0, pc, ror #10
    5f0c:	741a5001 	ldrvc	r5, [sl], #-1
    5f10:	0100706d 	tsteq	r0, sp, rrx
    5f14:	003a029e 	mlaseq	sl, lr, r2, r0
    5f18:	22df0000 	sbcscs	r0, pc, #0
    5f1c:	c7180000 	ldrgt	r0, [r8, -r0]
    5f20:	01000025 	tsteq	r0, r5, lsr #32
    5f24:	003a029e 	mlaseq	sl, lr, r2, r0
    5f28:	23630000 	cmncs	r3, #0
    5f2c:	f2180000 	vhadd.s16	d0, d8, d0
    5f30:	01000025 	tsteq	r0, r5, lsr #32
    5f34:	003a029e 	mlaseq	sl, lr, r2, r0
    5f38:	23930000 	orrscs	r0, r3, #0
    5f3c:	ed180000 	ldc	0, cr0, [r8, #-0]
    5f40:	01000026 	tsteq	r0, r6, lsr #32
    5f44:	003a029e 	mlaseq	sl, lr, r2, r0
    5f48:	23b80000 			; <UNDEFINED> instruction: 0x23b80000
    5f4c:	1b000000 	blne	5f54 <__Stack_Size+0x5b54>
    5f50:	0001ed04 	andeq	lr, r1, r4, lsl #26
    5f54:	255f1500 	ldrbcs	r1, [pc, #-1280]	; 5a5c <__Stack_Size+0x565c>
    5f58:	00010000 	andeq	r0, r1, r0
    5f5c:	00000003 	andeq	r0, r0, r3
    5f60:	00001800 	andeq	r1, r0, r0, lsl #16
    5f64:	aa9c0100 	bge	fe70636c <SCS_BASE+0x1e6f836c>
    5f68:	17000005 	strne	r0, [r0, -r5]
    5f6c:	00002790 	muleq	r0, r0, r7
    5f70:	3a030001 	bcc	c5f7c <__Stack_Size+0xc5b7c>
    5f74:	43000000 	movwmi	r0, #0
    5f78:	16000024 	strne	r0, [r0], -r4, lsr #32
    5f7c:	00001a7c 	andeq	r1, r0, ip, ror sl
    5f80:	df030001 	svcle	0x00030001
    5f84:	01000000 	mrseq	r0, (UNDEF: 0)
    5f88:	61150051 	tstvs	r5, r1, asr r0
    5f8c:	0100000b 	tsteq	r0, fp
    5f90:	163c0321 	ldrtne	r0, [ip], -r1, lsr #6
    5f94:	00180800 	andseq	r0, r8, r0, lsl #16
    5f98:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f9c:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5fa0:	00252917 	eoreq	r2, r5, r7, lsl r9
    5fa4:	03210100 	teqeq	r1, #0, 2
    5fa8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5fac:	0000247d 	andeq	r2, r0, sp, ror r4
    5fb0:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5fb4:	03210100 	teqeq	r1, #0, 2
    5fb8:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5fbc:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5fc0:	00000563 	andeq	r0, r0, r3, ror #10
    5fc4:	54034301 	strpl	r4, [r3], #-769	; 0x301
    5fc8:	18080016 	stmdane	r8, {r1, r2, r4}
    5fcc:	01000000 	mrseq	r0, (UNDEF: 0)
    5fd0:	0006149c 	muleq	r6, ip, r4
    5fd4:	25e31700 	strbcs	r1, [r3, #1792]!	; 0x700
    5fd8:	43010000 	movwmi	r0, #4096	; 0x1000
    5fdc:	00003a03 	andeq	r3, r0, r3, lsl #20
    5fe0:	0024b700 	eoreq	fp, r4, r0, lsl #14
    5fe4:	1a7c1600 	bne	1f0b7ec <__Stack_Size+0x1f0b3ec>
    5fe8:	43010000 	movwmi	r0, #4096	; 0x1000
    5fec:	0000df03 	andeq	sp, r0, r3, lsl #30
    5ff0:	00510100 	subseq	r0, r1, r0, lsl #2
    5ff4:	001f6715 	andseq	r6, pc, r5, lsl r7	; <UNPREDICTABLE>
    5ff8:	03630100 	cmneq	r3, #0, 2
    5ffc:	0800166c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, ip}
    6000:	00000018 	andeq	r0, r0, r8, lsl r0
    6004:	06499c01 	strbeq	r9, [r9], -r1, lsl #24
    6008:	29170000 	ldmdbcs	r7, {}	; <UNPREDICTABLE>
    600c:	01000025 	tsteq	r0, r5, lsr #32
    6010:	003a0363 	eorseq	r0, sl, r3, ror #6
    6014:	24f10000 	ldrbtcs	r0, [r1], #0
    6018:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    601c:	0100001a 	tsteq	r0, sl, lsl r0
    6020:	00df0363 	sbcseq	r0, pc, r3, ror #6
    6024:	51010000 	mrspl	r0, (UNDEF: 1)
    6028:	25b01500 	ldrcs	r1, [r0, #1280]!	; 0x500
    602c:	84010000 	strhi	r0, [r1], #-0
    6030:	00168403 	andseq	r8, r6, r3, lsl #8
    6034:	00001808 	andeq	r1, r0, r8, lsl #16
    6038:	7e9c0100 	fmlvce	f0, f4, f0
    603c:	17000006 	strne	r0, [r0, -r6]
    6040:	000025e3 	andeq	r2, r0, r3, ror #11
    6044:	3a038401 	bcc	e7050 <__Stack_Size+0xe6c50>
    6048:	2b000000 	blcs	6050 <__Stack_Size+0x5c50>
    604c:	16000025 	strne	r0, [r0], -r5, lsr #32
    6050:	00001a7c 	andeq	r1, r0, ip, ror sl
    6054:	df038401 	svcle	0x00038401
    6058:	01000000 	mrseq	r0, (UNDEF: 0)
    605c:	24150051 	ldrcs	r0, [r5], #-81	; 0x51
    6060:	01000026 	tsteq	r0, r6, lsr #32
    6064:	0000039c 	muleq	r0, ip, r3
    6068:	000c0000 	andeq	r0, ip, r0
    606c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6070:	000006a3 	andeq	r0, r0, r3, lsr #13
    6074:	001a7c16 	andseq	r7, sl, r6, lsl ip
    6078:	039c0100 	orrseq	r0, ip, #0, 2
    607c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6080:	15005001 	strne	r5, [r0, #-1]
    6084:	0000275b 	andeq	r2, r0, fp, asr r7
    6088:	0003ac01 	andeq	sl, r3, r1, lsl #24
    608c:	0c000000 	stceq	0, cr0, [r0], {-0}
    6090:	01000000 	mrseq	r0, (UNDEF: 0)
    6094:	0006c89c 	muleq	r6, ip, r8
    6098:	1a7c1600 	bne	1f0b8a0 <__Stack_Size+0x1f0b4a0>
    609c:	ac010000 	stcge	0, cr0, [r1], {-0}
    60a0:	0000df03 	andeq	sp, r0, r3, lsl #30
    60a4:	00500100 	subseq	r0, r0, r0, lsl #2
    60a8:	00259115 	eoreq	r9, r5, r5, lsl r1
    60ac:	03c10100 	biceq	r0, r1, #0, 2
    60b0:	00000000 	andeq	r0, r0, r0
    60b4:	0000000c 	andeq	r0, r0, ip
    60b8:	06ed9c01 	strbteq	r9, [sp], r1, lsl #24
    60bc:	81160000 	tsthi	r6, r0
    60c0:	01000027 	tsteq	r0, r7, lsr #32
    60c4:	005e03c1 	subseq	r0, lr, r1, asr #7
    60c8:	50010000 	andpl	r0, r1, r0
    60cc:	07b11c00 	ldreq	r1, [r1, r0, lsl #24]!
    60d0:	dd010000 	stcle	0, cr0, [r1, #-0]
    60d4:	0000b403 	andeq	fp, r0, r3, lsl #8
    60d8:	00169c00 	andseq	r9, r6, r0, lsl #24
    60dc:	00002808 	andeq	r2, r0, r8, lsl #16
    60e0:	489c0100 	ldmmi	ip, {r8}
    60e4:	17000007 	strne	r0, [r0, -r7]
    60e8:	00002666 	andeq	r2, r0, r6, ror #12
    60ec:	5e03dd01 	cdppl	13, 0, cr13, cr3, cr1, {0}
    60f0:	65000000 	strvs	r0, [r0, #-0]
    60f4:	1a000025 	bne	6190 <__Stack_Size+0x5d90>
    60f8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    60fc:	3a03df01 	bcc	fdd08 <__Stack_Size+0xfd908>
    6100:	86000000 	strhi	r0, [r0], -r0
    6104:	18000025 	stmdane	r0, {r0, r2, r5}
    6108:	00002603 	andeq	r2, r0, r3, lsl #12
    610c:	3a03e001 	bcc	fe118 <__Stack_Size+0xfdd18>
    6110:	cf000000 	svcgt	0x00000000
    6114:	18000025 	stmdane	r0, {r0, r2, r5}
    6118:	00001c4c 	andeq	r1, r0, ip, asr #24
    611c:	b403e101 	strlt	lr, [r3], #-257	; 0x101
    6120:	05000000 	streq	r0, [r0, #-0]
    6124:	00000026 	andeq	r0, r0, r6, lsr #32
    6128:	00024f1d 	andeq	r4, r2, sp, lsl pc
    612c:	ffc60100 			; <UNDEFINED> instruction: 0xffc60100
    6130:	c4000000 	strgt	r0, [r0], #-0
    6134:	2e080016 	mcrcs	0, 0, r0, cr8, cr6, {0}
    6138:	01000000 	mrseq	r0, (UNDEF: 0)
    613c:	0007b29c 	muleq	r7, ip, r2
    6140:	26151e00 	ldrcs	r1, [r5], -r0, lsl #28
    6144:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    6148:	0000007f 	andeq	r0, r0, pc, ror r0
    614c:	14749102 	ldrbtne	r9, [r4], #-258	; 0x102
    6150:	00001c45 	andeq	r1, r0, r5, asr #24
    6154:	00ffc901 	rscseq	ip, pc, r1, lsl #18
    6158:	26480000 	strbcs	r0, [r8], -r0
    615c:	aa140000 	bge	506164 <__Stack_Size+0x505d64>
    6160:	01000026 	tsteq	r0, r6, lsr #32
    6164:	0000b4ca 	andeq	fp, r0, sl, asr #9
    6168:	00266d00 	eoreq	r6, r6, r0, lsl #26
    616c:	16d01f00 	ldrbne	r1, [r0], r0, lsl #30
    6170:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    6174:	07a10000 	streq	r0, [r1, r0]!
    6178:	01200000 	teqeq	r0, r0
    617c:	31080250 	tstcc	r8, r0, asr r2
    6180:	16e62100 	strbtne	r2, [r6], r0, lsl #2
    6184:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    6188:	01200000 	teqeq	r0, r0
    618c:	31080250 	tstcc	r8, r0, asr r2
    6190:	8f220000 	svchi	0x00220000
    6194:	01000009 	tsteq	r0, r9
    6198:	16f40410 	usatne	r0, #20, r0, lsl #8
    619c:	00100800 	andseq	r0, r0, r0, lsl #16
    61a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    61a4:	0025141c 	eoreq	r1, r5, ip, lsl r4
    61a8:	04240100 	strteq	r0, [r4], #-256	; 0x100
    61ac:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    61b0:	00000000 	andeq	r0, r0, r0
    61b4:	00000014 	andeq	r0, r0, r4, lsl r0
    61b8:	07ff9c01 	ldrbeq	r9, [pc, r1, lsl #24]!
    61bc:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
    61c0:	01000027 	tsteq	r0, r7, lsr #32
    61c4:	005e0424 	subseq	r0, lr, r4, lsr #8
    61c8:	26800000 	strcs	r0, [r0], r0
    61cc:	4c180000 	ldcmi	0, cr0, [r8], {-0}
    61d0:	0100001c 	tsteq	r0, ip, lsl r0
    61d4:	00bf0426 	adcseq	r0, pc, r6, lsr #8
    61d8:	26a10000 	strtcs	r0, [r1], r0
    61dc:	15000000 	strne	r0, [r0, #-0]
    61e0:	000024de 	ldrdeq	r2, [r0], -lr
    61e4:	00044701 	andeq	r4, r4, r1, lsl #14
    61e8:	0c000000 	stceq	0, cr0, [r0], {-0}
    61ec:	01000000 	mrseq	r0, (UNDEF: 0)
    61f0:	0008249c 	muleq	r8, ip, r4
    61f4:	27891600 	strcs	r1, [r9, r0, lsl #12]
    61f8:	47010000 	strmi	r0, [r1, -r0]
    61fc:	00005e04 	andeq	r5, r0, r4, lsl #28
    6200:	00500100 	subseq	r0, r0, r0, lsl #2
    6204:	00006f23 	andeq	r6, r0, r3, lsr #30
    6208:	00083400 	andeq	r3, r8, r0, lsl #8
    620c:	010a2400 	tsteq	sl, r0, lsl #8
    6210:	000f0000 	andeq	r0, pc, r0
    6214:	00272a1e 	eoreq	r2, r7, lr, lsl sl
    6218:	456f0100 	strbmi	r0, [pc, #-256]!	; 6120 <__Stack_Size+0x5d20>
    621c:	05000008 	streq	r0, [r0, #-8]
    6220:	00277b03 	eoreq	r7, r7, r3, lsl #22
    6224:	08240408 	stmdaeq	r4!, {r3, sl}
    6228:	6f230000 	svcvs	0x00230000
    622c:	5a000000 	bpl	6234 <__Stack_Size+0x5e34>
    6230:	24000008 	strcs	r0, [r0], #-8
    6234:	0000010a 	andeq	r0, r0, sl, lsl #2
    6238:	9e1e0003 	cdpls	0, 1, cr0, cr14, cr3, {0}
    623c:	01000027 	tsteq	r0, r7, lsr #32
    6240:	00086b70 	andeq	r6, r8, r0, ror fp
    6244:	8b030500 	blhi	c764c <__Stack_Size+0xc724c>
    6248:	04080027 	streq	r0, [r8], #-39	; 0x27
    624c:	0000084a 	andeq	r0, r0, sl, asr #16
    6250:	001f3e00 	andseq	r3, pc, r0, lsl #28
    6254:	aa000400 	bge	725c <__Stack_Size+0x6e5c>
    6258:	04000017 	streq	r0, [r0], #-23
    625c:	00002901 	andeq	r2, r0, r1, lsl #18
    6260:	2d6a0100 	stfcse	f0, [sl, #-0]
    6264:	03c20000 	biceq	r0, r2, #0
    6268:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    626c:	00000000 	andeq	r0, r0, r0
    6270:	1cee0000 	stclne	0, cr0, [lr]
    6274:	04020000 	streq	r0, [r2], #-0
    6278:	00085705 	andeq	r5, r8, r5, lsl #14
    627c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    6280:	00000829 	andeq	r0, r0, r9, lsr #16
    6284:	10060102 	andne	r0, r6, r2, lsl #2
    6288:	0300000a 	movweq	r0, #10
    628c:	00323375 	eorseq	r3, r2, r5, ror r3
    6290:	00452702 	subeq	r2, r5, r2, lsl #14
    6294:	04020000 	streq	r0, [r2], #-0
    6298:	00096407 	andeq	r6, r9, r7, lsl #8
    629c:	31750300 	cmncc	r5, r0, lsl #6
    62a0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    62a4:	00000057 	andeq	r0, r0, r7, asr r0
    62a8:	09070202 	stmdbeq	r7, {r1, r9}
    62ac:	0300000c 	movweq	r0, #12
    62b0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    62b4:	00006829 	andeq	r6, r0, r9, lsr #16
    62b8:	08010200 	stmdaeq	r1, {r9}
    62bc:	00000a0e 	andeq	r0, r0, lr, lsl #20
    62c0:	00047504 	andeq	r7, r4, r4, lsl #10
    62c4:	7a2f0200 	bvc	bc6acc <__Stack_Size+0xbc66cc>
    62c8:	05000000 	streq	r0, [r0, #-0]
    62cc:	00000045 	andeq	r0, r0, r5, asr #32
    62d0:	0002ca04 	andeq	ip, r2, r4, lsl #20
    62d4:	8a300200 	bhi	c06adc <__Stack_Size+0xc066dc>
    62d8:	05000000 	streq	r0, [r0, #-0]
    62dc:	00000057 	andeq	r0, r0, r7, asr r0
    62e0:	3c020106 	stfccs	f0, [r2], {6}
    62e4:	000000a4 	andeq	r0, r0, r4, lsr #1
    62e8:	001ec307 	andseq	ip, lr, r7, lsl #6
    62ec:	53080000 	movwpl	r0, #32768	; 0x8000
    62f0:	01005445 	tsteq	r0, r5, asr #8
    62f4:	07b80400 	ldreq	r0, [r8, r0, lsl #8]!
    62f8:	3c020000 	stccc	0, cr0, [r2], {-0}
    62fc:	0000008f 	andeq	r0, r0, pc, lsl #1
    6300:	00251b04 	eoreq	r1, r5, r4, lsl #22
    6304:	8f3c0200 	svchi	0x003c0200
    6308:	06000000 	streq	r0, [r0], -r0
    630c:	cf3e0201 	svcgt	0x003e0201
    6310:	07000000 	streq	r0, [r0, -r0]
    6314:	0000055b 	andeq	r0, r0, fp, asr r5
    6318:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    631c:	00010000 	andeq	r0, r1, r0
    6320:	00012204 	andeq	r2, r1, r4, lsl #4
    6324:	ba3e0200 	blt	f86b2c <__Stack_Size+0xf8672c>
    6328:	02000000 	andeq	r0, r0, #0
    632c:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    6330:	50090000 	andpl	r0, r9, r0
    6334:	f2020b03 	vqdmulh.s<illegal width 8>	d0, d2, d3
    6338:	0a000002 	beq	6348 <__Stack_Size+0x5f48>
    633c:	00315243 	eorseq	r5, r1, r3, asr #4
    6340:	7f020d03 	svcvc	0x00020d03
    6344:	00000000 	andeq	r0, r0, r0
    6348:	0007e30b 	andeq	lr, r7, fp, lsl #6
    634c:	020e0300 	andeq	r0, lr, #0, 6
    6350:	0000004c 	andeq	r0, r0, ip, asr #32
    6354:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    6358:	0f030032 	svceq	0x00030032
    635c:	00007f02 	andeq	r7, r0, r2, lsl #30
    6360:	ed0b0400 	cfstrs	mvf0, [fp, #-0]
    6364:	03000007 	movweq	r0, #7
    6368:	004c0210 	subeq	r0, ip, r0, lsl r2
    636c:	0b060000 	bleq	186374 <__Stack_Size+0x185f74>
    6370:	000005c9 	andeq	r0, r0, r9, asr #11
    6374:	7f021103 	svcvc	0x00021103
    6378:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    637c:	0007f70b 	andeq	pc, r7, fp, lsl #14
    6380:	02120300 	andseq	r0, r2, #0, 6
    6384:	0000004c 	andeq	r0, r0, ip, asr #32
    6388:	04930b0a 	ldreq	r0, [r3], #2826	; 0xb0a
    638c:	13030000 	movwne	r0, #12288	; 0x3000
    6390:	00007f02 	andeq	r7, r0, r2, lsl #30
    6394:	010b0c00 	tsteq	fp, r0, lsl #24
    6398:	03000008 	movweq	r0, #8
    639c:	004c0214 	subeq	r0, ip, r4, lsl r2
    63a0:	0a0e0000 	beq	3863a8 <__Stack_Size+0x385fa8>
    63a4:	03005253 	movweq	r5, #595	; 0x253
    63a8:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    63ac:	0b100000 	bleq	4063b4 <__Stack_Size+0x405fb4>
    63b0:	0000080b 	andeq	r0, r0, fp, lsl #16
    63b4:	4c021603 	stcmi	6, cr1, [r2], {3}
    63b8:	12000000 	andne	r0, r0, #0
    63bc:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
    63c0:	02170300 	andseq	r0, r7, #0, 6
    63c4:	0000007f 	andeq	r0, r0, pc, ror r0
    63c8:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
    63cc:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    63d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    63d4:	fe0b1600 	cdp2	6, 0, cr1, cr11, cr0, {0}
    63d8:	03000002 	movweq	r0, #2
    63dc:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
    63e0:	0b180000 	bleq	6063e8 <__Stack_Size+0x605fe8>
    63e4:	0000081f 	andeq	r0, r0, pc, lsl r8
    63e8:	4c021a03 	stcmi	10, cr1, [r2], {3}
    63ec:	1a000000 	bne	63f4 <__Stack_Size+0x5ff4>
    63f0:	0003040b 	andeq	r0, r3, fp, lsl #8
    63f4:	021b0300 	andseq	r0, fp, #0, 6
    63f8:	0000007f 	andeq	r0, r0, pc, ror r0
    63fc:	0c7c0b1c 	ldcleq	11, cr0, [ip], #-112	; 0xffffff90
    6400:	1c030000 	stcne	0, cr0, [r3], {-0}
    6404:	00004c02 	andeq	r4, r0, r2, lsl #24
    6408:	430b1e00 	movwmi	r1, #48640	; 0xbe00
    640c:	03000005 	movweq	r0, #5
    6410:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
    6414:	0b200000 	bleq	80641c <__Stack_Size+0x80601c>
    6418:	00000833 	andeq	r0, r0, r3, lsr r8
    641c:	4c021e03 	stcmi	14, cr1, [r2], {3}
    6420:	22000000 	andcs	r0, r0, #0
    6424:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
    6428:	021f0300 	andseq	r0, pc, #0, 6
    642c:	0000007f 	andeq	r0, r0, pc, ror r0
    6430:	083d0b24 	ldmdaeq	sp!, {r2, r5, r8, r9, fp}
    6434:	20030000 	andcs	r0, r3, r0
    6438:	00004c02 	andeq	r4, r0, r2, lsl #24
    643c:	500a2600 	andpl	r2, sl, r0, lsl #12
    6440:	03004353 	movweq	r4, #851	; 0x353
    6444:	007f0221 	rsbseq	r0, pc, r1, lsr #4
    6448:	0b280000 	bleq	a06450 <__Stack_Size+0xa06050>
    644c:	00000aa6 	andeq	r0, r0, r6, lsr #21
    6450:	4c022203 	sfmmi	f2, 4, [r2], {3}
    6454:	2a000000 	bcs	645c <__Stack_Size+0x605c>
    6458:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
    645c:	02230300 	eoreq	r0, r3, #0, 6
    6460:	0000007f 	andeq	r0, r0, pc, ror r0
    6464:	0ab10b2c 	beq	fec4911c <SCS_BASE+0x1ec3b11c>
    6468:	24030000 	strcs	r0, [r3], #-0
    646c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6470:	520a2e00 	andpl	r2, sl, #0, 28
    6474:	03005243 	movweq	r5, #579	; 0x243
    6478:	007f0225 	rsbseq	r0, pc, r5, lsr #4
    647c:	0b300000 	bleq	c06484 <__Stack_Size+0xc06084>
    6480:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
    6484:	4c022603 	stcmi	6, cr2, [r2], {3}
    6488:	32000000 	andcc	r0, r0, #0
    648c:	0002ea0b 	andeq	lr, r2, fp, lsl #20
    6490:	02270300 	eoreq	r0, r7, #0, 6
    6494:	0000007f 	andeq	r0, r0, pc, ror r0
    6498:	0ac70b34 	beq	ff1c9170 <SCS_BASE+0x1f1bb170>
    649c:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    64a0:	00004c02 	andeq	r4, r0, r2, lsl #24
    64a4:	ef0b3600 	svc	0x000b3600
    64a8:	03000002 	movweq	r0, #2
    64ac:	007f0229 	rsbseq	r0, pc, r9, lsr #4
    64b0:	0b380000 	bleq	e064b8 <__Stack_Size+0xe060b8>
    64b4:	00000ad2 	ldrdeq	r0, [r0], -r2
    64b8:	4c022a03 	stcmi	10, cr2, [r2], {3}
    64bc:	3a000000 	bcc	64c4 <__Stack_Size+0x60c4>
    64c0:	0002f40b 	andeq	pc, r2, fp, lsl #8
    64c4:	022b0300 	eoreq	r0, fp, #0, 6
    64c8:	0000007f 	andeq	r0, r0, pc, ror r0
    64cc:	0add0b3c 	beq	ff7491c4 <SCS_BASE+0x1f73b1c4>
    64d0:	2c030000 	stccs	0, cr0, [r3], {-0}
    64d4:	00004c02 	andeq	r4, r0, r2, lsl #24
    64d8:	f90b3e00 			; <UNDEFINED> instruction: 0xf90b3e00
    64dc:	03000002 	movweq	r0, #2
    64e0:	007f022d 	rsbseq	r0, pc, sp, lsr #4
    64e4:	0b400000 	bleq	10064ec <__Stack_Size+0x10060ec>
    64e8:	00000ae8 	andeq	r0, r0, r8, ror #21
    64ec:	4c022e03 	stcmi	14, cr2, [r2], {3}
    64f0:	42000000 	andmi	r0, r0, #0
    64f4:	0002c50b 	andeq	ip, r2, fp, lsl #10
    64f8:	022f0300 	eoreq	r0, pc, #0, 6
    64fc:	0000007f 	andeq	r0, r0, pc, ror r0
    6500:	0af30b44 	beq	ffcc9218 <SCS_BASE+0x1fcbb218>
    6504:	30030000 	andcc	r0, r3, r0
    6508:	00004c02 	andeq	r4, r0, r2, lsl #24
    650c:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
    6510:	03005243 	movweq	r5, #579	; 0x243
    6514:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
    6518:	0b480000 	bleq	1206520 <__Stack_Size+0x1206120>
    651c:	00000afe 	strdeq	r0, [r0], -lr
    6520:	4c023203 	sfmmi	f3, 4, [r2], {3}
    6524:	4a000000 	bmi	652c <__Stack_Size+0x612c>
    6528:	0008600b 	andeq	r6, r8, fp
    652c:	02330300 	eorseq	r0, r3, #0, 6
    6530:	0000007f 	andeq	r0, r0, pc, ror r0
    6534:	0b090b4c 	bleq	24926c <__Stack_Size+0x248e6c>
    6538:	34030000 	strcc	r0, [r3], #-0
    653c:	00004c02 	andeq	r4, r0, r2, lsl #24
    6540:	0c004e00 	stceq	14, cr4, [r0], {-0}
    6544:	0000026e 	andeq	r0, r0, lr, ror #4
    6548:	e1023503 	tst	r2, r3, lsl #10
    654c:	0d000000 	stceq	0, cr0, [r0, #-0]
    6550:	431b040a 	tstmi	fp, #167772160	; 0xa000000
    6554:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    6558:	0000047a 	andeq	r0, r0, sl, ror r4
    655c:	004c1d04 	subeq	r1, ip, r4, lsl #26
    6560:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6564:	0000059f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    6568:	004c1e04 	subeq	r1, ip, r4, lsl #28
    656c:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6570:	000006e3 	andeq	r0, r0, r3, ror #13
    6574:	004c1f04 	subeq	r1, ip, r4, lsl #30
    6578:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    657c:	000002a5 	andeq	r0, r0, r5, lsr #5
    6580:	004c2004 	subeq	r2, ip, r4
    6584:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    6588:	000004df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    658c:	005e2104 	subseq	r2, lr, r4, lsl #2
    6590:	00080000 	andeq	r0, r8, r0
    6594:	000bb204 	andeq	fp, fp, r4, lsl #4
    6598:	fe220400 	cdp2	4, 2, cr0, cr2, cr0, {0}
    659c:	0d000002 	stceq	0, cr0, [r0, #-8]
    65a0:	b7250410 			; <UNDEFINED> instruction: 0xb7250410
    65a4:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    65a8:	00002f22 	andeq	r2, r0, r2, lsr #30
    65ac:	004c2704 	subeq	r2, ip, r4, lsl #14
    65b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    65b4:	00002aa2 	andeq	r2, r0, r2, lsr #21
    65b8:	004c2804 	subeq	r2, ip, r4, lsl #16
    65bc:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    65c0:	00002ff3 	strdeq	r2, [r0], -r3
    65c4:	004c2904 	subeq	r2, ip, r4, lsl #18
    65c8:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    65cc:	00002a85 	andeq	r2, r0, r5, lsl #21
    65d0:	004c2a04 	subeq	r2, ip, r4, lsl #20
    65d4:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    65d8:	0000284b 	andeq	r2, r0, fp, asr #16
    65dc:	004c2b04 	subeq	r2, ip, r4, lsl #22
    65e0:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    65e4:	00002ca8 	andeq	r2, r0, r8, lsr #25
    65e8:	004c2c04 	subeq	r2, ip, r4, lsl #24
    65ec:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    65f0:	0000299f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    65f4:	004c2d04 	subeq	r2, ip, r4, lsl #26
    65f8:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    65fc:	00002ded 	andeq	r2, r0, sp, ror #27
    6600:	004c2e04 	subeq	r2, ip, r4, lsl #28
    6604:	000e0000 	andeq	r0, lr, r0
    6608:	00283904 	eoreq	r3, r8, r4, lsl #18
    660c:	4e2f0400 	cdpmi	4, 2, cr0, cr15, cr0, {0}
    6610:	0d000003 	stceq	0, cr0, [r0, #-12]
    6614:	0732040a 	ldreq	r0, [r2, -sl, lsl #8]!
    6618:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    661c:	00002e4f 	andeq	r2, r0, pc, asr #28
    6620:	004c3404 	subeq	r3, ip, r4, lsl #8
    6624:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6628:	00002f4a 	andeq	r2, r0, sl, asr #30
    662c:	004c3504 	subeq	r3, ip, r4, lsl #10
    6630:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6634:	00002eda 	ldrdeq	r2, [r0], -sl
    6638:	004c3604 	subeq	r3, ip, r4, lsl #12
    663c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    6640:	00002bd5 	ldrdeq	r2, [r0], -r5
    6644:	004c3704 	subeq	r3, ip, r4, lsl #14
    6648:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    664c:	00003122 	andeq	r3, r0, r2, lsr #2
    6650:	004c3804 	subeq	r3, ip, r4, lsl #16
    6654:	00080000 	andeq	r0, r8, r0
    6658:	00289f04 	eoreq	r9, r8, r4, lsl #30
    665c:	c2390400 	eorsgt	r0, r9, #0, 8
    6660:	0d000003 	stceq	0, cr0, [r0, #-12]
    6664:	6f3c040e 	svcvs	0x003c040e
    6668:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    666c:	00002f3c 	andeq	r2, r0, ip, lsr pc
    6670:	004c3e04 	subeq	r3, ip, r4, lsl #28
    6674:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6678:	00002a11 	andeq	r2, r0, r1, lsl sl
    667c:	004c3f04 	subeq	r3, ip, r4, lsl #30
    6680:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6684:	00002ba8 	andeq	r2, r0, r8, lsr #23
    6688:	004c4004 	subeq	r4, ip, r4
    668c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    6690:	00003045 	andeq	r3, r0, r5, asr #32
    6694:	004c4104 	subeq	r4, ip, r4, lsl #2
    6698:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    669c:	00002c9e 	muleq	r0, lr, ip
    66a0:	004c4204 	subeq	r4, ip, r4, lsl #4
    66a4:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    66a8:	00002b4f 	andeq	r2, r0, pc, asr #22
    66ac:	004c4304 	subeq	r4, ip, r4, lsl #6
    66b0:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    66b4:	00002fcd 	andeq	r2, r0, sp, asr #31
    66b8:	004c4404 	subeq	r4, ip, r4, lsl #8
    66bc:	000c0000 	andeq	r0, ip, r0
    66c0:	002c2b04 	eoreq	r2, ip, r4, lsl #22
    66c4:	12450400 	subne	r0, r5, #0, 8
    66c8:	0f000004 	svceq	0x00000004
    66cc:	00003157 	andeq	r3, r0, r7, asr r1
    66d0:	01051801 	tsteq	r5, r1, lsl #16
    66d4:	000004ac 	andeq	r0, r0, ip, lsr #9
    66d8:	0029c910 	eoreq	ip, r9, r0, lsl r9
    66dc:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    66e0:	000004ac 	andeq	r0, r0, ip, lsr #9
    66e4:	0028b110 	eoreq	fp, r8, r0, lsl r1
    66e8:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    66ec:	0000004c 	andeq	r0, r0, ip, asr #32
    66f0:	0029af11 	eoreq	sl, r9, r1, lsl pc
    66f4:	051a0100 	ldreq	r0, [sl, #-256]	; 0x100
    66f8:	0000004c 	andeq	r0, r0, ip, asr #32
    66fc:	f2041200 	vhsub.s8	d1, d4, d0
    6700:	13000002 	movwne	r0, #2
    6704:	00002a4a 	andeq	r2, r0, sl, asr #20
    6708:	000bed01 	andeq	lr, fp, r1, lsl #26
    670c:	32000000 	andcc	r0, r0, #0
    6710:	01000000 	mrseq	r0, (UNDEF: 0)
    6714:	0005279c 	muleq	r5, ip, r7
    6718:	29c91400 	stmibcs	r9, {sl, ip}^
    671c:	ed010000 	stc	0, cr0, [r1, #-0]
    6720:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    6724:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6728:	00002f4a 	andeq	r2, r0, sl, asr #30
    672c:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    6730:	e0000000 	and	r0, r0, r0
    6734:	15000026 	strne	r0, [r0, #-38]	; 0x26
    6738:	00002eda 	ldrdeq	r2, [r0], -sl
    673c:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    6740:	01000000 	mrseq	r0, (UNDEF: 0)
    6744:	15000027 	strne	r0, [r0, #-39]	; 0x27
    6748:	00003122 	andeq	r3, r0, r2, lsr #2
    674c:	4c0bee01 	stcmi	14, cr14, [fp], {1}
    6750:	22000000 	andcs	r0, r0, #0
    6754:	16000027 	strne	r0, [r0], -r7, lsr #32
    6758:	00002e3d 	andeq	r2, r0, sp, lsr lr
    675c:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    6760:	43000000 	movwmi	r0, #0
    6764:	16000027 	strne	r0, [r0], -r7, lsr #32
    6768:	00002b20 	andeq	r2, r0, r0, lsr #22
    676c:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    6770:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    6774:	00000027 	andeq	r0, r0, r7, lsr #32
    6778:	00288113 	eoreq	r8, r8, r3, lsl r1
    677c:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    6780:	00000000 	andeq	r0, r0, r0
    6784:	0000003a 	andeq	r0, r0, sl, lsr r0
    6788:	05ac9c01 	streq	r9, [ip, #3073]!	; 0xc01
    678c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6790:	01000029 	tsteq	r0, r9, lsr #32
    6794:	04ac0c1b 	strteq	r0, [ip], #3099	; 0xc1b
    6798:	50010000 	andpl	r0, r1, r0
    679c:	002f4a15 	eoreq	r4, pc, r5, lsl sl	; <UNPREDICTABLE>
    67a0:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    67a4:	0000004c 	andeq	r0, r0, ip, asr #32
    67a8:	000027a8 	andeq	r2, r0, r8, lsr #15
    67ac:	002eda15 	eoreq	sp, lr, r5, lsl sl
    67b0:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    67b4:	0000004c 	andeq	r0, r0, ip, asr #32
    67b8:	000027c9 	andeq	r2, r0, r9, asr #15
    67bc:	00312215 	eorseq	r2, r1, r5, lsl r2
    67c0:	0c1c0100 	ldfeqs	f0, [ip], {-0}
    67c4:	0000004c 	andeq	r0, r0, ip, asr #32
    67c8:	000027ea 	andeq	r2, r0, sl, ror #15
    67cc:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    67d0:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    67d4:	0000004c 	andeq	r0, r0, ip, asr #32
    67d8:	0000280b 	andeq	r2, r0, fp, lsl #16
    67dc:	002b2016 	eoreq	r2, fp, r6, lsl r0
    67e0:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    67e4:	0000004c 	andeq	r0, r0, ip, asr #32
    67e8:	00002835 	andeq	r2, r0, r5, lsr r8
    67ec:	706d7417 	rsbvc	r7, sp, r7, lsl r4
    67f0:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    67f4:	0000004c 	andeq	r0, r0, ip, asr #32
    67f8:	0000285f 	andeq	r2, r0, pc, asr r8
    67fc:	30521800 	subscc	r1, r2, r0, lsl #16
    6800:	86010000 	strhi	r0, [r1], -r0
    6804:	00000000 	andeq	r0, r0, r0
    6808:	000000c8 	andeq	r0, r0, r8, asr #1
    680c:	06b89c01 	ldrteq	r9, [r8], r1, lsl #24
    6810:	c9190000 	ldmdbgt	r9, {}	; <UNPREDICTABLE>
    6814:	01000029 	tsteq	r0, r9, lsr #32
    6818:	0004ac86 	andeq	sl, r4, r6, lsl #25
    681c:	00289200 	eoreq	r9, r8, r0, lsl #4
    6820:	00001a00 	andeq	r1, r0, r0, lsl #20
    6824:	1f170000 	svcne	0x00170000
    6828:	05e80000 	strbeq	r0, [r8, #0]!
    682c:	011b0000 	tsteq	fp, r0
    6830:	1b310151 	blne	c46d7c <__Stack_Size+0xc4697c>
    6834:	31015001 	tstcc	r1, r1
    6838:	00001a00 	andeq	r1, r0, r0, lsl #20
    683c:	1f2e0000 	svcne	0x002e0000
    6840:	06020000 	streq	r0, [r2], -r0
    6844:	011b0000 	tsteq	fp, r0
    6848:	1b310151 	blne	c46d94 <__Stack_Size+0xc46994>
    684c:	0a035001 	beq	da858 <__Stack_Size+0xda458>
    6850:	1a000800 	bne	8858 <__Stack_Size+0x8458>
    6854:	00000000 	andeq	r0, r0, r0
    6858:	00001f17 	andeq	r1, r0, r7, lsl pc
    685c:	0000061a 	andeq	r0, r0, sl, lsl r6
    6860:	0151011b 	cmpeq	r1, fp, lsl r1
    6864:	50011b31 	andpl	r1, r1, r1, lsr fp
    6868:	1c003201 	sfmne	f3, 4, [r0], {1}
    686c:	00000000 	andeq	r0, r0, r0
    6870:	00001f17 	andeq	r1, r0, r7, lsl pc
    6874:	0000062d 	andeq	r0, r0, sp, lsr #12
    6878:	0151011b 	cmpeq	r1, fp, lsl r1
    687c:	001a0030 	andseq	r0, sl, r0, lsr r0
    6880:	17000000 	strne	r0, [r0, -r0]
    6884:	4500001f 	strmi	r0, [r0, #-31]
    6888:	1b000006 	blne	68a8 <__Stack_Size+0x64a8>
    688c:	31015101 	tstcc	r1, r1, lsl #2
    6890:	0150011b 	cmpeq	r0, fp, lsl r1
    6894:	001a0034 	andseq	r0, sl, r4, lsr r0
    6898:	17000000 	strne	r0, [r0, -r0]
    689c:	5d00001f 	stcpl	0, cr0, [r0, #-124]	; 0xffffff84
    68a0:	1b000006 	blne	68c0 <__Stack_Size+0x64c0>
    68a4:	31015101 	tstcc	r1, r1, lsl #2
    68a8:	0150011b 	cmpeq	r0, fp, lsl r1
    68ac:	001a0038 	andseq	r0, sl, r8, lsr r0
    68b0:	17000000 	strne	r0, [r0, -r0]
    68b4:	7500001f 	strvc	r0, [r0, #-31]
    68b8:	1b000006 	blne	68d8 <__Stack_Size+0x64d8>
    68bc:	31015101 	tstcc	r1, r1, lsl #2
    68c0:	0150011b 	cmpeq	r0, fp, lsl r1
    68c4:	001a0040 	andseq	r0, sl, r0, asr #32
    68c8:	17000000 	strne	r0, [r0, -r0]
    68cc:	8e00001f 	mcrhi	0, 0, r0, cr0, cr15, {0}
    68d0:	1b000006 	blne	68f0 <__Stack_Size+0x64f0>
    68d4:	31015101 	tstcc	r1, r1, lsl #2
    68d8:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    68dc:	1a002008 	bne	e904 <__Stack_Size+0xe504>
    68e0:	00000000 	andeq	r0, r0, r0
    68e4:	00001f2e 	andeq	r1, r0, lr, lsr #30
    68e8:	000006a8 	andeq	r0, r0, r8, lsr #13
    68ec:	0151011b 	cmpeq	r1, fp, lsl r1
    68f0:	50011b31 	andpl	r1, r1, r1, lsr fp
    68f4:	20000a03 	andcs	r0, r0, r3, lsl #20
    68f8:	00001d00 	andeq	r1, r0, r0, lsl #26
    68fc:	1f2e0000 	svcne	0x002e0000
    6900:	011b0000 	tsteq	fp, r0
    6904:	00300151 	eorseq	r0, r0, r1, asr r1
    6908:	0cbb1800 	ldceq	8, cr1, [fp]
    690c:	c6010000 	strgt	r0, [r1], -r0
    6910:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
    6914:	0000003c 	andeq	r0, r0, ip, lsr r0
    6918:	06e89c01 	strbteq	r9, [r8], r1, lsl #24
    691c:	c91e0000 	ldmdbgt	lr, {}	; <UNPREDICTABLE>
    6920:	01000029 	tsteq	r0, r9, lsr #32
    6924:	0004acc6 	andeq	sl, r4, r6, asr #25
    6928:	1e500100 	rdfnes	f0, f0, f0
    692c:	00002b79 	andeq	r2, r0, r9, ror fp
    6930:	06e8c601 	strbteq	ip, [r8], r1, lsl #12
    6934:	51010000 	mrspl	r0, (UNDEF: 1)
    6938:	43041200 	movwmi	r1, #16896	; 0x4200
    693c:	18000003 	stmdane	r0, {r0, r1}
    6940:	0000295e 	andeq	r2, r0, lr, asr r9
    6944:	0000ed01 	andeq	lr, r0, r1, lsl #26
    6948:	00740000 	rsbseq	r0, r4, r0
    694c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6950:	0000074b 	andeq	r0, r0, fp, asr #14
    6954:	0029c91e 	eoreq	ip, r9, lr, lsl r9
    6958:	aced0100 	stfgee	f0, [sp]
    695c:	01000004 	tsteq	r0, r4
    6960:	2d911e50 	ldccs	14, cr1, [r1, #320]	; 0x140
    6964:	ed010000 	stc	0, cr0, [r1, #-0]
    6968:	0000074b 	andeq	r0, r0, fp, asr #14
    696c:	021f5101 	andseq	r5, pc, #1073741824	; 0x40000000
    6970:	0100002f 	tsteq	r0, pc, lsr #32
    6974:	00004cef 	andeq	r4, r0, pc, ror #25
    6978:	00296d00 	eoreq	r6, r9, r0, lsl #26
    697c:	2b201f00 	blcs	80e584 <__Stack_Size+0x80e184>
    6980:	ef010000 	svc	0x00010000
    6984:	0000004c 	andeq	r0, r0, ip, asr #32
    6988:	0000298c 	andeq	r2, r0, ip, lsl #19
    698c:	0030f51f 	eorseq	pc, r0, pc, lsl r5	; <UNPREDICTABLE>
    6990:	4cef0100 	stfmie	f0, [pc]	; 6998 <__Stack_Size+0x6598>
    6994:	b6000000 	strlt	r0, [r0], -r0
    6998:	00000029 	andeq	r0, r0, r9, lsr #32
    699c:	03b70412 			; <UNDEFINED> instruction: 0x03b70412
    69a0:	26200000 	strtcs	r0, [r0], -r0
    69a4:	0100002a 	tsteq	r0, sl, lsr #32
    69a8:	00000148 	andeq	r0, r0, r8, asr #2
    69ac:	00880000 	addeq	r0, r8, r0
    69b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    69b4:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    69b8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    69bc:	01480100 	mrseq	r0, (UNDEF: 88)
    69c0:	000004ac 	andeq	r0, r0, ip, lsr #9
    69c4:	91145001 	tstls	r4, r1
    69c8:	0100002d 	tsteq	r0, sp, lsr #32
    69cc:	074b0148 	strbeq	r0, [fp, -r8, asr #2]
    69d0:	51010000 	mrspl	r0, (UNDEF: 1)
    69d4:	002f0216 	eoreq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    69d8:	014a0100 	mrseq	r0, (UNDEF: 90)
    69dc:	0000004c 	andeq	r0, r0, ip, asr #32
    69e0:	000029f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    69e4:	002b2016 	eoreq	r2, fp, r6, lsl r0
    69e8:	014a0100 	mrseq	r0, (UNDEF: 90)
    69ec:	0000004c 	andeq	r0, r0, ip, asr #32
    69f0:	00002a11 	andeq	r2, r0, r1, lsl sl
    69f4:	0030f516 	eorseq	pc, r0, r6, lsl r5	; <UNPREDICTABLE>
    69f8:	014a0100 	mrseq	r0, (UNDEF: 90)
    69fc:	0000004c 	andeq	r0, r0, ip, asr #32
    6a00:	00002a72 	andeq	r2, r0, r2, ror sl
    6a04:	2ab22000 	bcs	fec8ea0c <SCS_BASE+0x1ec80a0c>
    6a08:	a4010000 	strge	r0, [r1], #-0
    6a0c:	00000001 	andeq	r0, r0, r1
    6a10:	00008400 	andeq	r8, r0, r0, lsl #8
    6a14:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    6a18:	14000008 	strne	r0, [r0], #-8
    6a1c:	000029c9 	andeq	r2, r0, r9, asr #19
    6a20:	ac01a401 	cfstrsge	mvf10, [r1], {1}
    6a24:	01000004 	tsteq	r0, r4
    6a28:	2d911450 	cfldrscs	mvf1, [r1, #320]	; 0x140
    6a2c:	a4010000 	strge	r0, [r1], #-0
    6a30:	00074b01 	andeq	r4, r7, r1, lsl #22
    6a34:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    6a38:	00002f02 	andeq	r2, r0, r2, lsl #30
    6a3c:	4c01a601 	stcmi	6, cr10, [r1], {1}
    6a40:	a7000000 	strge	r0, [r0, -r0]
    6a44:	1600002a 	strne	r0, [r0], -sl, lsr #32
    6a48:	00002b20 	andeq	r2, r0, r0, lsr #22
    6a4c:	4c01a601 	stcmi	6, cr10, [r1], {1}
    6a50:	c6000000 	strgt	r0, [r0], -r0
    6a54:	1600002a 	strne	r0, [r0], -sl, lsr #32
    6a58:	000030f5 	strdeq	r3, [r0], -r5
    6a5c:	4c01a601 	stcmi	6, cr10, [r1], {1}
    6a60:	27000000 	strcs	r0, [r0, -r0]
    6a64:	0000002b 	andeq	r0, r0, fp, lsr #32
    6a68:	002d4a20 	eoreq	r4, sp, r0, lsr #20
    6a6c:	02000100 	andeq	r0, r0, #0, 2
    6a70:	00000000 	andeq	r0, r0, r0
    6a74:	00000068 	andeq	r0, r0, r8, rrx
    6a78:	087c9c01 	ldmdaeq	ip!, {r0, sl, fp, ip, pc}^
    6a7c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6a80:	01000029 	tsteq	r0, r9, lsr #32
    6a84:	04ac0200 	strteq	r0, [ip], #512	; 0x200
    6a88:	50010000 	andpl	r0, r1, r0
    6a8c:	002d9115 	eoreq	r9, sp, r5, lsl r1
    6a90:	02000100 	andeq	r0, r0, #0, 2
    6a94:	0000074b 	andeq	r0, r0, fp, asr #14
    6a98:	00002b5c 	andeq	r2, r0, ip, asr fp
    6a9c:	002f0216 	eoreq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    6aa0:	02020100 	andeq	r0, r2, #0, 2
    6aa4:	0000004c 	andeq	r0, r0, ip, asr #32
    6aa8:	00002b7d 	andeq	r2, r0, sp, ror fp
    6aac:	002b2016 	eoreq	r2, fp, r6, lsl r0
    6ab0:	02020100 	andeq	r0, r2, #0, 2
    6ab4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ab8:	00002b9c 	muleq	r0, ip, fp
    6abc:	0030f516 	eorseq	pc, r0, r6, lsl r5	; <UNPREDICTABLE>
    6ac0:	02020100 	andeq	r0, r2, #0, 2
    6ac4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ac8:	00002bc6 	andeq	r2, r0, r6, asr #23
    6acc:	2f7f2000 	svccs	0x007f2000
    6ad0:	d1010000 	mrsle	r0, (UNDEF: 1)
    6ad4:	00000002 	andeq	r0, r0, r2
    6ad8:	00002200 	andeq	r2, r0, r0, lsl #4
    6adc:	af9c0100 	svcge	0x009c0100
    6ae0:	14000008 	strne	r0, [r0], #-8
    6ae4:	000029c9 	andeq	r2, r0, r9, asr #19
    6ae8:	ac02d101 	stfged	f5, [r2], {1}
    6aec:	01000004 	tsteq	r0, r4
    6af0:	2b0d1450 	blcs	34bc38 <__Stack_Size+0x34b838>
    6af4:	d1010000 	mrsle	r0, (UNDEF: 1)
    6af8:	0008af02 	andeq	sl, r8, r2, lsl #30
    6afc:	00510100 	subseq	r0, r1, r0, lsl #2
    6b00:	046f0412 	strbteq	r0, [pc], #-1042	; 6b08 <__Stack_Size+0x6708>
    6b04:	0f200000 	svceq	0x00200000
    6b08:	01000030 	tsteq	r0, r0, lsr r0
    6b0c:	000002ee 	andeq	r0, r0, lr, ror #5
    6b10:	00120000 	andseq	r0, r2, r0
    6b14:	9c010000 	stcls	0, cr0, [r1], {-0}
    6b18:	000008da 	ldrdeq	r0, [r0], -sl
    6b1c:	002b7914 	eoreq	r7, fp, r4, lsl r9
    6b20:	02ee0100 	rsceq	r0, lr, #0, 2
    6b24:	000006e8 	andeq	r0, r0, r8, ror #13
    6b28:	20005001 	andcs	r5, r0, r1
    6b2c:	0000291a 	andeq	r2, r0, sl, lsl r9
    6b30:	00030001 	andeq	r0, r3, r1
    6b34:	14000000 	strne	r0, [r0], #-0
    6b38:	01000000 	mrseq	r0, (UNDEF: 0)
    6b3c:	0008ff9c 	muleq	r8, ip, pc	; <UNPREDICTABLE>
    6b40:	2d911400 	cfldrscs	mvf1, [r1]
    6b44:	00010000 	andeq	r0, r1, r0
    6b48:	00074b03 	andeq	r4, r7, r3, lsl #22
    6b4c:	00500100 	subseq	r0, r0, r0, lsl #2
    6b50:	0027be20 	eoreq	fp, r7, r0, lsr #28
    6b54:	03150100 	tsteq	r5, #0, 2
    6b58:	00000000 	andeq	r0, r0, r0
    6b5c:	00000010 	andeq	r0, r0, r0, lsl r0
    6b60:	09249c01 	stmdbeq	r4!, {r0, sl, fp, ip, pc}
    6b64:	f8140000 			; <UNDEFINED> instruction: 0xf8140000
    6b68:	0100002c 	tsteq	r0, ip, lsr #32
    6b6c:	09240315 	stmdbeq	r4!, {r0, r2, r4, r8, r9}
    6b70:	50010000 	andpl	r0, r1, r0
    6b74:	07041200 	streq	r1, [r4, -r0, lsl #4]
    6b78:	20000004 	andcs	r0, r0, r4
    6b7c:	0000308a 	andeq	r3, r0, sl, lsl #1
    6b80:	00032701 	andeq	r2, r3, r1, lsl #14
    6b84:	12000000 	andne	r0, r0, #0
    6b88:	01000000 	mrseq	r0, (UNDEF: 0)
    6b8c:	00094f9c 	muleq	r9, ip, pc	; <UNPREDICTABLE>
    6b90:	2b0d1400 	blcs	34bb98 <__Stack_Size+0x34b798>
    6b94:	27010000 	strcs	r0, [r1, -r0]
    6b98:	0008af03 	andeq	sl, r8, r3, lsl #30
    6b9c:	00500100 	subseq	r0, r0, r0, lsl #2
    6ba0:	00050a20 	andeq	r0, r5, r0, lsr #20
    6ba4:	033c0100 	teqeq	ip, #0, 2
    6ba8:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
    6bac:	00000018 	andeq	r0, r0, r8, lsl r0
    6bb0:	09829c01 	stmibeq	r2, {r0, sl, fp, ip, pc}
    6bb4:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6bb8:	01000029 	tsteq	r0, r9, lsr #32
    6bbc:	04ac033c 	strteq	r0, [ip], #828	; 0x33c
    6bc0:	50010000 	andpl	r0, r1, r0
    6bc4:	001a7c14 	andseq	r7, sl, r4, lsl ip
    6bc8:	033c0100 	teqeq	ip, #0, 2
    6bcc:	000000cf 	andeq	r0, r0, pc, asr #1
    6bd0:	20005101 	andcs	r5, r0, r1, lsl #2
    6bd4:	00002f59 	andeq	r2, r0, r9, asr pc
    6bd8:	00035701 	andeq	r5, r3, r1, lsl #14
    6bdc:	1c000000 	stcne	0, cr0, [r0], {-0}
    6be0:	01000000 	mrseq	r0, (UNDEF: 0)
    6be4:	0009b59c 	muleq	r9, ip, r5
    6be8:	29c91400 	stmibcs	r9, {sl, ip}^
    6bec:	57010000 	strpl	r0, [r1, -r0]
    6bf0:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6bf4:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6bf8:	00001a7c 	andeq	r1, r0, ip, ror sl
    6bfc:	cf035701 	svcgt	0x00035701
    6c00:	01000000 	mrseq	r0, (UNDEF: 0)
    6c04:	b9200051 	stmdblt	r0!, {r0, r4, r6}
    6c08:	01000008 	tsteq	r0, r8
    6c0c:	1758037d 			; <UNDEFINED> instruction: 0x1758037d
    6c10:	00120800 	andseq	r0, r2, r0, lsl #16
    6c14:	9c010000 	stcls	0, cr0, [r1], {-0}
    6c18:	000009f8 	strdeq	r0, [r0], -r8
    6c1c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6c20:	037d0100 	cmneq	sp, #0, 2
    6c24:	000004ac 	andeq	r0, r0, ip, lsr #9
    6c28:	fc155001 	ldc2	0, cr5, [r5], {1}
    6c2c:	01000030 	tsteq	r0, r0, lsr r0
    6c30:	004c037d 	subeq	r0, ip, sp, ror r3
    6c34:	2bf00000 	blcs	ffc06c3c <SCS_BASE+0x1fbf8c3c>
    6c38:	7c140000 	ldcvc	0, cr0, [r4], {-0}
    6c3c:	0100001a 	tsteq	r0, sl, lsl r0
    6c40:	00cf037d 	sbceq	r0, pc, sp, ror r3	; <UNPREDICTABLE>
    6c44:	52010000 	andpl	r0, r1, #0
    6c48:	2c542000 	mracs	r2, r4, acc0
    6c4c:	a0010000 	andge	r0, r1, r0
    6c50:	00000003 	andeq	r0, r0, r3
    6c54:	00000400 	andeq	r0, r0, r0, lsl #8
    6c58:	2b9c0100 	blcs	fe707060 <SCS_BASE+0x1e6f9060>
    6c5c:	1400000a 	strne	r0, [r0], #-10
    6c60:	000029c9 	andeq	r2, r0, r9, asr #19
    6c64:	ac03a001 	stcge	0, cr10, [r3], {1}
    6c68:	01000004 	tsteq	r0, r4
    6c6c:	2e2d1450 	mcrcs	4, 1, r1, cr13, cr0, {2}
    6c70:	a0010000 	andge	r0, r1, r0
    6c74:	00004c03 	andeq	r4, r0, r3, lsl #24
    6c78:	00510100 	subseq	r0, r1, r0, lsl #2
    6c7c:	002aea20 	eoreq	lr, sl, r0, lsr #20
    6c80:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6c84:	00000000 	andeq	r0, r0, r0
    6c88:	00000008 	andeq	r0, r0, r8
    6c8c:	0a6e9c01 	beq	1badc98 <__Stack_Size+0x1bad898>
    6c90:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6c94:	01000029 	tsteq	r0, r9, lsr #32
    6c98:	04ac03bf 	strteq	r0, [ip], #959	; 0x3bf
    6c9c:	50010000 	andpl	r0, r1, r0
    6ca0:	002c1f14 	eoreq	r1, ip, r4, lsl pc
    6ca4:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6ca8:	0000004c 	andeq	r0, r0, ip, asr #32
    6cac:	8f155101 	svchi	0x00155101
    6cb0:	0100002a 	tsteq	r0, sl, lsr #32
    6cb4:	004c03bf 	strheq	r0, [ip], #-63	; 0xffffffc1
    6cb8:	2c2a0000 	stccs	0, cr0, [sl], #-0
    6cbc:	20000000 	andcs	r0, r0, r0
    6cc0:	00003004 	andeq	r3, r0, r4
    6cc4:	0003dc01 	andeq	sp, r3, r1, lsl #24
    6cc8:	12000000 	andne	r0, r0, #0
    6ccc:	01000000 	mrseq	r0, (UNDEF: 0)
    6cd0:	000ab19c 	muleq	sl, ip, r1
    6cd4:	29c91400 	stmibcs	r9, {sl, ip}^
    6cd8:	dc010000 	stcle	0, cr0, [r1], {-0}
    6cdc:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6ce0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6ce4:	0000312f 	andeq	r3, r0, pc, lsr #2
    6ce8:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    6cec:	4b000000 	blmi	6cf4 <__Stack_Size+0x68f4>
    6cf0:	1400002c 	strne	r0, [r0], #-44	; 0x2c
    6cf4:	00001a7c 	andeq	r1, r0, ip, ror sl
    6cf8:	cf03dc01 	svcgt	0x0003dc01
    6cfc:	01000000 	mrseq	r0, (UNDEF: 0)
    6d00:	92200052 	eorls	r0, r0, #82	; 0x52
    6d04:	0100002e 	tsteq	r0, lr, lsr #32
    6d08:	000003f8 	strdeq	r0, [r0], -r8
    6d0c:	000e0000 	andeq	r0, lr, r0
    6d10:	9c010000 	stcls	0, cr0, [r1], {-0}
    6d14:	00000ad6 	ldrdeq	r0, [r0], -r6
    6d18:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6d1c:	03f80100 	mvnseq	r0, #0, 2
    6d20:	000004ac 	andeq	r0, r0, ip, lsr #9
    6d24:	20005001 	andcs	r5, r0, r1
    6d28:	00002ace 	andeq	r2, r0, lr, asr #21
    6d2c:	00040e01 	andeq	r0, r4, r1, lsl #28
    6d30:	1a000000 	bne	6d38 <__Stack_Size+0x6938>
    6d34:	01000000 	mrseq	r0, (UNDEF: 0)
    6d38:	000b3f9c 	muleq	fp, ip, pc	; <UNPREDICTABLE>
    6d3c:	29c91400 	stmibcs	r9, {sl, ip}^
    6d40:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6d44:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6d48:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6d4c:	000028b1 			; <UNDEFINED> instruction: 0x000028b1
    6d50:	4c040e01 	stcmi	14, cr0, [r4], {1}
    6d54:	85000000 	strhi	r0, [r0, #-0]
    6d58:	2100002c 	tstcs	r0, ip, lsr #32
    6d5c:	0000047a 	andeq	r0, r0, sl, ror r4
    6d60:	00000000 	andeq	r0, r0, r0
    6d64:	0000000e 	andeq	r0, r0, lr
    6d68:	22041501 	andcs	r1, r4, #4194304	; 0x400000
    6d6c:	00000493 	muleq	r0, r3, r4
    6d70:	00002c85 	andeq	r2, r0, r5, lsl #25
    6d74:	00048723 	andeq	r8, r4, r3, lsr #14
    6d78:	24500100 	ldrbcs	r0, [r0], #-256	; 0x100
    6d7c:	00000000 	andeq	r0, r0, r0
    6d80:	0000000e 	andeq	r0, r0, lr
    6d84:	00049f25 	andeq	r9, r4, r5, lsr #30
    6d88:	002ca600 	eoreq	sl, ip, r0, lsl #12
    6d8c:	00000000 	andeq	r0, r0, r0
    6d90:	002f9e20 	eoreq	r9, pc, r0, lsr #28
    6d94:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    6d98:	00000000 	andeq	r0, r0, r0
    6d9c:	00000034 	andeq	r0, r0, r4, lsr r0
    6da0:	0bee9c01 	bleq	ffbaddac <SCS_BASE+0x1fb9fdac>
    6da4:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    6da8:	01000029 	tsteq	r0, r9, lsr #32
    6dac:	04ac042d 	strteq	r0, [ip], #1069	; 0x42d
    6db0:	2cdb0000 	ldclcs	0, cr0, [fp], {0}
    6db4:	b8150000 	ldmdalt	r5, {}	; <UNPREDICTABLE>
    6db8:	0100002c 	tsteq	r0, ip, lsr #32
    6dbc:	004c042d 	subeq	r0, ip, sp, lsr #8
    6dc0:	2d0f0000 	stccs	0, cr0, [pc, #-0]	; 6dc8 <__Stack_Size+0x69c8>
    6dc4:	4a150000 	bmi	546dcc <__Stack_Size+0x5469cc>
    6dc8:	0100002f 	tsteq	r0, pc, lsr #32
    6dcc:	004c042e 	subeq	r0, ip, lr, lsr #8
    6dd0:	2d300000 	ldccs	0, cr0, [r0, #-0]
    6dd4:	26150000 	ldrcs	r0, [r5], -r0
    6dd8:	01000031 	tsteq	r0, r1, lsr r0
    6ddc:	004c042e 	subeq	r0, ip, lr, lsr #8
    6de0:	2d510000 	ldclcs	0, cr0, [r1, #-0]
    6de4:	7a260000 	bvc	986dec <__Stack_Size+0x9869ec>
    6de8:	00000004 	andeq	r0, r0, r4
    6dec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6df0:	01000000 	mrseq	r0, (UNDEF: 0)
    6df4:	0bcb0441 	bleq	ff2c7f00 <SCS_BASE+0x1f2b9f00>
    6df8:	93230000 	teqls	r3, #0
    6dfc:	01000004 	tsteq	r0, r4
    6e00:	04872355 	streq	r2, [r7], #853	; 0x355
    6e04:	54010000 	strpl	r0, [r1], #-0
    6e08:	00000024 	andeq	r0, r0, r4, lsr #32
    6e0c:	00000e00 	andeq	r0, r0, r0, lsl #28
    6e10:	049f2500 	ldreq	r2, [pc], #1280	; 6e18 <__Stack_Size+0x6a18>
    6e14:	2d8b0000 	stccs	0, cr0, [fp]
    6e18:	00000000 	andeq	r0, r0, r0
    6e1c:	0000001a 	andeq	r0, r0, sl, lsl r0
    6e20:	00052700 	andeq	r2, r5, r0, lsl #14
    6e24:	000be400 	andeq	lr, fp, r0, lsl #8
    6e28:	52011b00 	andpl	r1, r1, #0, 22
    6e2c:	011b3101 	tsteq	fp, r1, lsl #2
    6e30:	00740250 	rsbseq	r0, r4, r0, asr r2
    6e34:	00002700 	andeq	r2, r0, r0, lsl #14
    6e38:	04b20000 	ldrteq	r0, [r2], #0
    6e3c:	20000000 	andcs	r0, r0, r0
    6e40:	00002dfe 	strdeq	r2, [r0], -lr
    6e44:	0004b101 	andeq	fp, r4, r1, lsl #2
    6e48:	14000000 	strne	r0, [r0], #-0
    6e4c:	01000000 	mrseq	r0, (UNDEF: 0)
    6e50:	000c519c 	muleq	ip, ip, r1
    6e54:	29c91400 	stmibcs	r9, {sl, ip}^
    6e58:	b1010000 	mrslt	r0, (UNDEF: 1)
    6e5c:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6e60:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6e64:	000028c8 	andeq	r2, r0, r8, asr #17
    6e68:	4c04b101 	stfmid	f3, [r4], {1}
    6e6c:	b5000000 	strlt	r0, [r0, #-0]
    6e70:	1400002d 	strne	r0, [r0], #-45	; 0x2d
    6e74:	000030c3 	andeq	r3, r0, r3, asr #1
    6e78:	4c04b101 	stfmid	f3, [r4], {1}
    6e7c:	01000000 	mrseq	r0, (UNDEF: 0)
    6e80:	2da21552 	cfstr32cs	mvfx1, [r2, #328]!	; 0x148
    6e84:	b2010000 	andlt	r0, r1, #0
    6e88:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e8c:	002dd600 	eoreq	sp, sp, r0, lsl #12
    6e90:	29af1600 	stmibcs	pc!, {r9, sl, ip}	; <UNPREDICTABLE>
    6e94:	b4010000 	strlt	r0, [r1], #-0
    6e98:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e9c:	002df700 	eoreq	pc, sp, r0, lsl #14
    6ea0:	ea200000 	b	806ea8 <__Stack_Size+0x806aa8>
    6ea4:	0100002e 	tsteq	r0, lr, lsr #32
    6ea8:	0000045b 	andeq	r0, r0, fp, asr r4
    6eac:	001a0000 	andseq	r0, sl, r0
    6eb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    6eb4:	00000cc8 	andeq	r0, r0, r8, asr #25
    6eb8:	0029c915 	eoreq	ip, r9, r5, lsl r9
    6ebc:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6ec0:	000004ac 	andeq	r0, r0, ip, lsr #9
    6ec4:	00002e26 	andeq	r2, r0, r6, lsr #28
    6ec8:	0028c815 	eoreq	ip, r8, r5, lsl r8
    6ecc:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6ed0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ed4:	00002e44 	andeq	r2, r0, r4, asr #28
    6ed8:	0030c315 	eorseq	ip, r0, r5, lsl r3
    6edc:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6ee0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ee4:	00002e65 	andeq	r2, r0, r5, ror #28
    6ee8:	002da215 	eoreq	sl, sp, r5, lsl r2
    6eec:	045c0100 	ldrbeq	r0, [ip], #-256	; 0x100
    6ef0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ef4:	00002e86 	andeq	r2, r0, r6, lsl #29
    6ef8:	0029af16 	eoreq	sl, r9, r6, lsl pc
    6efc:	045e0100 	ldrbeq	r0, [lr], #-256	; 0x100
    6f00:	0000004c 	andeq	r0, r0, ip, asr #32
    6f04:	00002ea7 	andeq	r2, r0, r7, lsr #29
    6f08:	00000028 	andeq	r0, r0, r8, lsr #32
    6f0c:	000bee00 	andeq	lr, fp, r0, lsl #28
    6f10:	50011b00 	andpl	r1, r1, r0, lsl #22
    6f14:	00007402 	andeq	r7, r0, r2, lsl #8
    6f18:	2a322000 	bcs	c8ef20 <__Stack_Size+0xc8eb20>
    6f1c:	8d010000 	stchi	0, cr0, [r1, #-0]
    6f20:	00000004 	andeq	r0, r0, r4
    6f24:	00001400 	andeq	r1, r0, r0, lsl #8
    6f28:	2f9c0100 	svccs	0x009c0100
    6f2c:	1500000d 	strne	r0, [r0, #-13]
    6f30:	000029c9 	andeq	r2, r0, r9, asr #19
    6f34:	ac048d01 	stcge	13, cr8, [r4], {1}
    6f38:	e4000004 	str	r0, [r0], #-4
    6f3c:	1500002e 	strne	r0, [r0, #-46]	; 0x2e
    6f40:	000028c8 	andeq	r2, r0, r8, asr #17
    6f44:	4c048d01 	stcmi	13, cr8, [r4], {1}
    6f48:	02000000 	andeq	r0, r0, #0
    6f4c:	1500002f 	strne	r0, [r0, #-47]	; 0x2f
    6f50:	000030c3 	andeq	r3, r0, r3, asr #1
    6f54:	4c048e01 	stcmi	14, cr8, [r4], {1}
    6f58:	23000000 	movwcs	r0, #0
    6f5c:	1500002f 	strne	r0, [r0, #-47]	; 0x2f
    6f60:	00002da2 	andeq	r2, r0, r2, lsr #27
    6f64:	4c048e01 	stcmi	14, cr8, [r4], {1}
    6f68:	44000000 	strmi	r0, [r0], #-0
    6f6c:	2800002f 	stmdacs	r0, {r0, r1, r2, r3, r5}
    6f70:	00000000 	andeq	r0, r0, r0
    6f74:	00000bee 	andeq	r0, r0, lr, ror #23
    6f78:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    6f7c:	00000074 	andeq	r0, r0, r4, ror r0
    6f80:	000c8620 	andeq	r8, ip, r0, lsr #12
    6f84:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6f88:	0800176a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, ip}
    6f8c:	00000006 	andeq	r0, r0, r6
    6f90:	0d709c01 	ldcleq	12, cr9, [r0, #-4]!
    6f94:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6f98:	01000029 	tsteq	r0, r9, lsr #32
    6f9c:	04ac04d6 	strteq	r0, [ip], #1238	; 0x4d6
    6fa0:	50010000 	andpl	r0, r1, r0
    6fa4:	002eb414 	eoreq	fp, lr, r4, lsl r4
    6fa8:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6fac:	0000004c 	andeq	r0, r0, ip, asr #32
    6fb0:	f1145101 			; <UNDEFINED> instruction: 0xf1145101
    6fb4:	0100002b 	tsteq	r0, fp, lsr #32
    6fb8:	004c04d6 	ldrdeq	r0, [ip], #-70	; 0xffffffba
    6fbc:	52010000 	andpl	r0, r1, #0
    6fc0:	2d142000 	ldccs	0, cr2, [r4, #-0]
    6fc4:	f2010000 	vhadd.s8	d0, d1, d0
    6fc8:	00000004 	andeq	r0, r0, r4
    6fcc:	00001000 	andeq	r1, r0, r0
    6fd0:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    6fd4:	1400000d 	strne	r0, [r0], #-13
    6fd8:	000029c9 	andeq	r2, r0, r9, asr #19
    6fdc:	ac04f201 	sfmge	f7, 1, [r4], {1}
    6fe0:	01000004 	tsteq	r0, r4
    6fe4:	059f1550 	ldreq	r1, [pc, #1360]	; 753c <__Stack_Size+0x713c>
    6fe8:	f2010000 	vhadd.s8	d0, d1, d0
    6fec:	00004c04 	andeq	r4, r0, r4, lsl #24
    6ff0:	002f6500 	eoreq	r6, pc, r0, lsl #10
    6ff4:	2a1f1600 	bcs	7cc7fc <__Stack_Size+0x7cc3fc>
    6ff8:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    6ffc:	00004c04 	andeq	r4, r0, r4, lsl #24
    7000:	002f8600 	eoreq	r8, pc, r0, lsl #12
    7004:	7a290000 	bvc	a4700c <__Stack_Size+0xa46c0c>
    7008:	00000004 	andeq	r0, r0, r4
    700c:	10000000 	andne	r0, r0, r0
    7010:	01000000 	mrseq	r0, (UNDEF: 0)
    7014:	000de29c 	muleq	sp, ip, r2
    7018:	04872300 	streq	r2, [r7], #768	; 0x300
    701c:	50010000 	andpl	r0, r1, r0
    7020:	00049322 	andeq	r9, r4, r2, lsr #6
    7024:	002fbb00 	eoreq	fp, pc, r0, lsl #22
    7028:	049f2500 	ldreq	r2, [pc], #1280	; 7030 <__Stack_Size+0x6c30>
    702c:	2fdc0000 	svccs	0x00dc0000
    7030:	20000000 	andcs	r0, r0, r0
    7034:	00002c7a 	andeq	r2, r0, sl, ror ip
    7038:	00054501 	andeq	r4, r5, r1, lsl #10
    703c:	3c000000 	stccc	0, cr0, [r0], {-0}
    7040:	01000000 	mrseq	r0, (UNDEF: 0)
    7044:	000e679c 	muleq	lr, ip, r7
    7048:	29c91400 	stmibcs	r9, {sl, ip}^
    704c:	45010000 	strmi	r0, [r1, #-0]
    7050:	0004ac05 	andeq	sl, r4, r5, lsl #24
    7054:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7058:	00002bc5 	andeq	r2, r0, r5, asr #23
    705c:	4c054501 	cfstr32mi	mvfx4, [r5], {1}
    7060:	11000000 	mrsne	r0, (UNDEF: 0)
    7064:	15000030 	strne	r0, [r0, #-48]	; 0x30
    7068:	0000297f 	andeq	r2, r0, pc, ror r9
    706c:	4c054601 	stcmi	6, cr4, [r5], {1}
    7070:	32000000 	andcc	r0, r0, #0
    7074:	15000030 	strne	r0, [r0, #-48]	; 0x30
    7078:	000029df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    707c:	4c054601 	stcmi	6, cr4, [r5], {1}
    7080:	53000000 	movwpl	r0, #0
    7084:	16000030 			; <UNDEFINED> instruction: 0x16000030
    7088:	000029af 	andeq	r2, r0, pc, lsr #19
    708c:	4c054801 	stcmi	8, cr4, [r5], {1}
    7090:	74000000 	strvc	r0, [r0], #-0
    7094:	16000030 			; <UNDEFINED> instruction: 0x16000030
    7098:	00002e3d 	andeq	r2, r0, sp, lsr lr
    709c:	4c054901 	stcmi	9, cr4, [r5], {1}
    70a0:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    70a4:	16000030 			; <UNDEFINED> instruction: 0x16000030
    70a8:	00002b20 	andeq	r2, r0, r0, lsr #22
    70ac:	4c054a01 	stcmi	10, cr4, [r5], {1}
    70b0:	d3000000 	movwle	r0, #0
    70b4:	00000030 	andeq	r0, r0, r0, lsr r0
    70b8:	00302620 	eorseq	r2, r0, r0, lsr #12
    70bc:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 6fc4 <__Stack_Size+0x6bc4>
    70c0:	00000000 	andeq	r0, r0, r0
    70c4:	00000010 	andeq	r0, r0, r0, lsl r0
    70c8:	0eac9c01 	cdpeq	12, 10, cr9, cr12, cr1, {0}
    70cc:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    70d0:	01000029 	tsteq	r0, r9, lsr #32
    70d4:	04ac057f 	strteq	r0, [ip], #1407	; 0x57f
    70d8:	50010000 	andpl	r0, r1, r0
    70dc:	0029ce15 	eoreq	ip, r9, r5, lsl lr
    70e0:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 6fe8 <__Stack_Size+0x6be8>
    70e4:	0000004c 	andeq	r0, r0, ip, asr #32
    70e8:	000030fd 	strdeq	r3, [r0], -sp
    70ec:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    70f0:	05810100 	streq	r0, [r1, #256]	; 0x100
    70f4:	0000004c 	andeq	r0, r0, ip, asr #32
    70f8:	0000311e 	andeq	r3, r0, lr, lsl r1
    70fc:	29062000 	stmdbcs	r6, {sp}
    7100:	a1010000 	mrsge	r0, (UNDEF: 1)
    7104:	00000005 	andeq	r0, r0, r5
    7108:	00001400 	andeq	r1, r0, r0, lsl #8
    710c:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    7110:	1400000e 	strne	r0, [r0], #-14
    7114:	000029c9 	andeq	r2, r0, r9, asr #19
    7118:	ac05a101 	stfged	f2, [r5], {1}
    711c:	01000004 	tsteq	r0, r4
    7120:	29ce1550 	stmibcs	lr, {r4, r6, r8, sl, ip}^
    7124:	a1010000 	mrsge	r0, (UNDEF: 1)
    7128:	00004c05 	andeq	r4, r0, r5, lsl #24
    712c:	00315300 	eorseq	r5, r1, r0, lsl #6
    7130:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7134:	a3010000 	movwge	r0, #4096	; 0x1000
    7138:	00004c05 	andeq	r4, r0, r5, lsl #24
    713c:	00317400 	eorseq	r7, r1, r0, lsl #8
    7140:	03200000 	teqeq	r0, #0
    7144:	01000031 	tsteq	r0, r1, lsr r0
    7148:	000005c3 	andeq	r0, r0, r3, asr #11
    714c:	00100000 	andseq	r0, r0, r0
    7150:	9c010000 	stcls	0, cr0, [r1], {-0}
    7154:	00000f36 	andeq	r0, r0, r6, lsr pc
    7158:	0029c914 	eoreq	ip, r9, r4, lsl r9
    715c:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    7160:	000004ac 	andeq	r0, r0, ip, lsr #9
    7164:	ce155001 	cdpgt	0, 1, cr5, cr5, cr1, {0}
    7168:	01000029 	tsteq	r0, r9, lsr #32
    716c:	004c05c3 	subeq	r0, ip, r3, asr #11
    7170:	31a90000 			; <UNDEFINED> instruction: 0x31a90000
    7174:	46160000 	ldrmi	r0, [r6], -r0
    7178:	0100002e 	tsteq	r0, lr, lsr #32
    717c:	004c05c5 	subeq	r0, ip, r5, asr #11
    7180:	31ca0000 	biccc	r0, sl, r0
    7184:	20000000 	andcs	r0, r0, r0
    7188:	00002d56 	andeq	r2, r0, r6, asr sp
    718c:	0005e501 	andeq	lr, r5, r1, lsl #10
    7190:	14000000 	strne	r0, [r0], #-0
    7194:	01000000 	mrseq	r0, (UNDEF: 0)
    7198:	000f7b9c 	muleq	pc, ip, fp	; <UNPREDICTABLE>
    719c:	29c91400 	stmibcs	r9, {sl, ip}^
    71a0:	e5010000 	str	r0, [r1, #-0]
    71a4:	0004ac05 	andeq	sl, r4, r5, lsl #24
    71a8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    71ac:	000029ce 	andeq	r2, r0, lr, asr #19
    71b0:	4c05e501 	cfstr32mi	mvfx14, [r5], {1}
    71b4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    71b8:	16000031 			; <UNDEFINED> instruction: 0x16000031
    71bc:	00002e46 	andeq	r2, r0, r6, asr #28
    71c0:	4c05e701 	stcmi	7, cr14, [r5], {1}
    71c4:	20000000 	andcs	r0, r0, r0
    71c8:	00000032 	andeq	r0, r0, r2, lsr r0
    71cc:	002af820 	eoreq	pc, sl, r0, lsr #16
    71d0:	06020100 	streq	r0, [r2], -r0, lsl #2
    71d4:	00000000 	andeq	r0, r0, r0
    71d8:	00000018 	andeq	r0, r0, r8, lsl r0
    71dc:	0fae9c01 	svceq	0x00ae9c01
    71e0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    71e4:	01000029 	tsteq	r0, r9, lsr #32
    71e8:	04ac0602 	strteq	r0, [ip], #1538	; 0x602
    71ec:	50010000 	andpl	r0, r1, r0
    71f0:	001a7c14 	andseq	r7, sl, r4, lsl ip
    71f4:	06020100 	streq	r0, [r2], -r0, lsl #2
    71f8:	000000cf 	andeq	r0, r0, pc, asr #1
    71fc:	20005101 	andcs	r5, r0, r1, lsl #2
    7200:	00002e5b 	andeq	r2, r0, fp, asr lr
    7204:	00061d01 	andeq	r1, r6, r1, lsl #26
    7208:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    720c:	01000000 	mrseq	r0, (UNDEF: 0)
    7210:	000fe19c 	muleq	pc, ip, r1	; <UNPREDICTABLE>
    7214:	29c91400 	stmibcs	r9, {sl, ip}^
    7218:	1d010000 	stcne	0, cr0, [r1, #-0]
    721c:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7220:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7224:	00001a7c 	andeq	r1, r0, ip, ror sl
    7228:	cf061d01 	svcgt	0x00061d01
    722c:	01000000 	mrseq	r0, (UNDEF: 0)
    7230:	43200051 	teqmi	r0, #81	; 0x51
    7234:	01000029 	tsteq	r0, r9, lsr #32
    7238:	00000639 	andeq	r0, r0, r9, lsr r6
    723c:	00180000 	andseq	r0, r8, r0
    7240:	9c010000 	stcls	0, cr0, [r1], {-0}
    7244:	00001014 	andeq	r1, r0, r4, lsl r0
    7248:	0029c914 	eoreq	ip, r9, r4, lsl r9
    724c:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    7250:	000004ac 	andeq	r0, r0, ip, lsr #9
    7254:	7c145001 	ldcvc	0, cr5, [r4], {1}
    7258:	0100001a 	tsteq	r0, sl, lsl r0
    725c:	00cf0639 	sbceq	r0, pc, r9, lsr r6	; <UNPREDICTABLE>
    7260:	51010000 	mrspl	r0, (UNDEF: 1)
    7264:	2e692000 	cdpcs	0, 6, cr2, cr9, cr0, {0}
    7268:	55010000 	strpl	r0, [r1, #-0]
    726c:	00000006 	andeq	r0, r0, r6
    7270:	00001800 	andeq	r1, r0, r0, lsl #16
    7274:	479c0100 	ldrmi	r0, [ip, r0, lsl #2]
    7278:	14000010 	strne	r0, [r0], #-16
    727c:	000029c9 	andeq	r2, r0, r9, asr #19
    7280:	ac065501 	cfstr32ge	mvfx5, [r6], {1}
    7284:	01000004 	tsteq	r0, r4
    7288:	1a7c1450 	bne	1f0c3d0 <__Stack_Size+0x1f0bfd0>
    728c:	55010000 	strpl	r0, [r1, #-0]
    7290:	0000cf06 	andeq	ip, r0, r6, lsl #30
    7294:	00510100 	subseq	r0, r1, r0, lsl #2
    7298:	00296a20 	eoreq	r6, r9, r0, lsr #20
    729c:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    72a0:	00000000 	andeq	r0, r0, r0
    72a4:	00000010 	andeq	r0, r0, r0, lsl r0
    72a8:	108c9c01 	addne	r9, ip, r1, lsl #24
    72ac:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    72b0:	01000029 	tsteq	r0, r9, lsr #32
    72b4:	04ac0674 	strteq	r0, [ip], #1652	; 0x674
    72b8:	50010000 	andpl	r0, r1, r0
    72bc:	00282b15 	eoreq	r2, r8, r5, lsl fp
    72c0:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    72c4:	0000004c 	andeq	r0, r0, ip, asr #32
    72c8:	00003255 	andeq	r3, r0, r5, asr r2
    72cc:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    72d0:	06760100 	ldrbteq	r0, [r6], -r0, lsl #2
    72d4:	0000004c 	andeq	r0, r0, ip, asr #32
    72d8:	00003276 	andeq	r3, r0, r6, ror r2
    72dc:	28f12000 	ldmcs	r1!, {sp}^
    72e0:	95010000 	strls	r0, [r1, #-0]
    72e4:	00000006 	andeq	r0, r0, r6
    72e8:	00001400 	andeq	r1, r0, r0, lsl #8
    72ec:	d19c0100 	orrsle	r0, ip, r0, lsl #2
    72f0:	14000010 	strne	r0, [r0], #-16
    72f4:	000029c9 	andeq	r2, r0, r9, asr #19
    72f8:	ac069501 	cfstr32ge	mvfx9, [r6], {1}
    72fc:	01000004 	tsteq	r0, r4
    7300:	282b1550 	stmdacs	fp!, {r4, r6, r8, sl, ip}
    7304:	95010000 	strls	r0, [r1, #-0]
    7308:	00004c06 	andeq	r4, r0, r6, lsl #24
    730c:	0032ab00 	eorseq	sl, r2, r0, lsl #22
    7310:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7314:	97010000 	strls	r0, [r1, -r0]
    7318:	00004c06 	andeq	r4, r0, r6, lsl #24
    731c:	0032cc00 	eorseq	ip, r2, r0, lsl #24
    7320:	5a200000 	bpl	807328 <__Stack_Size+0x806f28>
    7324:	01000028 	tsteq	r0, r8, lsr #32
    7328:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    732c:	00100000 	andseq	r0, r0, r0
    7330:	9c010000 	stcls	0, cr0, [r1], {-0}
    7334:	00001116 	andeq	r1, r0, r6, lsl r1
    7338:	0029c914 	eoreq	ip, r9, r4, lsl r9
    733c:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    7340:	000004ac 	andeq	r0, r0, ip, lsr #9
    7344:	2b155001 	blcs	55b350 <__Stack_Size+0x55af50>
    7348:	01000028 	tsteq	r0, r8, lsr #32
    734c:	004c06b6 	strheq	r0, [ip], #-102	; 0xffffff9a
    7350:	33010000 	movwcc	r0, #4096	; 0x1000
    7354:	46160000 	ldrmi	r0, [r6], -r0
    7358:	0100002e 	tsteq	r0, lr, lsr #32
    735c:	004c06b8 	strheq	r0, [ip], #-104	; 0xffffff98
    7360:	33220000 	teqcc	r2, #0
    7364:	20000000 	andcs	r0, r0, r0
    7368:	000027cf 	andeq	r2, r0, pc, asr #15
    736c:	0006d701 	andeq	sp, r6, r1, lsl #14
    7370:	14000000 	strne	r0, [r0], #-0
    7374:	01000000 	mrseq	r0, (UNDEF: 0)
    7378:	00115b9c 	mulseq	r1, ip, fp
    737c:	29c91400 	stmibcs	r9, {sl, ip}^
    7380:	d7010000 	strle	r0, [r1, -r0]
    7384:	0004ac06 	andeq	sl, r4, r6, lsl #24
    7388:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    738c:	0000282b 	andeq	r2, r0, fp, lsr #16
    7390:	4c06d701 	stcmi	7, cr13, [r6], {1}
    7394:	57000000 	strpl	r0, [r0, -r0]
    7398:	16000033 			; <UNDEFINED> instruction: 0x16000033
    739c:	00002e46 	andeq	r2, r0, r6, asr #28
    73a0:	4c06d901 	stcmi	9, cr13, [r6], {1}
    73a4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    73a8:	00000033 	andeq	r0, r0, r3, lsr r0
    73ac:	002ddb20 	eoreq	sp, sp, r0, lsr #22
    73b0:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    73b4:	00000000 	andeq	r0, r0, r0
    73b8:	00000010 	andeq	r0, r0, r0, lsl r0
    73bc:	11a09c01 	lslne	r9, r1, #24
    73c0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    73c4:	01000029 	tsteq	r0, r9, lsr #32
    73c8:	04ac06f7 	strteq	r0, [ip], #1783	; 0x6f7
    73cc:	50010000 	andpl	r0, r1, r0
    73d0:	00288c15 	eoreq	r8, r8, r5, lsl ip
    73d4:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    73d8:	0000004c 	andeq	r0, r0, ip, asr #32
    73dc:	000033ad 	andeq	r3, r0, sp, lsr #7
    73e0:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    73e4:	06f90100 	ldrbteq	r0, [r9], r0, lsl #2
    73e8:	0000004c 	andeq	r0, r0, ip, asr #32
    73ec:	000033ce 	andeq	r3, r0, lr, asr #7
    73f0:	2b3d2000 	blcs	f4f3f8 <__Stack_Size+0xf4eff8>
    73f4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    73f8:	00000007 	andeq	r0, r0, r7
    73fc:	00001400 	andeq	r1, r0, r0, lsl #8
    7400:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    7404:	14000011 	strne	r0, [r0], #-17
    7408:	000029c9 	andeq	r2, r0, r9, asr #19
    740c:	ac071801 	stcge	8, cr1, [r7], {1}
    7410:	01000004 	tsteq	r0, r4
    7414:	288c1550 	stmcs	ip, {r4, r6, r8, sl, ip}
    7418:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    741c:	00004c07 	andeq	r4, r0, r7, lsl #24
    7420:	00340300 	eorseq	r0, r4, r0, lsl #6
    7424:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7428:	1a010000 	bne	47430 <__Stack_Size+0x47030>
    742c:	00004c07 	andeq	r4, r0, r7, lsl #24
    7430:	00342400 	eorseq	r2, r4, r0, lsl #8
    7434:	b7200000 	strlt	r0, [r0, -r0]!
    7438:	01000029 	tsteq	r0, r9, lsr #32
    743c:	00000739 	andeq	r0, r0, r9, lsr r7
    7440:	00100000 	andseq	r0, r0, r0
    7444:	9c010000 	stcls	0, cr0, [r1], {-0}
    7448:	0000122a 	andeq	r1, r0, sl, lsr #4
    744c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7450:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    7454:	000004ac 	andeq	r0, r0, ip, lsr #9
    7458:	8c155001 	ldchi	0, cr5, [r5], {1}
    745c:	01000028 	tsteq	r0, r8, lsr #32
    7460:	004c0739 	subeq	r0, ip, r9, lsr r7
    7464:	34590000 	ldrbcc	r0, [r9], #-0
    7468:	46160000 	ldrmi	r0, [r6], -r0
    746c:	0100002e 	tsteq	r0, lr, lsr #32
    7470:	004c073b 	subeq	r0, ip, fp, lsr r7
    7474:	347a0000 	ldrbtcc	r0, [sl], #-0
    7478:	20000000 	andcs	r0, r0, r0
    747c:	000027ac 	andeq	r2, r0, ip, lsr #15
    7480:	00075a01 	andeq	r5, r7, r1, lsl #20
    7484:	14000000 	strne	r0, [r0], #-0
    7488:	01000000 	mrseq	r0, (UNDEF: 0)
    748c:	00126f9c 	mulseq	r2, ip, pc	; <UNPREDICTABLE>
    7490:	29c91400 	stmibcs	r9, {sl, ip}^
    7494:	5a010000 	bpl	4749c <__Stack_Size+0x4709c>
    7498:	0004ac07 	andeq	sl, r4, r7, lsl #24
    749c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    74a0:	0000288c 	andeq	r2, r0, ip, lsl #17
    74a4:	4c075a01 	stcmi	10, cr5, [r7], {1}
    74a8:	af000000 	svcge	0x00000000
    74ac:	16000034 			; <UNDEFINED> instruction: 0x16000034
    74b0:	00002e46 	andeq	r2, r0, r6, asr #28
    74b4:	4c075c01 	stcmi	12, cr5, [r7], {1}
    74b8:	d0000000 	andle	r0, r0, r0
    74bc:	00000034 	andeq	r0, r0, r4, lsr r0
    74c0:	00309d20 	eorseq	r9, r0, r0, lsr #26
    74c4:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    74c8:	00000000 	andeq	r0, r0, r0
    74cc:	00000010 	andeq	r0, r0, r0, lsl r0
    74d0:	12b49c01 	adcsne	r9, r4, #256	; 0x100
    74d4:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    74d8:	01000029 	tsteq	r0, r9, lsr #32
    74dc:	04ac077b 	strteq	r0, [ip], #1915	; 0x77b
    74e0:	50010000 	andpl	r0, r1, r0
    74e4:	002be515 	eoreq	lr, fp, r5, lsl r5
    74e8:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    74ec:	0000004c 	andeq	r0, r0, ip, asr #32
    74f0:	00003505 	andeq	r3, r0, r5, lsl #10
    74f4:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    74f8:	077d0100 	ldrbeq	r0, [sp, -r0, lsl #2]!
    74fc:	0000004c 	andeq	r0, r0, ip, asr #32
    7500:	00003526 	andeq	r3, r0, r6, lsr #10
    7504:	2f8e2000 	svccs	0x008e2000
    7508:	9b010000 	blls	47510 <__Stack_Size+0x47110>
    750c:	00000007 	andeq	r0, r0, r7
    7510:	00001000 	andeq	r1, r0, r0
    7514:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    7518:	14000012 	strne	r0, [r0], #-18
    751c:	000029c9 	andeq	r2, r0, r9, asr #19
    7520:	ac079b01 	stcge	11, cr9, [r7], {1}
    7524:	01000004 	tsteq	r0, r4
    7528:	2be51550 	blcs	ff94ca70 <SCS_BASE+0x1f93ea70>
    752c:	9b010000 	blls	47534 <__Stack_Size+0x47134>
    7530:	00004c07 	andeq	r4, r0, r7, lsl #24
    7534:	00355b00 	eorseq	r5, r5, r0, lsl #22
    7538:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    753c:	9d010000 	stcls	0, cr0, [r1, #-0]
    7540:	00004c07 	andeq	r4, r0, r7, lsl #24
    7544:	00357c00 	eorseq	r7, r5, r0, lsl #24
    7548:	3a200000 	bcc	807550 <__Stack_Size+0x807150>
    754c:	0100002d 	tsteq	r0, sp, lsr #32
    7550:	000007bb 			; <UNDEFINED> instruction: 0x000007bb
    7554:	00100000 	andseq	r0, r0, r0
    7558:	9c010000 	stcls	0, cr0, [r1], {-0}
    755c:	0000133e 	andeq	r1, r0, lr, lsr r3
    7560:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7564:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    7568:	000004ac 	andeq	r0, r0, ip, lsr #9
    756c:	e5155001 	ldr	r5, [r5, #-1]
    7570:	0100002b 	tsteq	r0, fp, lsr #32
    7574:	004c07bb 	strheq	r0, [ip], #-123	; 0xffffff85
    7578:	35a60000 	strcc	r0, [r6, #0]!
    757c:	46160000 	ldrmi	r0, [r6], -r0
    7580:	0100002e 	tsteq	r0, lr, lsr #32
    7584:	004c07bd 	strheq	r0, [ip], #-125	; 0xffffff83
    7588:	35c70000 	strbcc	r0, [r7]
    758c:	20000000 	andcs	r0, r0, r0
    7590:	00002abe 			; <UNDEFINED> instruction: 0x00002abe
    7594:	0007db01 	andeq	sp, r7, r1, lsl #22
    7598:	10000000 	andne	r0, r0, r0
    759c:	01000000 	mrseq	r0, (UNDEF: 0)
    75a0:	0013839c 	mulseq	r3, ip, r3
    75a4:	29c91400 	stmibcs	r9, {sl, ip}^
    75a8:	db010000 	blle	475b0 <__Stack_Size+0x471b0>
    75ac:	0004ac07 	andeq	sl, r4, r7, lsl #24
    75b0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    75b4:	00002be5 	andeq	r2, r0, r5, ror #23
    75b8:	4c07db01 	stcmi	11, cr13, [r7], {1}
    75bc:	fc000000 	stc2	0, cr0, [r0], {-0}
    75c0:	16000035 			; <UNDEFINED> instruction: 0x16000035
    75c4:	00002e46 	andeq	r2, r0, r6, asr #28
    75c8:	4c07dd01 	stcmi	13, cr13, [r7], {1}
    75cc:	1d000000 	stcne	0, cr0, [r0, #-0]
    75d0:	00000036 	andeq	r0, r0, r6, lsr r0
    75d4:	002cd120 	eoreq	sp, ip, r0, lsr #2
    75d8:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    75dc:	00000000 	andeq	r0, r0, r0
    75e0:	00000010 	andeq	r0, r0, r0, lsl r0
    75e4:	13c89c01 	bicne	r9, r8, #256	; 0x100
    75e8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    75ec:	01000029 	tsteq	r0, r9, lsr #32
    75f0:	04ac07fb 	strteq	r0, [ip], #2043	; 0x7fb
    75f4:	50010000 	andpl	r0, r1, r0
    75f8:	00284b15 	eoreq	r4, r8, r5, lsl fp
    75fc:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    7600:	0000004c 	andeq	r0, r0, ip, asr #32
    7604:	00003647 	andeq	r3, r0, r7, asr #12
    7608:	002b2016 	eoreq	r2, fp, r6, lsl r0
    760c:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    7610:	0000004c 	andeq	r0, r0, ip, asr #32
    7614:	00003668 	andeq	r3, r0, r8, ror #12
    7618:	2e0c2000 	cdpcs	0, 0, cr2, cr12, cr0, {0}
    761c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7620:	00000008 	andeq	r0, r0, r8
    7624:	00001000 	andeq	r1, r0, r0
    7628:	0d9c0100 	ldfeqs	f0, [ip]
    762c:	14000014 	strne	r0, [r0], #-20
    7630:	000029c9 	andeq	r2, r0, r9, asr #19
    7634:	ac081801 	stcge	8, cr1, [r8], {1}
    7638:	01000004 	tsteq	r0, r4
    763c:	2ca81550 	cfstr32cs	mvfx1, [r8], #320	; 0x140
    7640:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7644:	00004c08 	andeq	r4, r0, r8, lsl #24
    7648:	00369d00 	eorseq	r9, r6, r0, lsl #26
    764c:	2b201600 	blcs	80ce54 <__Stack_Size+0x80ca54>
    7650:	1a010000 	bne	47658 <__Stack_Size+0x47258>
    7654:	00004c08 	andeq	r4, r0, r8, lsl #24
    7658:	0036be00 	eorseq	fp, r6, r0, lsl #28
    765c:	6e200000 	cdpvs	0, 2, cr0, cr0, cr0, {0}
    7660:	01000031 	tsteq	r0, r1, lsr r0
    7664:	00000836 	andeq	r0, r0, r6, lsr r8
    7668:	00140000 	andseq	r0, r4, r0
    766c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7670:	00001452 	andeq	r1, r0, r2, asr r4
    7674:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7678:	08360100 	ldmdaeq	r6!, {r8}
    767c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7680:	4b155001 	blmi	55b68c <__Stack_Size+0x55b28c>
    7684:	01000028 	tsteq	r0, r8, lsr #32
    7688:	004c0836 	subeq	r0, ip, r6, lsr r8
    768c:	36f30000 	ldrbtcc	r0, [r3], r0
    7690:	20160000 	andscs	r0, r6, r0
    7694:	0100002b 	tsteq	r0, fp, lsr #32
    7698:	004c0838 	subeq	r0, ip, r8, lsr r8
    769c:	37140000 	ldrcc	r0, [r4, -r0]
    76a0:	20000000 	andcs	r0, r0, r0
    76a4:	0000305d 	andeq	r3, r0, sp, asr r0
    76a8:	00085301 	andeq	r5, r8, r1, lsl #6
    76ac:	14000000 	strne	r0, [r0], #-0
    76b0:	01000000 	mrseq	r0, (UNDEF: 0)
    76b4:	0014979c 	mulseq	r4, ip, r7
    76b8:	29c91400 	stmibcs	r9, {sl, ip}^
    76bc:	53010000 	movwpl	r0, #4096	; 0x1000
    76c0:	0004ac08 	andeq	sl, r4, r8, lsl #24
    76c4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    76c8:	00002ca8 	andeq	r2, r0, r8, lsr #25
    76cc:	4c085301 	stcmi	3, cr5, [r8], {1}
    76d0:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    76d4:	16000037 			; <UNDEFINED> instruction: 0x16000037
    76d8:	00002b20 	andeq	r2, r0, r0, lsr #22
    76dc:	4c085501 	cfstr32mi	mvfx5, [r8], {1}
    76e0:	6a000000 	bvs	76e8 <__Stack_Size+0x72e8>
    76e4:	00000037 	andeq	r0, r0, r7, lsr r0
    76e8:	0030ad20 	eorseq	sl, r0, r0, lsr #26
    76ec:	08710100 	ldmdaeq	r1!, {r8}^
    76f0:	00000000 	andeq	r0, r0, r0
    76f4:	00000014 	andeq	r0, r0, r4, lsl r0
    76f8:	14dc9c01 	ldrbne	r9, [ip], #3073	; 0xc01
    76fc:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7700:	01000029 	tsteq	r0, r9, lsr #32
    7704:	04ac0871 	strteq	r0, [ip], #2161	; 0x871
    7708:	50010000 	andpl	r0, r1, r0
    770c:	00284b15 	eoreq	r4, r8, r5, lsl fp
    7710:	08710100 	ldmdaeq	r1!, {r8}^
    7714:	0000004c 	andeq	r0, r0, ip, asr #32
    7718:	0000379f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    771c:	002b2016 	eoreq	r2, fp, r6, lsl r0
    7720:	08730100 	ldmdaeq	r3!, {r8}^
    7724:	0000004c 	andeq	r0, r0, ip, asr #32
    7728:	000037c0 	andeq	r3, r0, r0, asr #15
    772c:	28142000 	ldmdacs	r4, {sp}
    7730:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7734:	00000008 	andeq	r0, r0, r8
    7738:	00001400 	andeq	r1, r0, r0, lsl #8
    773c:	219c0100 	orrscs	r0, ip, r0, lsl #2
    7740:	14000015 	strne	r0, [r0], #-21
    7744:	000029c9 	andeq	r2, r0, r9, asr #19
    7748:	ac088e01 	stcge	14, cr8, [r8], {1}
    774c:	01000004 	tsteq	r0, r4
    7750:	2ca81550 	cfstr32cs	mvfx1, [r8], #320	; 0x140
    7754:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7758:	00004c08 	andeq	r4, r0, r8, lsl #24
    775c:	0037f500 	eorseq	pc, r7, r0, lsl #10
    7760:	2b201600 	blcs	80cf68 <__Stack_Size+0x80cb68>
    7764:	90010000 	andls	r0, r1, r0
    7768:	00004c08 	andeq	r4, r0, r8, lsl #24
    776c:	00381600 	eorseq	r1, r8, r0, lsl #12
    7770:	74200000 	strtvc	r0, [r0], #-0
    7774:	01000030 	tsteq	r0, r0, lsr r0
    7778:	000008ac 	andeq	r0, r0, ip, lsr #17
    777c:	00140000 	andseq	r0, r4, r0
    7780:	9c010000 	stcls	0, cr0, [r1], {-0}
    7784:	00001566 	andeq	r1, r0, r6, ror #10
    7788:	0029c914 	eoreq	ip, r9, r4, lsl r9
    778c:	08ac0100 	stmiaeq	ip!, {r8}
    7790:	000004ac 	andeq	r0, r0, ip, lsr #9
    7794:	4b155001 	blmi	55b7a0 <__Stack_Size+0x55b3a0>
    7798:	01000028 	tsteq	r0, r8, lsr #32
    779c:	004c08ac 	subeq	r0, ip, ip, lsr #17
    77a0:	384b0000 	stmdacc	fp, {}^	; <UNPREDICTABLE>
    77a4:	20160000 	andscs	r0, r6, r0
    77a8:	0100002b 	tsteq	r0, fp, lsr #32
    77ac:	004c08ae 	subeq	r0, ip, lr, lsr #17
    77b0:	386c0000 	stmdacc	ip!, {}^	; <UNPREDICTABLE>
    77b4:	20000000 	andcs	r0, r0, r0
    77b8:	00002c03 	andeq	r2, r0, r3, lsl #24
    77bc:	0008ce01 	andeq	ip, r8, r1, lsl #28
    77c0:	1c000000 	stcne	0, cr0, [r0], {-0}
    77c4:	01000000 	mrseq	r0, (UNDEF: 0)
    77c8:	0015a99c 	mulseq	r5, ip, r9
    77cc:	29c91400 	stmibcs	r9, {sl, ip}^
    77d0:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    77d4:	0004ac08 	andeq	sl, r4, r8, lsl #24
    77d8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    77dc:	00002e4f 	andeq	r2, r0, pc, asr #28
    77e0:	4c08ce01 	stcmi	14, cr12, [r8], {1}
    77e4:	01000000 	mrseq	r0, (UNDEF: 0)
    77e8:	2ebe1551 	mrccs	5, 5, r1, cr14, cr1, {2}
    77ec:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    77f0:	00004c08 	andeq	r4, r0, r8, lsl #24
    77f4:	0038a100 	eorseq	sl, r8, r0, lsl #2
    77f8:	dc200000 	stcle	0, cr0, [r0], #-0
    77fc:	01000028 	tsteq	r0, r8, lsr #32
    7800:	000008ea 	andeq	r0, r0, sl, ror #17
    7804:	001c0000 	andseq	r0, ip, r0
    7808:	9c010000 	stcls	0, cr0, [r1], {-0}
    780c:	000015ec 	andeq	r1, r0, ip, ror #11
    7810:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7814:	08ea0100 	stmiaeq	sl!, {r8}^
    7818:	000004ac 	andeq	r0, r0, ip, lsr #9
    781c:	4f145001 	svcmi	0x00145001
    7820:	0100002e 	tsteq	r0, lr, lsr #32
    7824:	004c08ea 	subeq	r0, ip, sl, ror #17
    7828:	51010000 	mrspl	r0, (UNDEF: 1)
    782c:	002c9515 	eoreq	r9, ip, r5, lsl r5
    7830:	08ea0100 	stmiaeq	sl!, {r8}^
    7834:	0000004c 	andeq	r0, r0, ip, asr #32
    7838:	000038c2 	andeq	r3, r0, r2, asr #17
    783c:	2b902000 	blcs	fe40f844 <SCS_BASE+0x1e401844>
    7840:	12010000 	andne	r0, r1, #0
    7844:	00000009 	andeq	r0, r0, r9
    7848:	00004400 	andeq	r4, r0, r0, lsl #8
    784c:	339c0100 	orrscc	r0, ip, #0, 2
    7850:	15000016 	strne	r0, [r0, #-22]
    7854:	000029c9 	andeq	r2, r0, r9, asr #19
    7858:	ac091201 	sfmge	f1, 4, [r9], {1}
    785c:	e3000004 	movw	r0, #4
    7860:	15000038 	strne	r0, [r0, #-56]	; 0x38
    7864:	00002e4f 	andeq	r2, r0, pc, asr #28
    7868:	4c091201 	sfmmi	f1, 4, [r9], {1}
    786c:	03000000 	movweq	r0, #0
    7870:	15000039 	strne	r0, [r0, #-57]	; 0x39
    7874:	00002f22 	andeq	r2, r0, r2, lsr #30
    7878:	4c091201 	sfmmi	f1, 4, [r9], {1}
    787c:	3d000000 	stccc	0, cr0, [r0, #-0]
    7880:	00000039 	andeq	r0, r0, r9, lsr r0
    7884:	002dc320 	eoreq	ip, sp, r0, lsr #6
    7888:	09380100 	ldmdbeq	r8!, {r8}
    788c:	00000000 	andeq	r0, r0, r0
    7890:	00000018 	andeq	r0, r0, r8, lsl r0
    7894:	16669c01 	strbtne	r9, [r6], -r1, lsl #24
    7898:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    789c:	01000029 	tsteq	r0, r9, lsr #32
    78a0:	04ac0938 	strteq	r0, [ip], #2360	; 0x938
    78a4:	50010000 	andpl	r0, r1, r0
    78a8:	001a7c14 	andseq	r7, sl, r4, lsl ip
    78ac:	09380100 	ldmdbeq	r8!, {r8}
    78b0:	000000cf 	andeq	r0, r0, pc, asr #1
    78b4:	20005101 	andcs	r5, r0, r1, lsl #2
    78b8:	0000292b 	andeq	r2, r0, fp, lsr #18
    78bc:	00095501 	andeq	r5, r9, r1, lsl #10
    78c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    78c4:	01000000 	mrseq	r0, (UNDEF: 0)
    78c8:	0016999c 	mulseq	r6, ip, r9
    78cc:	29c91400 	stmibcs	r9, {sl, ip}^
    78d0:	55010000 	strpl	r0, [r1, #-0]
    78d4:	0004ac09 	andeq	sl, r4, r9, lsl #24
    78d8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    78dc:	00002ce7 	andeq	r2, r0, r7, ror #25
    78e0:	4c095501 	cfstr32mi	mvfx5, [r9], {1}
    78e4:	01000000 	mrseq	r0, (UNDEF: 0)
    78e8:	3f200051 	svccc	0x00200051
    78ec:	0100002c 	tsteq	r0, ip, lsr #32
    78f0:	00000970 	andeq	r0, r0, r0, ror r9
    78f4:	00180000 	andseq	r0, r8, r0
    78f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    78fc:	000016cc 	andeq	r1, r0, ip, asr #13
    7900:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7904:	09700100 	ldmdbeq	r0!, {r8}^
    7908:	000004ac 	andeq	r0, r0, ip, lsr #9
    790c:	7c145001 	ldcvc	0, cr5, [r4], {1}
    7910:	0100001a 	tsteq	r0, sl, lsl r0
    7914:	00cf0970 	sbceq	r0, pc, r0, ror r9	; <UNPREDICTABLE>
    7918:	51010000 	mrspl	r0, (UNDEF: 1)
    791c:	2f0b2000 	svccs	0x000b2000
    7920:	8d010000 	stchi	0, cr0, [r1, #-0]
    7924:	00000009 	andeq	r0, r0, r9
    7928:	00001600 	andeq	r1, r0, r0, lsl #12
    792c:	019c0100 	orrseq	r0, ip, r0, lsl #2
    7930:	14000017 	strne	r0, [r0], #-23
    7934:	000029c9 	andeq	r2, r0, r9, asr #19
    7938:	ac098d01 	stcge	13, cr8, [r9], {1}
    793c:	01000004 	tsteq	r0, r4
    7940:	29531550 	ldmdbcs	r3, {r4, r6, r8, sl, ip}^
    7944:	8d010000 	stchi	0, cr0, [r1, #-0]
    7948:	00004c09 	andeq	r4, r0, r9, lsl #24
    794c:	00395e00 	eorseq	r5, r9, r0, lsl #28
    7950:	61200000 	teqvs	r0, r0
    7954:	0100002b 	tsteq	r0, fp, lsr #32
    7958:	000009ae 	andeq	r0, r0, lr, lsr #19
    795c:	00160000 	andseq	r0, r6, r0
    7960:	9c010000 	stcls	0, cr0, [r1], {-0}
    7964:	00001736 	andeq	r1, r0, r6, lsr r7
    7968:	0029c914 	eoreq	ip, r9, r4, lsl r9
    796c:	09ae0100 	stmibeq	lr!, {r8}
    7970:	000004ac 	andeq	r0, r0, ip, lsr #9
    7974:	2d155001 	ldccs	0, cr5, [r5, #-4]
    7978:	0100002f 	tsteq	r0, pc, lsr #32
    797c:	004c09ae 	subeq	r0, ip, lr, lsr #19
    7980:	397f0000 	ldmdbcc	pc!, {}^	; <UNPREDICTABLE>
    7984:	20000000 	andcs	r0, r0, r0
    7988:	00002daf 	andeq	r2, r0, pc, lsr #27
    798c:	0009ca01 	andeq	ip, r9, r1, lsl #20
    7990:	16000000 	strne	r0, [r0], -r0
    7994:	01000000 	mrseq	r0, (UNDEF: 0)
    7998:	00176b9c 	mulseq	r7, ip, fp
    799c:	29c91400 	stmibcs	r9, {sl, ip}^
    79a0:	ca010000 	bgt	479a8 <__Stack_Size+0x475a8>
    79a4:	0004ac09 	andeq	sl, r4, r9, lsl #24
    79a8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    79ac:	00002a03 	andeq	r2, r0, r3, lsl #20
    79b0:	4c09ca01 	stcmi	10, cr12, [r9], {1}
    79b4:	a0000000 	andge	r0, r0, r0
    79b8:	00000039 	andeq	r0, r0, r9, lsr r0
    79bc:	00313d20 	eorseq	r3, r1, r0, lsr #26
    79c0:	09e40100 	stmibeq	r4!, {r8}^
    79c4:	00000000 	andeq	r0, r0, r0
    79c8:	00000016 	andeq	r0, r0, r6, lsl r0
    79cc:	17a09c01 	strne	r9, [r0, r1, lsl #24]!
    79d0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    79d4:	01000029 	tsteq	r0, r9, lsr #32
    79d8:	04ac09e4 	strteq	r0, [ip], #2532	; 0x9e4
    79dc:	50010000 	andpl	r0, r1, r0
    79e0:	002fb915 	eoreq	fp, pc, r5, lsl r9	; <UNPREDICTABLE>
    79e4:	09e40100 	stmibeq	r4!, {r8}^
    79e8:	0000004c 	andeq	r0, r0, ip, asr #32
    79ec:	000039c1 	andeq	r3, r0, r1, asr #19
    79f0:	2bb62000 	blcs	fed8f9f8 <SCS_BASE+0x1ed819f8>
    79f4:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    79f8:	00000009 	andeq	r0, r0, r9
    79fc:	00000400 	andeq	r0, r0, r0, lsl #8
    7a00:	d39c0100 	orrsle	r0, ip, #0, 2
    7a04:	14000017 	strne	r0, [r0], #-23
    7a08:	000029c9 	andeq	r2, r0, r9, asr #19
    7a0c:	ac09f901 	stcge	9, cr15, [r9], {1}
    7a10:	01000004 	tsteq	r0, r4
    7a14:	31f91450 	mvnscc	r1, r0, asr r4
    7a18:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    7a1c:	00004c09 	andeq	r4, r0, r9, lsl #24
    7a20:	00510100 	subseq	r0, r1, r0, lsl #2
    7a24:	002fe120 	eoreq	lr, pc, r0, lsr #2
    7a28:	0a0a0100 	beq	287e30 <__Stack_Size+0x287a30>
    7a2c:	00000000 	andeq	r0, r0, r0
    7a30:	00000004 	andeq	r0, r0, r4
    7a34:	18069c01 	stmdane	r6, {r0, sl, fp, ip, pc}
    7a38:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7a3c:	01000029 	tsteq	r0, r9, lsr #32
    7a40:	04ac0a0a 	strteq	r0, [ip], #2570	; 0xa0a
    7a44:	50010000 	andpl	r0, r1, r0
    7a48:	002fe814 	eoreq	lr, pc, r4, lsl r8	; <UNPREDICTABLE>
    7a4c:	0a0a0100 	beq	287e54 <__Stack_Size+0x287a54>
    7a50:	0000004c 	andeq	r0, r0, ip, asr #32
    7a54:	20005101 	andcs	r5, r0, r1, lsl #2
    7a58:	000027e4 	andeq	r2, r0, r4, ror #15
    7a5c:	000a1c01 	andeq	r1, sl, r1, lsl #24
    7a60:	04000000 	streq	r0, [r0], #-0
    7a64:	01000000 	mrseq	r0, (UNDEF: 0)
    7a68:	0018399c 	mulseq	r8, ip, r9
    7a6c:	29c91400 	stmibcs	r9, {sl, ip}^
    7a70:	1c010000 	stcne	0, cr0, [r1], {-0}
    7a74:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7a78:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7a7c:	000027eb 	andeq	r2, r0, fp, ror #15
    7a80:	4c0a1c01 	stcmi	12, cr1, [sl], {1}
    7a84:	01000000 	mrseq	r0, (UNDEF: 0)
    7a88:	f4200051 	vld4.16	{d0-d3}, [r0 :64], r1
    7a8c:	01000027 	tsteq	r0, r7, lsr #32
    7a90:	00000a2e 	andeq	r0, r0, lr, lsr #20
    7a94:	00040000 	andeq	r0, r4, r0
    7a98:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a9c:	0000186c 	andeq	r1, r0, ip, ror #16
    7aa0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7aa4:	0a2e0100 	beq	b87eac <__Stack_Size+0xb87aac>
    7aa8:	000004ac 	andeq	r0, r0, ip, lsr #9
    7aac:	fb145001 	blx	51baba <__Stack_Size+0x51b6ba>
    7ab0:	01000027 	tsteq	r0, r7, lsr #32
    7ab4:	004c0a2e 	subeq	r0, ip, lr, lsr #20
    7ab8:	51010000 	mrspl	r0, (UNDEF: 1)
    7abc:	2d2a2000 	stccs	0, cr2, [sl, #-0]
    7ac0:	40010000 	andmi	r0, r1, r0
    7ac4:	0000000a 	andeq	r0, r0, sl
    7ac8:	00000400 	andeq	r0, r0, r0, lsl #8
    7acc:	9f9c0100 	svcls	0x009c0100
    7ad0:	14000018 	strne	r0, [r0], #-24
    7ad4:	000029c9 	andeq	r2, r0, r9, asr #19
    7ad8:	ac0a4001 	stcge	0, cr4, [sl], {1}
    7adc:	01000004 	tsteq	r0, r4
    7ae0:	2d311450 	cfldrscs	mvf1, [r1, #-320]!	; 0xfffffec0
    7ae4:	40010000 	andmi	r0, r1, r0
    7ae8:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7aec:	00510100 	subseq	r0, r1, r0, lsl #2
    7af0:	00280420 	eoreq	r0, r8, r0, lsr #8
    7af4:	0a520100 	beq	1487efc <__Stack_Size+0x1487afc>
    7af8:	00000000 	andeq	r0, r0, r0
    7afc:	00000006 	andeq	r0, r0, r6
    7b00:	18d29c01 	ldmne	r2, {r0, sl, fp, ip, pc}^
    7b04:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7b08:	01000029 	tsteq	r0, r9, lsr #32
    7b0c:	04ac0a52 	strteq	r0, [ip], #2642	; 0xa52
    7b10:	50010000 	andpl	r0, r1, r0
    7b14:	00280b14 	eoreq	r0, r8, r4, lsl fp
    7b18:	0a520100 	beq	1487f20 <__Stack_Size+0x1487b20>
    7b1c:	0000004c 	andeq	r0, r0, ip, asr #32
    7b20:	20005101 	andcs	r5, r0, r1, lsl #2
    7b24:	00002eaa 	andeq	r2, r0, sl, lsr #29
    7b28:	000a6a01 	andeq	r6, sl, r1, lsl #20
    7b2c:	16000000 	strne	r0, [r0], -r0
    7b30:	01000000 	mrseq	r0, (UNDEF: 0)
    7b34:	0019079c 	mulseq	r9, ip, r7
    7b38:	29c91400 	stmibcs	r9, {sl, ip}^
    7b3c:	6a010000 	bvs	47b44 <__Stack_Size+0x47744>
    7b40:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7b44:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7b48:	00002e23 	andeq	r2, r0, r3, lsr #28
    7b4c:	4c0a6a01 	stcmi	10, cr6, [sl], {1}
    7b50:	e2000000 	and	r0, r0, #0
    7b54:	00000039 	andeq	r0, r0, r9, lsr r0
    7b58:	002c6620 	eoreq	r6, ip, r0, lsr #12
    7b5c:	0a860100 	beq	fe187f64 <SCS_BASE+0x1e179f64>
    7b60:	00000000 	andeq	r0, r0, r0
    7b64:	0000001a 	andeq	r0, r0, sl, lsl r0
    7b68:	193c9c01 	ldmdbne	ip!, {r0, sl, fp, ip, pc}
    7b6c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7b70:	01000029 	tsteq	r0, r9, lsr #32
    7b74:	04ac0a86 	strteq	r0, [ip], #2694	; 0xa86
    7b78:	50010000 	andpl	r0, r1, r0
    7b7c:	002e2315 	eoreq	r2, lr, r5, lsl r3
    7b80:	0a860100 	beq	fe187f88 <SCS_BASE+0x1e179f88>
    7b84:	0000004c 	andeq	r0, r0, ip, asr #32
    7b88:	00003a03 	andeq	r3, r0, r3, lsl #20
    7b8c:	30d62000 	sbcscc	r2, r6, r0
    7b90:	8a010000 	bhi	47b98 <__Stack_Size+0x47798>
    7b94:	00000002 	andeq	r0, r0, r2
    7b98:	00006e00 	andeq	r6, r0, r0, lsl #28
    7b9c:	3e9c0100 	fmlcce	f0, f4, f0
    7ba0:	1500001a 	strne	r0, [r0, #-26]
    7ba4:	000029c9 	andeq	r2, r0, r9, asr #19
    7ba8:	ac028a01 	stcge	10, cr8, [r2], {1}
    7bac:	24000004 	strcs	r0, [r0], #-4
    7bb0:	1500003a 	strne	r0, [r0, #-58]	; 0x3a
    7bb4:	00002cf8 	strdeq	r2, [r0], -r8
    7bb8:	24028a01 	strcs	r8, [r2], #-2561	; 0xa01
    7bbc:	8a000009 	bhi	7be8 <__Stack_Size+0x77e8>
    7bc0:	1600003a 			; <UNDEFINED> instruction: 0x1600003a
    7bc4:	00002f6c 	andeq	r2, r0, ip, ror #30
    7bc8:	4c028c01 	stcmi	12, cr8, [r2], {1}
    7bcc:	cf000000 	svcgt	0x00000000
    7bd0:	1600003a 			; <UNDEFINED> instruction: 0x1600003a
    7bd4:	00002e7e 	andeq	r2, r0, lr, ror lr
    7bd8:	4c028d01 	stcmi	13, cr8, [r2], {1}
    7bdc:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    7be0:	1a00003a 	bne	7cd0 <__Stack_Size+0x78d0>
    7be4:	00000000 	andeq	r0, r0, r0
    7be8:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    7bec:	000019a6 	andeq	r1, r0, r6, lsr #19
    7bf0:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7bf4:	1a000075 	bne	7dd0 <__Stack_Size+0x79d0>
    7bf8:	00000000 	andeq	r0, r0, r0
    7bfc:	000018d2 	ldrdeq	r1, [r0], -r2
    7c00:	000019ba 			; <UNDEFINED> instruction: 0x000019ba
    7c04:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7c08:	1a000075 	bne	7de4 <__Stack_Size+0x79e4>
    7c0c:	00000000 	andeq	r0, r0, r0
    7c10:	00000527 	andeq	r0, r0, r7, lsr #10
    7c14:	000019da 	ldrdeq	r1, [r0], -sl
    7c18:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    7c1c:	011b0076 	tsteq	fp, r6, ror r0
    7c20:	00770251 	rsbseq	r0, r7, r1, asr r2
    7c24:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7c28:	1c000075 	stcne	0, cr0, [r0], {117}	; 0x75
    7c2c:	00000000 	andeq	r0, r0, r0
    7c30:	00001907 	andeq	r1, r0, r7, lsl #18
    7c34:	000019ef 	andeq	r1, r0, pc, ror #19
    7c38:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7c3c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7c40:	00000027 	andeq	r0, r0, r7, lsr #32
    7c44:	00052700 	andeq	r2, r5, r0, lsl #14
    7c48:	00001a00 	andeq	r1, r0, r0, lsl #20
    7c4c:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    7c50:	1a0c0000 	bne	307c58 <__Stack_Size+0x307858>
    7c54:	011b0000 	tsteq	fp, r0
    7c58:	00750250 	rsbseq	r0, r5, r0, asr r2
    7c5c:	00001a00 	andeq	r1, r0, r0, lsl #20
    7c60:	04b20000 	ldrteq	r0, [r2], #0
    7c64:	1a2c0000 	bne	b07c6c <__Stack_Size+0xb0786c>
    7c68:	011b0000 	tsteq	fp, r0
    7c6c:	00760252 	rsbseq	r0, r6, r2, asr r2
    7c70:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    7c74:	011b0077 	tsteq	fp, r7, ror r0
    7c78:	00750250 	rsbseq	r0, r5, r0, asr r2
    7c7c:	00001d00 	andeq	r1, r0, r0, lsl #26
    7c80:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    7c84:	011b0000 	tsteq	fp, r0
    7c88:	01f30350 	mvnseq	r0, r0, asr r3
    7c8c:	20000050 	andcs	r0, r0, r0, asr r0
    7c90:	00002ec6 	andeq	r2, r0, r6, asr #29
    7c94:	000aa201 	andeq	sl, sl, r1, lsl #4
    7c98:	16000000 	strne	r0, [r0], -r0
    7c9c:	01000000 	mrseq	r0, (UNDEF: 0)
    7ca0:	001a739c 	mulseq	sl, ip, r3
    7ca4:	29c91400 	stmibcs	r9, {sl, ip}^
    7ca8:	a2010000 	andge	r0, r1, #0
    7cac:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7cb0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7cb4:	00002e23 	andeq	r2, r0, r3, lsr #28
    7cb8:	4c0aa201 	sfmmi	f2, 1, [sl], {1}
    7cbc:	23000000 	movwcs	r0, #0
    7cc0:	0000003b 	andeq	r0, r0, fp, lsr r0
    7cc4:	0029ef20 	eoreq	lr, r9, r0, lsr #30
    7cc8:	0abe0100 	beq	fef880d0 <SCS_BASE+0x1ef7a0d0>
    7ccc:	00000000 	andeq	r0, r0, r0
    7cd0:	0000001a 	andeq	r0, r0, sl, lsl r0
    7cd4:	1aa89c01 	bne	fea2ece0 <SCS_BASE+0x1ea20ce0>
    7cd8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7cdc:	01000029 	tsteq	r0, r9, lsr #32
    7ce0:	04ac0abe 	strteq	r0, [ip], #2750	; 0xabe
    7ce4:	50010000 	andpl	r0, r1, r0
    7ce8:	002e2315 	eoreq	r2, lr, r5, lsl r3
    7cec:	0abe0100 	beq	fef880f4 <SCS_BASE+0x1ef7a0f4>
    7cf0:	0000004c 	andeq	r0, r0, ip, asr #32
    7cf4:	00003b44 	andeq	r3, r0, r4, asr #22
    7cf8:	2d092a00 	vstrcs	s4, [r9, #-0]
    7cfc:	4b010000 	blmi	47d04 <__Stack_Size+0x47904>
    7d00:	1b0a010c 	blne	288138 <__Stack_Size+0x287d38>
    7d04:	c9100000 	ldmdbgt	r0, {}	; <UNPREDICTABLE>
    7d08:	01000029 	tsteq	r0, r9, lsr #32
    7d0c:	04ac0c4b 	strteq	r0, [ip], #3147	; 0xc4b
    7d10:	4a100000 	bmi	407d18 <__Stack_Size+0x407918>
    7d14:	0100002f 	tsteq	r0, pc, lsr #32
    7d18:	004c0c4b 	subeq	r0, ip, fp, asr #24
    7d1c:	da100000 	ble	407d24 <__Stack_Size+0x407924>
    7d20:	0100002e 	tsteq	r0, lr, lsr #32
    7d24:	004c0c4b 	subeq	r0, ip, fp, asr #24
    7d28:	22100000 	andscs	r0, r0, #0
    7d2c:	01000031 	tsteq	r0, r1, lsr r0
    7d30:	004c0c4c 	subeq	r0, ip, ip, asr #24
    7d34:	46110000 	ldrmi	r0, [r1], -r0
    7d38:	0100002e 	tsteq	r0, lr, lsr #32
    7d3c:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7d40:	20110000 	andscs	r0, r1, r0
    7d44:	0100002b 	tsteq	r0, fp, lsr #32
    7d48:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7d4c:	742b0000 	strtvc	r0, [fp], #-0
    7d50:	0100706d 	tsteq	r0, sp, rrx
    7d54:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7d58:	2a000000 	bcs	7d60 <__Stack_Size+0x7960>
    7d5c:	0000303a 	andeq	r3, r0, sl, lsr r0
    7d60:	010c7a01 	tsteq	ip, r1, lsl #20
    7d64:	00001b6c 	andeq	r1, r0, ip, ror #22
    7d68:	0029c910 	eoreq	ip, r9, r0, lsl r9
    7d6c:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d70:	000004ac 	andeq	r0, r0, ip, lsr #9
    7d74:	002f4a10 	eoreq	r4, pc, r0, lsl sl	; <UNPREDICTABLE>
    7d78:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d7c:	0000004c 	andeq	r0, r0, ip, asr #32
    7d80:	002eda10 	eoreq	sp, lr, r0, lsl sl
    7d84:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d88:	0000004c 	andeq	r0, r0, ip, asr #32
    7d8c:	00312210 	eorseq	r2, r1, r0, lsl r2
    7d90:	0c7b0100 	ldfeqe	f0, [fp], #-0
    7d94:	0000004c 	andeq	r0, r0, ip, asr #32
    7d98:	002e4611 	eoreq	r4, lr, r1, lsl r6
    7d9c:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7da0:	0000004c 	andeq	r0, r0, ip, asr #32
    7da4:	002b2011 	eoreq	r2, fp, r1, lsl r0
    7da8:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7dac:	0000004c 	andeq	r0, r0, ip, asr #32
    7db0:	706d742b 	rsbvc	r7, sp, fp, lsr #8
    7db4:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7db8:	0000004c 	andeq	r0, r0, ip, asr #32
    7dbc:	31172000 	tstcc	r7, r0
    7dc0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7dc4:	00000002 	andeq	r0, r0, r2
    7dc8:	0000b600 	andeq	fp, r0, r0, lsl #12
    7dcc:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
    7dd0:	1500001c 	strne	r0, [r0, #-28]
    7dd4:	000029c9 	andeq	r2, r0, r9, asr #19
    7dd8:	ac024901 	stcge	9, cr4, [r2], {1}
    7ddc:	65000004 	strvs	r0, [r0, #-4]
    7de0:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    7de4:	00002cf8 	strdeq	r2, [r0], -r8
    7de8:	24024901 	strcs	r4, [r2], #-2305	; 0x901
    7dec:	fd000009 	stc2	0, cr0, [r0, #-36]	; 0xffffffdc
    7df0:	2c00003b 	stccs	0, cr0, [r0], {59}	; 0x3b
    7df4:	00001aa8 	andeq	r1, r0, r8, lsr #21
    7df8:	00000000 	andeq	r0, r0, r0
    7dfc:	000007c8 	andeq	r0, r0, r8, asr #15
    7e00:	fc026a01 	stc2	10, cr6, [r2], {1}
    7e04:	2200001b 	andcs	r0, r0, #27
    7e08:	00001ad9 	ldrdeq	r1, [r0], -r9
    7e0c:	00003c5b 	andeq	r3, r0, fp, asr ip
    7e10:	001acd22 	andseq	ip, sl, r2, lsr #26
    7e14:	003c6e00 	eorseq	r6, ip, r0, lsl #28
    7e18:	1ac12200 	bne	ff050620 <SCS_BASE+0x1f042620>
    7e1c:	3c810000 	stccc	0, cr0, [r1], {0}
    7e20:	b5220000 	strlt	r0, [r2, #-0]!
    7e24:	9400001a 	strls	r0, [r0], #-26
    7e28:	2d00003c 	stccs	0, cr0, [r0, #-240]	; 0xffffff10
    7e2c:	000007c8 	andeq	r0, r0, r8, asr #15
    7e30:	001ae525 	andseq	lr, sl, r5, lsr #10
    7e34:	003cb500 	eorseq	fp, ip, r0, lsl #10
    7e38:	1af12500 	bne	ffc51240 <SCS_BASE+0x1fc43240>
    7e3c:	3cf00000 	ldclcc	0, cr0, [r0]
    7e40:	fd250000 	stc2	0, cr0, [r5, #-0]
    7e44:	2600001a 			; <UNDEFINED> instruction: 0x2600001a
    7e48:	0000003d 	andeq	r0, r0, sp, lsr r0
    7e4c:	1b0a2c00 	blne	292e54 <__Stack_Size+0x292a54>
    7e50:	00000000 	andeq	r0, r0, r0
    7e54:	07e80000 	strbeq	r0, [r8, r0]!
    7e58:	74010000 	strvc	r0, [r1], #-0
    7e5c:	001c5602 	andseq	r5, ip, r2, lsl #12
    7e60:	1b3b2200 	blne	ed0668 <__Stack_Size+0xed0268>
    7e64:	3d490000 	stclcc	0, cr0, [r9, #-0]
    7e68:	2f220000 	svccs	0x00220000
    7e6c:	5c00001b 	stcpl	0, cr0, [r0], {27}
    7e70:	2200003d 	andcs	r0, r0, #61	; 0x3d
    7e74:	00001b23 	andeq	r1, r0, r3, lsr #22
    7e78:	00003d6f 	andeq	r3, r0, pc, ror #26
    7e7c:	001b1722 	andseq	r1, fp, r2, lsr #14
    7e80:	003d8200 	eorseq	r8, sp, r0, lsl #4
    7e84:	07e82d00 	strbeq	r2, [r8, r0, lsl #26]!
    7e88:	47250000 	strmi	r0, [r5, -r0]!
    7e8c:	a300001b 	movwge	r0, #27
    7e90:	2500003d 	strcs	r0, [r0, #-61]	; 0x3d
    7e94:	00001b53 	andeq	r1, r0, r3, asr fp
    7e98:	00003dea 	andeq	r3, r0, sl, ror #27
    7e9c:	001b5f25 	andseq	r5, fp, r5, lsr #30
    7ea0:	003e2500 	eorseq	r2, lr, r0, lsl #10
    7ea4:	1a000000 	bne	7eac <__Stack_Size+0x7aac>
    7ea8:	00000000 	andeq	r0, r0, r0
    7eac:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    7eb0:	00001c6a 	andeq	r1, r0, sl, ror #24
    7eb4:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7eb8:	1c000074 	stcne	0, cr0, [r0], {116}	; 0x74
    7ebc:	00000000 	andeq	r0, r0, r0
    7ec0:	000018d2 	ldrdeq	r1, [r0], -r2
    7ec4:	00001c7f 	andeq	r1, r0, pc, ror ip
    7ec8:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7ecc:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7ed0:	00000027 	andeq	r0, r0, r7, lsr #32
    7ed4:	00052700 	andeq	r2, r5, r0, lsl #14
    7ed8:	00001c00 	andeq	r1, r0, r0, lsl #24
    7edc:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    7ee0:	1c9d0000 	ldcne	0, cr0, [sp], {0}
    7ee4:	011b0000 	tsteq	fp, r0
    7ee8:	01f30350 	mvnseq	r0, r0, asr r3
    7eec:	001c0050 	andseq	r0, ip, r0, asr r0
    7ef0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    7ef4:	b200001a 	andlt	r0, r0, #26
    7ef8:	1b00001c 	blne	7f70 <__Stack_Size+0x7b70>
    7efc:	f3035001 	vhadd.u8	d5, d3, d1
    7f00:	1d005001 	stcne	0, cr5, [r0, #-4]
    7f04:	00000000 	andeq	r0, r0, r0
    7f08:	00001a73 	andeq	r1, r0, r3, ror sl
    7f0c:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7f10:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7f14:	2b282000 	blcs	a0ff1c <__Stack_Size+0xa0fb1c>
    7f18:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    7f1c:	0000000a 	andeq	r0, r0, sl
    7f20:	00001000 	andeq	r1, r0, r0
    7f24:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    7f28:	1400001c 	strne	r0, [r0], #-28
    7f2c:	000029c9 	andeq	r2, r0, r9, asr #19
    7f30:	ac0ad801 	stcge	8, cr13, [sl], {1}
    7f34:	01000004 	tsteq	r0, r4
    7f38:	28971550 	ldmcs	r7, {r4, r6, r8, sl, ip}
    7f3c:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    7f40:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7f44:	003e4800 	eorseq	r4, lr, r0, lsl #16
    7f48:	8f2e0000 	svchi	0x002e0000
    7f4c:	01000029 	tsteq	r0, r9, lsr #32
    7f50:	004c0aec 	subeq	r0, ip, ip, ror #21
    7f54:	00000000 	andeq	r0, r0, r0
    7f58:	00060000 	andeq	r0, r6, r0
    7f5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7f60:	00001d24 	andeq	r1, r0, r4, lsr #26
    7f64:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7f68:	0aec0100 	beq	ffb08370 <SCS_BASE+0x1fafa370>
    7f6c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7f70:	00003e69 	andeq	r3, r0, r9, ror #28
    7f74:	2a552e00 	bcs	155377c <__Stack_Size+0x155337c>
    7f78:	fd010000 	stc2	0, cr0, [r1, #-0]
    7f7c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7f80:	00000000 	andeq	r0, r0, r0
    7f84:	00000600 	andeq	r0, r0, r0, lsl #12
    7f88:	4f9c0100 	svcmi	0x009c0100
    7f8c:	1500001d 	strne	r0, [r0, #-29]
    7f90:	000029c9 	andeq	r2, r0, r9, asr #19
    7f94:	ac0afd01 	stcge	13, cr15, [sl], {1}
    7f98:	8a000004 	bhi	7fb0 <__Stack_Size+0x7bb0>
    7f9c:	0000003e 	andeq	r0, r0, lr, lsr r0
    7fa0:	002a652e 	eoreq	r6, sl, lr, lsr #10
    7fa4:	0b0e0100 	bleq	3883ac <__Stack_Size+0x387fac>
    7fa8:	0000004c 	andeq	r0, r0, ip, asr #32
    7fac:	00000000 	andeq	r0, r0, r0
    7fb0:	00000006 	andeq	r0, r0, r6
    7fb4:	1d7a9c01 	ldclne	12, cr9, [sl, #-4]!
    7fb8:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7fbc:	01000029 	tsteq	r0, r9, lsr #32
    7fc0:	04ac0b0e 	strteq	r0, [ip], #2830	; 0xb0e
    7fc4:	3eab0000 	cdpcc	0, 10, cr0, cr11, cr0, {0}
    7fc8:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7fcc:	00002a75 	andeq	r2, r0, r5, ror sl
    7fd0:	4c0b1f01 	stcmi	15, cr1, [fp], {1}
    7fd4:	00000000 	andeq	r0, r0, r0
    7fd8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    7fdc:	01000000 	mrseq	r0, (UNDEF: 0)
    7fe0:	001da59c 	mulseq	sp, ip, r5
    7fe4:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7fe8:	1f010000 	svcne	0x00010000
    7fec:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7ff0:	003ecc00 	eorseq	ip, lr, r0, lsl #24
    7ff4:	822e0000 	eorhi	r0, lr, #0
    7ff8:	0100002d 	tsteq	r0, sp, lsr #32
    7ffc:	004c0b2f 	subeq	r0, ip, pc, lsr #22
    8000:	00000000 	andeq	r0, r0, r0
    8004:	00060000 	andeq	r0, r6, r0
    8008:	9c010000 	stcls	0, cr0, [r1], {-0}
    800c:	00001dd0 	ldrdeq	r1, [r0], -r0
    8010:	0029c915 	eoreq	ip, r9, r5, lsl r9
    8014:	0b2f0100 	bleq	bc841c <__Stack_Size+0xbc801c>
    8018:	000004ac 	andeq	r0, r0, ip, lsr #9
    801c:	00003eed 	andeq	r3, r0, sp, ror #29
    8020:	2c0e2e00 	stccs	14, cr2, [lr], {-0}
    8024:	3f010000 	svccc	0x00010000
    8028:	00004c0b 	andeq	r4, r0, fp, lsl #24
    802c:	00000000 	andeq	r0, r0, r0
    8030:	00000600 	andeq	r0, r0, r0, lsl #12
    8034:	fb9c0100 	blx	fe70843e <SCS_BASE+0x1e6fa43e>
    8038:	1500001d 	strne	r0, [r0, #-29]
    803c:	000029c9 	andeq	r2, r0, r9, asr #19
    8040:	ac0b3f01 	stcge	15, cr3, [fp], {1}
    8044:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    8048:	0000003f 	andeq	r0, r0, pc, lsr r0
    804c:	00286f2e 	eoreq	r6, r8, lr, lsr #30
    8050:	0b5d0100 	bleq	1748458 <__Stack_Size+0x1748058>
    8054:	000000a4 	andeq	r0, r0, r4, lsr #1
    8058:	00000000 	andeq	r0, r0, r0
    805c:	0000000c 	andeq	r0, r0, ip
    8060:	1e449c01 	cdpne	12, 4, cr9, cr4, cr1, {0}
    8064:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    8068:	01000029 	tsteq	r0, r9, lsr #32
    806c:	04ac0b5d 	strteq	r0, [ip], #2909	; 0xb5d
    8070:	3f2f0000 	svccc	0x002f0000
    8074:	9f140000 	svcls	0x00140000
    8078:	0100002b 	tsteq	r0, fp, lsr #32
    807c:	004c0b5d 	subeq	r0, ip, sp, asr fp
    8080:	51010000 	mrspl	r0, (UNDEF: 1)
    8084:	001c4c16 	andseq	r4, ip, r6, lsl ip
    8088:	0b5f0100 	bleq	17c8490 <__Stack_Size+0x17c8090>
    808c:	000000af 	andeq	r0, r0, pc, lsr #1
    8090:	00003f50 	andeq	r3, r0, r0, asr pc
    8094:	02b72000 	adcseq	r2, r7, #0
    8098:	86010000 	strhi	r0, [r1], -r0
    809c:	0017700b 	andseq	r7, r7, fp
    80a0:	00000808 	andeq	r0, r0, r8, lsl #16
    80a4:	799c0100 	ldmibvc	ip, {r8}
    80a8:	1400001e 	strne	r0, [r0], #-30
    80ac:	000029c9 	andeq	r2, r0, r9, asr #19
    80b0:	ac0b8601 	stcge	6, cr8, [fp], {1}
    80b4:	01000004 	tsteq	r0, r4
    80b8:	2b9f1550 	blcs	fe7cd600 <SCS_BASE+0x1e7bf600>
    80bc:	86010000 	strhi	r0, [r1], -r0
    80c0:	00004c0b 	andeq	r4, r0, fp, lsl #24
    80c4:	003f7800 	eorseq	r7, pc, r0, lsl #16
    80c8:	e52e0000 	str	r0, [lr, #-0]!
    80cc:	01000030 	tsteq	r0, r0, lsr r0
    80d0:	00af0ba2 	adceq	r0, pc, r2, lsr #23
    80d4:	00000000 	andeq	r0, r0, r0
    80d8:	00160000 	andseq	r0, r6, r0
    80dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    80e0:	00001ee2 	andeq	r1, r0, r2, ror #29
    80e4:	0029c915 	eoreq	ip, r9, r5, lsl r9
    80e8:	0ba20100 	bleq	fe8884f0 <SCS_BASE+0x1e87a4f0>
    80ec:	000004ac 	andeq	r0, r0, ip, lsr #9
    80f0:	00003f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    80f4:	0030fc14 	eorseq	pc, r0, r4, lsl ip	; <UNPREDICTABLE>
    80f8:	0ba20100 	bleq	fe888500 <SCS_BASE+0x1e87a500>
    80fc:	0000004c 	andeq	r0, r0, ip, asr #32
    8100:	4c165101 	ldfmis	f5, [r6], {1}
    8104:	0100001c 	tsteq	r0, ip, lsl r0
    8108:	00af0ba4 	adceq	r0, pc, r4, lsr #23
    810c:	3fba0000 	svccc	0x00ba0000
    8110:	4d160000 	ldcmi	0, cr0, [r6, #-0]
    8114:	0100001c 	tsteq	r0, ip, lsl r0
    8118:	004c0ba5 	subeq	r0, ip, r5, lsr #23
    811c:	3fd90000 	svccc	0x00d90000
    8120:	e8160000 	ldmda	r6, {}	; <UNPREDICTABLE>
    8124:	01000028 	tsteq	r0, r8, lsr #32
    8128:	004c0ba5 	subeq	r0, ip, r5, lsr #23
    812c:	3ffd0000 	svccc	0x00fd0000
    8130:	20000000 	andcs	r0, r0, r0
    8134:	00000e9c 	muleq	r0, ip, lr
    8138:	780bcd01 	stmdavc	fp, {r0, r8, sl, fp, lr, pc}
    813c:	08080017 	stmdaeq	r8, {r0, r1, r2, r4}
    8140:	01000000 	mrseq	r0, (UNDEF: 0)
    8144:	001f179c 	mulseq	pc, ip, r7	; <UNPREDICTABLE>
    8148:	29c91400 	stmibcs	r9, {sl, ip}^
    814c:	cd010000 	stcgt	0, cr0, [r1, #-0]
    8150:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    8154:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8158:	000030fc 	strdeq	r3, [r0], -ip
    815c:	4c0bcd01 	stcmi	13, cr12, [fp], {1}
    8160:	21000000 	mrscs	r0, (UNDEF: 0)
    8164:	00000040 	andeq	r0, r0, r0, asr #32
    8168:	0025b02f 	eoreq	fp, r5, pc, lsr #32
    816c:	01150500 	tsteq	r5, r0, lsl #10
    8170:	00001f2e 	andeq	r1, r0, lr, lsr #30
    8174:	00003a30 	andeq	r3, r0, r0, lsr sl
    8178:	00cf3000 	sbceq	r3, pc, r0
    817c:	31000000 	mrscc	r0, (UNDEF: 0)
    8180:	00001f67 	andeq	r1, r0, r7, ror #30
    8184:	30011405 	andcc	r1, r1, r5, lsl #8
    8188:	0000003a 	andeq	r0, r0, sl, lsr r0
    818c:	0000cf30 	andeq	ip, r0, r0, lsr pc
    8190:	07000000 	streq	r0, [r0, -r0]
    8194:	04000002 	streq	r0, [r0], #-2
    8198:	001a6800 	andseq	r6, sl, r0, lsl #16
    819c:	29010400 	stmdbcs	r1, {sl}
    81a0:	01000000 	mrseq	r0, (UNDEF: 0)
    81a4:	00003197 	muleq	r0, r7, r1
    81a8:	000003c2 	andeq	r0, r0, r2, asr #7
    81ac:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    81b0:	00000000 	andeq	r0, r0, r0
    81b4:	00002623 	andeq	r2, r0, r3, lsr #12
    81b8:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    81bc:	02000008 	andeq	r0, r0, #8
    81c0:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    81c4:	01020000 	mrseq	r0, (UNDEF: 2)
    81c8:	000a1006 	andeq	r1, sl, r6
    81cc:	33750300 	cmncc	r5, #0, 6
    81d0:	27020032 	smladxcs	r2, r2, r0, r0
    81d4:	00000045 	andeq	r0, r0, r5, asr #32
    81d8:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    81dc:	02000009 	andeq	r0, r0, #9
    81e0:	0c090702 	stceq	7, cr0, [r9], {2}
    81e4:	75030000 	strvc	r0, [r3, #-0]
    81e8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    81ec:	0000005d 	andeq	r0, r0, sp, asr r0
    81f0:	0e080102 	adfeqe	f0, f0, f2
    81f4:	0400000a 	streq	r0, [r0], #-10
    81f8:	00000475 	andeq	r0, r0, r5, ror r4
    81fc:	006f2f02 	rsbeq	r2, pc, r2, lsl #30
    8200:	45050000 	strmi	r0, [r5, #-0]
    8204:	04000000 	streq	r0, [r0], #-0
    8208:	000023a8 	andeq	r2, r0, r8, lsr #7
    820c:	007f3302 	rsbseq	r3, pc, r2, lsl #6
    8210:	6f060000 	svcvs	0x00060000
    8214:	07000000 	streq	r0, [r0, -r0]
    8218:	993c0201 	ldmdbls	ip!, {r0, r9}
    821c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8220:	00001ec3 	andeq	r1, r0, r3, asr #29
    8224:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    8228:	00010054 	andeq	r0, r1, r4, asr r0
    822c:	0007b804 	andeq	fp, r7, r4, lsl #16
    8230:	843c0200 	ldrthi	r0, [ip], #-512	; 0x200
    8234:	07000000 	streq	r0, [r0, -r0]
    8238:	b93e0201 	ldmdblt	lr!, {r0, r9}
    823c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8240:	0000055b 	andeq	r0, r0, fp, asr r5
    8244:	09410800 	stmdbeq	r1, {fp}^
    8248:	00010000 	andeq	r0, r1, r0
    824c:	00012204 	andeq	r2, r1, r4, lsl #4
    8250:	a43e0200 	ldrtge	r0, [lr], #-512	; 0x200
    8254:	02000000 	andeq	r0, r0, #0
    8258:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    825c:	100a0000 	andne	r0, sl, r0
    8260:	09020203 	stmdbeq	r2, {r0, r1, r9}
    8264:	0b000001 	bleq	8270 <__Stack_Size+0x7e70>
    8268:	000031ec 	andeq	r3, r0, ip, ror #3
    826c:	64020403 	strvs	r0, [r2], #-1027	; 0x403
    8270:	00000000 	andeq	r0, r0, r0
    8274:	0032190b 	eorseq	r1, r2, fp, lsl #18
    8278:	02050300 	andeq	r0, r5, #0, 6
    827c:	00000064 	andeq	r0, r0, r4, rrx
    8280:	41560c04 	cmpmi	r6, r4, lsl #24
    8284:	0603004c 	streq	r0, [r3], -ip, asr #32
    8288:	00006402 	andeq	r6, r0, r2, lsl #8
    828c:	d60b0800 	strle	r0, [fp], -r0, lsl #16
    8290:	03000031 	movweq	r0, #49	; 0x31
    8294:	00740207 	rsbseq	r0, r4, r7, lsl #4
    8298:	000c0000 	andeq	r0, ip, r0
    829c:	0031dc0d 	eorseq	sp, r1, sp, lsl #24
    82a0:	02080300 	andeq	r0, r8, #0, 6
    82a4:	000000cb 	andeq	r0, r0, fp, asr #1
    82a8:	0032010e 	eorseq	r0, r2, lr, lsl #2
    82ac:	002b0100 	eoreq	r0, fp, r0, lsl #2
    82b0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    82b4:	01000000 	mrseq	r0, (UNDEF: 0)
    82b8:	0001389c 	muleq	r1, ip, r8
    82bc:	321e0f00 	andscc	r0, lr, #0, 30
    82c0:	2b010000 	blcs	482c8 <__Stack_Size+0x47ec8>
    82c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    82c8:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    82cc:	00000a46 	andeq	r0, r0, r6, asr #20
    82d0:	17804201 	strne	r4, [r0, r1, lsl #4]
    82d4:	000c0800 	andeq	r0, ip, r0, lsl #16
    82d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    82dc:	0000015b 	andeq	r0, r0, fp, asr r1
    82e0:	0006650f 	andeq	r6, r6, pc, lsl #10
    82e4:	3a420100 	bcc	10886ec <__Stack_Size+0x10882ec>
    82e8:	01000000 	mrseq	r0, (UNDEF: 0)
    82ec:	c60e0050 			; <UNDEFINED> instruction: 0xc60e0050
    82f0:	01000008 	tsteq	r0, r8
    82f4:	00178c55 	andseq	r8, r7, r5, asr ip
    82f8:	00002808 	andeq	r2, r0, r8, lsl #16
    82fc:	809c0100 	addshi	r0, ip, r0, lsl #2
    8300:	10000001 	andne	r0, r0, r1
    8304:	000031f1 	strdeq	r3, [r0], -r1
    8308:	003a5501 	eorseq	r5, sl, r1, lsl #10
    830c:	40420000 	submi	r0, r2, r0
    8310:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8314:	0000078f 	andeq	r0, r0, pc, lsl #15
    8318:	17b47001 	ldrne	r7, [r4, r1]!
    831c:	00180800 	andseq	r0, r8, r0, lsl #16
    8320:	9c010000 	stcls	0, cr0, [r1], {-0}
    8324:	000001a3 	andeq	r0, r0, r3, lsr #3
    8328:	001a7c0f 	andseq	r7, sl, pc, lsl #24
    832c:	b9700100 	ldmdblt	r0!, {r8}^
    8330:	01000000 	mrseq	r0, (UNDEF: 0)
    8334:	84110050 	ldrhi	r0, [r1], #-80	; 0x50
    8338:	01000031 	tsteq	r0, r1, lsr r0
    833c:	00003a86 	andeq	r3, r0, r6, lsl #21
    8340:	00000000 	andeq	r0, r0, r0
    8344:	00000c00 	andeq	r0, r0, r0, lsl #24
    8348:	129c0100 	addsne	r0, ip, #0, 2
    834c:	000031b3 			; <UNDEFINED> instruction: 0x000031b3
    8350:	00999601 	addseq	r9, r9, r1, lsl #12
    8354:	00000000 	andeq	r0, r0, r0
    8358:	001c0000 	andseq	r0, ip, r0
    835c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8360:	0031c910 	eorseq	ip, r1, r0, lsl r9
    8364:	53960100 	orrspl	r0, r6, #0, 2
    8368:	7d000000 	stcvc	0, cr0, [r0, #-0]
    836c:	13000040 	movwne	r0, #64	; 0x40
    8370:	00002603 	andeq	r2, r0, r3, lsl #12
    8374:	003a9801 	eorseq	r9, sl, r1, lsl #16
    8378:	409e0000 	addsmi	r0, lr, r0
    837c:	74140000 	ldrvc	r0, [r4], #-0
    8380:	0100706d 	tsteq	r0, sp, rrx
    8384:	00003a98 	muleq	r0, r8, sl
    8388:	0040bd00 	subeq	fp, r0, r0, lsl #26
    838c:	1c4c1300 	mcrrne	3, 0, r1, ip, cr0
    8390:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    8394:	00000099 	muleq	r0, r9, r0
    8398:	000040ea 	andeq	r4, r0, sl, ror #1
    839c:	0a280000 	beq	a083a4 <__Stack_Size+0xa07fa4>
    83a0:	00040000 	andeq	r0, r4, r0
    83a4:	00001b90 	muleq	r0, r0, fp
    83a8:	00290104 	eoreq	r0, r9, r4, lsl #2
    83ac:	c2010000 	andgt	r0, r1, #0
    83b0:	c2000033 	andgt	r0, r0, #51	; 0x33
    83b4:	08000003 	stmdaeq	r0, {r0, r1}
    83b8:	0000000b 	andeq	r0, r0, fp
    83bc:	05000000 	streq	r0, [r0, #-0]
    83c0:	02000027 	andeq	r0, r0, #39	; 0x27
    83c4:	09690704 	stmdbeq	r9!, {r2, r8, r9, sl}^
    83c8:	04020000 	streq	r0, [r2], #-0
    83cc:	00085705 	andeq	r5, r8, r5, lsl #14
    83d0:	05020200 	streq	r0, [r2, #-512]	; 0x200
    83d4:	00000829 	andeq	r0, r0, r9, lsr #16
    83d8:	10060102 	andne	r0, r6, r2, lsl #2
    83dc:	0300000a 	movweq	r0, #10
    83e0:	00323375 	eorseq	r3, r2, r5, ror r3
    83e4:	004c2702 	subeq	r2, ip, r2, lsl #14
    83e8:	04020000 	streq	r0, [r2], #-0
    83ec:	00096407 	andeq	r6, r9, r7, lsl #8
    83f0:	31750300 	cmncc	r5, r0, lsl #6
    83f4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    83f8:	0000005e 	andeq	r0, r0, lr, asr r0
    83fc:	09070202 	stmdbeq	r7, {r1, r9}
    8400:	0300000c 	movweq	r0, #12
    8404:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    8408:	00006f29 	andeq	r6, r0, r9, lsr #30
    840c:	08010200 	stmdaeq	r1, {r9}
    8410:	00000a0e 	andeq	r0, r0, lr, lsl #20
    8414:	00047504 	andeq	r7, r4, r4, lsl #10
    8418:	812f0200 	teqhi	pc, r0, lsl #4
    841c:	05000000 	streq	r0, [r0, #-0]
    8420:	0000004c 	andeq	r0, r0, ip, asr #32
    8424:	0002ca04 	andeq	ip, r2, r4, lsl #20
    8428:	91300200 	teqls	r0, r0, lsl #4
    842c:	05000000 	streq	r0, [r0, #-0]
    8430:	0000005e 	andeq	r0, r0, lr, asr r0
    8434:	3c020106 	stfccs	f0, [r2], {6}
    8438:	000000ab 	andeq	r0, r0, fp, lsr #1
    843c:	001ec307 	andseq	ip, lr, r7, lsl #6
    8440:	53080000 	movwpl	r0, #32768	; 0x8000
    8444:	01005445 	tsteq	r0, r5, asr #8
    8448:	07b80400 	ldreq	r0, [r8, r0, lsl #8]!
    844c:	3c020000 	stccc	0, cr0, [r2], {-0}
    8450:	00000096 	muleq	r0, r6, r0
    8454:	00251b04 	eoreq	r1, r5, r4, lsl #22
    8458:	963c0200 	ldrtls	r0, [ip], -r0, lsl #4
    845c:	06000000 	streq	r0, [r0], -r0
    8460:	d63e0201 	ldrtle	r0, [lr], -r1, lsl #4
    8464:	07000000 	streq	r0, [r0, -r0]
    8468:	0000055b 	andeq	r0, r0, fp, asr r5
    846c:	09410700 	stmdbeq	r1, {r8, r9, sl}^
    8470:	00010000 	andeq	r0, r1, r0
    8474:	00012204 	andeq	r2, r1, r4, lsl #4
    8478:	c13e0200 	teqgt	lr, r0, lsl #4
    847c:	02000000 	andeq	r0, r0, #0
    8480:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    8484:	1c090000 	stcne	0, cr0, [r9], {-0}
    8488:	a6023803 	strge	r3, [r2], -r3, lsl #16
    848c:	0a000001 	beq	8498 <__Stack_Size+0x8098>
    8490:	03005253 	movweq	r5, #595	; 0x253
    8494:	0086023a 	addeq	r0, r6, sl, lsr r2
    8498:	0b000000 	bleq	84a0 <__Stack_Size+0x80a0>
    849c:	000007e3 	andeq	r0, r0, r3, ror #15
    84a0:	53023b03 	movwpl	r3, #11011	; 0x2b03
    84a4:	02000000 	andeq	r0, r0, #0
    84a8:	0052440a 	subseq	r4, r2, sl, lsl #8
    84ac:	86023c03 	strhi	r3, [r2], -r3, lsl #24
    84b0:	04000000 	streq	r0, [r0], #-0
    84b4:	0007ed0b 	andeq	lr, r7, fp, lsl #26
    84b8:	023d0300 	eorseq	r0, sp, #0, 6
    84bc:	00000053 	andeq	r0, r0, r3, asr r0
    84c0:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    84c4:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    84c8:	00008602 	andeq	r8, r0, r2, lsl #12
    84cc:	f70b0800 			; <UNDEFINED> instruction: 0xf70b0800
    84d0:	03000007 	movweq	r0, #7
    84d4:	0053023f 	subseq	r0, r3, pc, lsr r2
    84d8:	0a0a0000 	beq	2884e0 <__Stack_Size+0x2880e0>
    84dc:	00315243 	eorseq	r5, r1, r3, asr #4
    84e0:	86024003 	strhi	r4, [r2], -r3
    84e4:	0c000000 	stceq	0, cr0, [r0], {-0}
    84e8:	0008010b 	andeq	r0, r8, fp, lsl #2
    84ec:	02410300 	subeq	r0, r1, #0, 6
    84f0:	00000053 	andeq	r0, r0, r3, asr r0
    84f4:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    84f8:	42030032 	andmi	r0, r3, #50	; 0x32
    84fc:	00008602 	andeq	r8, r0, r2, lsl #12
    8500:	0b0b1000 	bleq	2cc508 <__Stack_Size+0x2cc108>
    8504:	03000008 	movweq	r0, #8
    8508:	00530243 	subseq	r0, r3, r3, asr #4
    850c:	0a120000 	beq	488514 <__Stack_Size+0x488114>
    8510:	00335243 	eorseq	r5, r3, r3, asr #4
    8514:	86024403 	strhi	r4, [r2], -r3, lsl #8
    8518:	14000000 	strne	r0, [r0], #-0
    851c:	0008150b 	andeq	r1, r8, fp, lsl #10
    8520:	02450300 	subeq	r0, r5, #0, 6
    8524:	00000053 	andeq	r0, r0, r3, asr r0
    8528:	024a0b16 	subeq	r0, sl, #22528	; 0x5800
    852c:	46030000 	strmi	r0, [r3], -r0
    8530:	00008602 	andeq	r8, r0, r2, lsl #12
    8534:	1f0b1800 	svcne	0x000b1800
    8538:	03000008 	movweq	r0, #8
    853c:	00530247 	subseq	r0, r3, r7, asr #4
    8540:	001a0000 	andseq	r0, sl, r0
    8544:	0004c70c 	andeq	ip, r4, ip, lsl #14
    8548:	02480300 	subeq	r0, r8, #0, 6
    854c:	000000e8 	andeq	r0, r0, r8, ror #1
    8550:	1a04100d 	bne	10c58c <__Stack_Size+0x10c18c>
    8554:	00000203 	andeq	r0, r0, r3, lsl #4
    8558:	0002910e 	andeq	r9, r2, lr, lsl #2
    855c:	411c0400 	tstmi	ip, r0, lsl #8
    8560:	00000000 	andeq	r0, r0, r0
    8564:	00017d0e 	andeq	r7, r1, lr, lsl #26
    8568:	531d0400 	tstpl	sp, #0, 8
    856c:	04000000 	streq	r0, [r0], #-0
    8570:	0001bc0e 	andeq	fp, r1, lr, lsl #24
    8574:	531e0400 	tstpl	lr, #0, 8
    8578:	06000000 	streq	r0, [r0], -r0
    857c:	000b540e 	andeq	r5, fp, lr, lsl #8
    8580:	531f0400 	tstpl	pc, #0, 8
    8584:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8588:	0005be0e 	andeq	fp, r5, lr, lsl #28
    858c:	53200400 	teqpl	r0, #0, 8
    8590:	0a000000 	beq	8598 <__Stack_Size+0x8198>
    8594:	0005dc0e 	andeq	sp, r5, lr, lsl #24
    8598:	53210400 	teqpl	r1, #0, 8
    859c:	0c000000 	stceq	0, cr0, [r0], {-0}
    85a0:	0b270400 	bleq	9c95a8 <__Stack_Size+0x9c91a8>
    85a4:	22040000 	andcs	r0, r4, #0
    85a8:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    85ac:	2504080d 	strcs	r0, [r4, #-2061]	; 0x80d
    85b0:	00000247 	andeq	r0, r0, r7, asr #4
    85b4:	0034130e 	eorseq	r1, r4, lr, lsl #6
    85b8:	53270400 	teqpl	r7, #0, 8
    85bc:	00000000 	andeq	r0, r0, r0
    85c0:	0034c10e 	eorseq	ip, r4, lr, lsl #2
    85c4:	53280400 	teqpl	r8, #0, 8
    85c8:	02000000 	andeq	r0, r0, #0
    85cc:	00323f0e 	eorseq	r3, r2, lr, lsl #30
    85d0:	53290400 	teqpl	r9, #0, 8
    85d4:	04000000 	streq	r0, [r0], #-0
    85d8:	0034d30e 	eorseq	sp, r4, lr, lsl #6
    85dc:	532a0400 	teqpl	sl, #0, 8
    85e0:	06000000 	streq	r0, [r0], -r0
    85e4:	32780400 	rsbscc	r0, r8, #0, 8
    85e8:	2b040000 	blcs	1085f0 <__Stack_Size+0x1081f0>
    85ec:	0000020e 	andeq	r0, r0, lr, lsl #4
    85f0:	1905140d 	stmdbne	r5, {r0, r2, r3, sl, ip}
    85f4:	00000297 	muleq	r0, r7, r2
    85f8:	0026b40e 	eoreq	fp, r6, lr, lsl #8
    85fc:	411b0500 	tstmi	fp, r0, lsl #10
    8600:	00000000 	andeq	r0, r0, r0
    8604:	00257a0e 	eoreq	r7, r5, lr, lsl #20
    8608:	411c0500 	tstmi	ip, r0, lsl #10
    860c:	04000000 	streq	r0, [r0], #-0
    8610:	00270c0e 	eoreq	r0, r7, lr, lsl #24
    8614:	411d0500 	tstmi	sp, r0, lsl #10
    8618:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    861c:	0026d00e 	eoreq	sp, r6, lr
    8620:	411e0500 	tstmi	lr, r0, lsl #10
    8624:	0c000000 	stceq	0, cr0, [r0], {-0}
    8628:	0026550e 	eoreq	r5, r6, lr, lsl #10
    862c:	411f0500 	tstmi	pc, r0, lsl #10
    8630:	10000000 	andne	r0, r0, r0
    8634:	25420400 	strbcs	r0, [r2, #-1024]	; 0x400
    8638:	20050000 	andcs	r0, r5, r0
    863c:	00000252 	andeq	r0, r0, r2, asr r2
    8640:	000a660f 	andeq	r6, sl, pc, lsl #12
    8644:	cc5a0100 	ldfgte	f0, [sl], {-0}
    8648:	94080017 	strls	r0, [r8], #-23
    864c:	01000000 	mrseq	r0, (UNDEF: 0)
    8650:	0003729c 	muleq	r3, ip, r2
    8654:	33bb1000 			; <UNDEFINED> instruction: 0x33bb1000
    8658:	5a010000 	bpl	48660 <__Stack_Size+0x48260>
    865c:	00000372 	andeq	r0, r0, r2, ror r3
    8660:	00004129 	andeq	r4, r0, r9, lsr #2
    8664:	00180011 	andseq	r0, r8, r1, lsl r0
    8668:	0009e508 	andeq	lr, r9, r8, lsl #10
    866c:	0002e000 	andeq	lr, r2, r0
    8670:	51011200 	mrspl	r1, R9_usr
    8674:	01123101 	tsteq	r2, r1, lsl #2
    8678:	000a0350 	andeq	r0, sl, r0, asr r3
    867c:	0e130040 	cdpeq	0, 1, cr0, cr3, cr0, {2}
    8680:	e5080018 	str	r0, [r8, #-24]
    8684:	fa000009 	blx	86b0 <__Stack_Size+0x82b0>
    8688:	12000002 	andne	r0, r0, #2
    868c:	30015101 	andcc	r5, r1, r1, lsl #2
    8690:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8694:	0040000a 	subeq	r0, r0, sl
    8698:	00181811 	andseq	r1, r8, r1, lsl r8
    869c:	0009fc08 	andeq	pc, r9, r8, lsl #24
    86a0:	00031400 	andeq	r1, r3, r0, lsl #8
    86a4:	51011200 	mrspl	r1, R9_usr
    86a8:	01123101 	tsteq	r2, r1, lsl #2
    86ac:	3d400350 	stclcc	3, cr0, [r0, #-320]	; 0xfffffec0
    86b0:	28110024 	ldmdacs	r1, {r2, r5}
    86b4:	fc080018 	stc2	0, cr0, [r8], {24}
    86b8:	2e000009 	cdpcs	0, 0, cr0, cr0, cr9, {0}
    86bc:	12000003 	andne	r0, r0, #3
    86c0:	31015101 	tstcc	r1, r1, lsl #2
    86c4:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    86c8:	00243e40 	eoreq	r3, r4, r0, asr #28
    86cc:	00183811 	andseq	r3, r8, r1, lsl r8
    86d0:	0009fc08 	andeq	pc, r9, r8, lsl #24
    86d4:	00034800 	andeq	r4, r3, r0, lsl #16
    86d8:	51011200 	mrspl	r1, R9_usr
    86dc:	01123101 	tsteq	r2, r1, lsl #2
    86e0:	3f400350 	svccc	0x00400350
    86e4:	48110024 	ldmdami	r1, {r2, r5}
    86e8:	fc080018 	stc2	0, cr0, [r8], {24}
    86ec:	62000009 	andvs	r0, r0, #9
    86f0:	12000003 	andne	r0, r0, #3
    86f4:	31015101 	tstcc	r1, r1, lsl #2
    86f8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    86fc:	00244040 	eoreq	r4, r4, r0, asr #32
    8700:	00185614 	andseq	r5, r8, r4, lsl r6
    8704:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8708:	51011200 	mrspl	r1, R9_usr
    870c:	00003001 	andeq	r3, r0, r1
    8710:	01a60415 			; <UNDEFINED> instruction: 0x01a60415
    8714:	4c0f0000 	stcmi	0, cr0, [pc], {-0}
    8718:	01000001 	tsteq	r0, r1
    871c:	0018608c 	andseq	r6, r8, ip, lsl #1
    8720:	00008808 	andeq	r8, r0, r8, lsl #16
    8724:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    8728:	10000004 	andne	r0, r0, r4
    872c:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8730:	03728c01 	cmneq	r2, #256	; 0x100
    8734:	41b90000 			; <UNDEFINED> instruction: 0x41b90000
    8738:	dc100000 	ldcle	0, cr0, [r0], {-0}
    873c:	01000033 	tsteq	r0, r3, lsr r0
    8740:	0004158c 	andeq	r1, r4, ip, lsl #11
    8744:	0041e500 	subeq	lr, r1, r0, lsl #10
    8748:	1f3d1600 	svcne	0x003d1600
    874c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    8750:	00000041 	andeq	r0, r0, r1, asr #32
    8754:	00004211 	andeq	r4, r0, r1, lsl r2
    8758:	0032d516 	eorseq	sp, r2, r6, lsl r5
    875c:	418e0100 	orrmi	r0, lr, r0, lsl #2
    8760:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    8764:	16000042 	strne	r0, [r0], -r2, asr #32
    8768:	00003230 	andeq	r3, r0, r0, lsr r2
    876c:	00418f01 	subeq	r8, r1, r1, lsl #30
    8770:	43750000 	cmnmi	r5, #0
    8774:	52160000 	andspl	r0, r6, #0
    8778:	01000034 	tsteq	r0, r4, lsr r0
    877c:	00004190 	muleq	r0, r0, r1
    8780:	0043ee00 	subeq	lr, r3, r0, lsl #28
    8784:	336b1600 	cmncc	fp, #0, 12
    8788:	91010000 	mrsls	r0, (UNDEF: 1)
    878c:	00000041 	andeq	r0, r0, r1, asr #32
    8790:	000041b9 			; <UNDEFINED> instruction: 0x000041b9
    8794:	00337617 	eorseq	r7, r3, r7, lsl r6
    8798:	97920100 	ldrls	r0, [r2, r0, lsl #2]
    879c:	02000002 	andeq	r0, r0, #2
    87a0:	a6185c91 			; <UNDEFINED> instruction: 0xa6185c91
    87a4:	13080018 	movwne	r0, #32792	; 0x8018
    87a8:	1200000a 	andne	r0, r0, #10
    87ac:	91025001 	tstls	r2, r1
    87b0:	1500005c 	strne	r0, [r0, #-92]	; 0x5c
    87b4:	00020304 	andeq	r0, r2, r4, lsl #6
    87b8:	0ce80f00 	stcleq	15, cr0, [r8]
    87bc:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    87c0:	080018e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip}
    87c4:	00000016 	andeq	r0, r0, r6, lsl r0
    87c8:	043e9c01 	ldrteq	r9, [lr], #-3073	; 0xc01
    87cc:	dc190000 	ldcle	0, cr0, [r9], {-0}
    87d0:	01000033 	tsteq	r0, r3, lsr r0
    87d4:	000415e8 	andeq	r1, r4, r8, ror #11
    87d8:	00500100 	subseq	r0, r0, r0, lsl #2
    87dc:	00348e0f 	eorseq	r8, r4, pc, lsl #28
    87e0:	00ff0100 	rscseq	r0, pc, r0, lsl #2
    87e4:	20000000 	andcs	r0, r0, r0
    87e8:	01000000 	mrseq	r0, (UNDEF: 0)
    87ec:	0004809c 	muleq	r4, ip, r0
    87f0:	33bb1900 			; <UNDEFINED> instruction: 0x33bb1900
    87f4:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    87f8:	00000372 	andeq	r0, r0, r2, ror r3
    87fc:	32105001 	andscc	r5, r0, #1
    8800:	01000033 	tsteq	r0, r3, lsr r0
    8804:	000480ff 	strdeq	r8, [r4], -pc	; <UNPREDICTABLE>
    8808:	00448c00 	subeq	r8, r4, r0, lsl #24
    880c:	1f3d1a00 	svcne	0x003d1a00
    8810:	01010000 	mrseq	r0, (UNDEF: 1)
    8814:	00004101 	andeq	r4, r0, r1, lsl #2
    8818:	0044ad00 	subeq	sl, r4, r0, lsl #26
    881c:	04150000 	ldreq	r0, [r5], #-0
    8820:	00000247 	andeq	r0, r0, r7, asr #4
    8824:	0033551b 	eorseq	r5, r3, fp, lsl r5
    8828:	01230100 	teqeq	r3, r0, lsl #2
    882c:	00000000 	andeq	r0, r0, r0
    8830:	0000000c 	andeq	r0, r0, ip
    8834:	04ab9c01 	strteq	r9, [fp], #3073	; 0xc01
    8838:	321c0000 	andscc	r0, ip, #0
    883c:	01000033 	tsteq	r0, r3, lsr r0
    8840:	04800123 	streq	r0, [r0], #291	; 0x123
    8844:	50010000 	andpl	r0, r1, r0
    8848:	027a1b00 	rsbseq	r1, sl, #0, 22
    884c:	37010000 	strcc	r0, [r1, -r0]
    8850:	0018fe01 	andseq	pc, r8, r1, lsl #28
    8854:	00001808 	andeq	r1, r0, r8, lsl #16
    8858:	de9c0100 	fmllee	f0, f4, f0
    885c:	1c000004 	stcne	0, cr0, [r0], {4}
    8860:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8864:	72013701 	andvc	r3, r1, #262144	; 0x40000
    8868:	01000003 	tsteq	r0, r3
    886c:	1a7c1c50 	bne	1f0f9b4 <__Stack_Size+0x1f0f5b4>
    8870:	37010000 	strcc	r0, [r1, -r0]
    8874:	0000d601 	andeq	sp, r0, r1, lsl #12
    8878:	00510100 	subseq	r0, r1, r0, lsl #2
    887c:	0008901b 	andeq	r9, r8, fp, lsl r0
    8880:	01620100 	cmneq	r2, r0, lsl #2
    8884:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    8888:	00000032 	andeq	r0, r0, r2, lsr r0
    888c:	05639c01 	strbeq	r9, [r3, #-3073]!	; 0xc01
    8890:	bb1d0000 	bllt	748898 <__Stack_Size+0x748498>
    8894:	01000033 	tsteq	r0, r3, lsr r0
    8898:	03720162 	cmneq	r2, #-2147483624	; 0x80000018
    889c:	44e70000 	strbtmi	r0, [r7], #0
    88a0:	bd1d0000 	ldclt	0, cr0, [sp, #-0]
    88a4:	01000032 	tsteq	r0, r2, lsr r0
    88a8:	00530162 	subseq	r0, r3, r2, ror #2
    88ac:	45200000 	strmi	r0, [r0, #-0]!
    88b0:	7c1d0000 	ldcvc	0, cr0, [sp], {-0}
    88b4:	0100001a 	tsteq	r0, sl, lsl r0
    88b8:	00d60162 	sbcseq	r0, r6, r2, ror #2
    88bc:	45410000 	strbmi	r0, [r1, #-0]
    88c0:	e11a0000 	tst	sl, r0
    88c4:	01000034 	tsteq	r0, r4, lsr r0
    88c8:	00410164 	subeq	r0, r1, r4, ror #2
    88cc:	457b0000 	ldrbmi	r0, [fp, #-0]!
    88d0:	fc1a0000 	ldc2	0, cr0, [sl], {-0}
    88d4:	01000033 	tsteq	r0, r3, lsr r0
    88d8:	00410164 	subeq	r0, r1, r4, ror #2
    88dc:	459f0000 	ldrmi	r0, [pc]	; 88e4 <__Stack_Size+0x84e4>
    88e0:	cc1a0000 	ldcgt	0, cr0, [sl], {-0}
    88e4:	01000034 	tsteq	r0, r4, lsr r0
    88e8:	00410164 	subeq	r0, r1, r4, ror #2
    88ec:	45da0000 	ldrbmi	r0, [sl]
    88f0:	6b1e0000 	blvs	7888f8 <__Stack_Size+0x7884f8>
    88f4:	01000033 	tsteq	r0, r3, lsr r0
    88f8:	00410165 	subeq	r0, r1, r5, ror #2
    88fc:	50010000 	andpl	r0, r1, r0
    8900:	32b01b00 	adcscc	r1, r0, #0, 22
    8904:	9d010000 	stcls	0, cr0, [r1, #-0]
    8908:	00000001 	andeq	r0, r0, r1
    890c:	00001200 	andeq	r1, r0, r0, lsl #4
    8910:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    8914:	1c000005 	stcne	0, cr0, [r0], {5}
    8918:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    891c:	72019d01 	andvc	r9, r1, #1, 26	; 0x40
    8920:	01000003 	tsteq	r0, r3
    8924:	33481d50 	movtcc	r1, #36176	; 0x8d50
    8928:	9d010000 	stcls	0, cr0, [r1, #-0]
    892c:	00005301 	andeq	r5, r0, r1, lsl #6
    8930:	00462200 	subeq	r2, r6, r0, lsl #4
    8934:	1a7c1c00 	bne	1f0f93c <__Stack_Size+0x1f0f53c>
    8938:	9d010000 	stcls	0, cr0, [r1, #-0]
    893c:	0000d601 	andeq	sp, r0, r1, lsl #12
    8940:	00520100 	subseq	r0, r2, r0, lsl #2
    8944:	0033871b 	eorseq	r8, r3, fp, lsl r7
    8948:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    894c:	00000000 	andeq	r0, r0, r0
    8950:	00000016 	andeq	r0, r0, r6, lsl r0
    8954:	05db9c01 	ldrbeq	r9, [fp, #3073]	; 0xc01
    8958:	bb1c0000 	bllt	708960 <__Stack_Size+0x708560>
    895c:	01000033 	tsteq	r0, r3, lsr r0
    8960:	037201bc 	cmneq	r2, #188, 2	; 0x2f
    8964:	50010000 	andpl	r0, r1, r0
    8968:	0033ed1d 	eorseq	lr, r3, sp, lsl sp
    896c:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    8970:	00000065 	andeq	r0, r0, r5, rrx
    8974:	0000465c 	andeq	r4, r0, ip, asr r6
    8978:	349e1b00 	ldrcc	r1, [lr], #2816	; 0xb00
    897c:	d5010000 	strle	r0, [r1, #-0]
    8980:	00000001 	andeq	r0, r0, r1
    8984:	00001600 	andeq	r1, r0, r0, lsl #12
    8988:	109c0100 	addsne	r0, ip, r0, lsl #2
    898c:	1c000006 	stcne	0, cr0, [r0], {6}
    8990:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8994:	7201d501 	andvc	sp, r1, #4194304	; 0x400000
    8998:	01000003 	tsteq	r0, r3
    899c:	32a31d50 	adccc	r1, r3, #80, 26	; 0x1400
    89a0:	d5010000 	strle	r0, [r1, #-0]
    89a4:	00005301 	andeq	r5, r0, r1, lsl #6
    89a8:	00467d00 	subeq	r7, r6, r0, lsl #26
    89ac:	1f1b0000 	svcne	0x001b0000
    89b0:	01000034 	tsteq	r0, r4, lsr r0
    89b4:	000001ea 	andeq	r0, r0, sl, ror #3
    89b8:	00180000 	andseq	r0, r8, r0
    89bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    89c0:	00000643 	andeq	r0, r0, r3, asr #12
    89c4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    89c8:	01ea0100 	mvneq	r0, r0, lsl #2
    89cc:	00000372 	andeq	r0, r0, r2, ror r3
    89d0:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    89d4:	0100001a 	tsteq	r0, sl, lsl r0
    89d8:	00d601ea 	sbcseq	r0, r6, sl, ror #3
    89dc:	51010000 	mrspl	r0, (UNDEF: 1)
    89e0:	33061b00 	movwcc	r1, #27392	; 0x6b00
    89e4:	0a010000 	beq	489ec <__Stack_Size+0x485ec>
    89e8:	00000002 	andeq	r0, r0, r2
    89ec:	00001600 	andeq	r1, r0, r0, lsl #12
    89f0:	789c0100 	ldmvc	ip, {r8}
    89f4:	1c000006 	stcne	0, cr0, [r0], {6}
    89f8:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    89fc:	72020a01 	andvc	r0, r2, #4096	; 0x1000
    8a00:	01000003 	tsteq	r0, r3
    8a04:	325d1d50 	subscc	r1, sp, #80, 26	; 0x1400
    8a08:	0a010000 	beq	48a10 <__Stack_Size+0x48610>
    8a0c:	00005302 	andeq	r5, r0, r2, lsl #6
    8a10:	00469e00 	subeq	r9, r6, r0, lsl #28
    8a14:	451b0000 	ldrmi	r0, [fp, #-0]
    8a18:	01000034 	tsteq	r0, r4, lsr r0
    8a1c:	0000021f 	andeq	r0, r0, pc, lsl r2
    8a20:	00180000 	andseq	r0, r8, r0
    8a24:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a28:	000006ab 	andeq	r0, r0, fp, lsr #13
    8a2c:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8a30:	021f0100 	andseq	r0, pc, #0, 2
    8a34:	00000372 	andeq	r0, r0, r2, ror r3
    8a38:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8a3c:	0100001a 	tsteq	r0, sl, lsl r0
    8a40:	00d6021f 	sbcseq	r0, r6, pc, lsl r2
    8a44:	51010000 	mrspl	r0, (UNDEF: 1)
    8a48:	03471b00 	movteq	r1, #31488	; 0x7b00
    8a4c:	3b010000 	blcc	48a54 <__Stack_Size+0x48654>
    8a50:	00194802 	andseq	r4, r9, r2, lsl #16
    8a54:	00000808 	andeq	r0, r0, r8, lsl #16
    8a58:	e09c0100 	adds	r0, ip, r0, lsl #2
    8a5c:	1c000006 	stcne	0, cr0, [r0], {6}
    8a60:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8a64:	72023b01 	andvc	r3, r2, #1024	; 0x400
    8a68:	01000003 	tsteq	r0, r3
    8a6c:	1cc21d50 	stclne	13, cr1, [r2], {80}	; 0x50
    8a70:	3b010000 	blcc	48a78 <__Stack_Size+0x48678>
    8a74:	00005302 	andeq	r5, r0, r2, lsl #6
    8a78:	0046bf00 	subeq	fp, r6, r0, lsl #30
    8a7c:	691f0000 	ldmdbvs	pc, {}	; <UNPREDICTABLE>
    8a80:	0100000e 	tsteq	r0, lr
    8a84:	0053024e 	subseq	r0, r3, lr, asr #4
    8a88:	19500000 	ldmdbne	r0, {}^	; <UNPREDICTABLE>
    8a8c:	00080800 	andeq	r0, r8, r0, lsl #16
    8a90:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a94:	0000070b 	andeq	r0, r0, fp, lsl #14
    8a98:	0033bb1d 	eorseq	fp, r3, sp, lsl fp
    8a9c:	024e0100 	subeq	r0, lr, #0, 2
    8aa0:	00000372 	andeq	r0, r0, r2, ror r3
    8aa4:	000046e0 	andeq	r4, r0, r0, ror #13
    8aa8:	33ab1b00 			; <UNDEFINED> instruction: 0x33ab1b00
    8aac:	60010000 	andvs	r0, r1, r0
    8ab0:	00000002 	andeq	r0, r0, r2
    8ab4:	00000c00 	andeq	r0, r0, r0, lsl #24
    8ab8:	309c0100 	addscc	r0, ip, r0, lsl #2
    8abc:	1c000007 	stcne	0, cr0, [r0], {7}
    8ac0:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8ac4:	72026001 	andvc	r6, r2, #1
    8ac8:	01000003 	tsteq	r0, r3
    8acc:	981b0050 	ldmdals	fp, {r4, r6}
    8ad0:	01000033 	tsteq	r0, r3, lsr r0
    8ad4:	00000273 	andeq	r0, r0, r3, ror r2
    8ad8:	00120000 	andseq	r0, r2, r0
    8adc:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ae0:	00000765 	andeq	r0, r0, r5, ror #14
    8ae4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8ae8:	02730100 	rsbseq	r0, r3, #0, 2
    8aec:	00000372 	andeq	r0, r0, r2, ror r3
    8af0:	f61d5001 			; <UNDEFINED> instruction: 0xf61d5001
    8af4:	01000032 	tsteq	r0, r2, lsr r0
    8af8:	00650273 	rsbeq	r0, r5, r3, ror r2
    8afc:	47010000 	strmi	r0, [r1, -r0]
    8b00:	1b000000 	blne	8b08 <__Stack_Size+0x8708>
    8b04:	0000324a 	andeq	r3, r0, sl, asr #4
    8b08:	00028901 	andeq	r8, r2, r1, lsl #18
    8b0c:	12000000 	andne	r0, r0, #0
    8b10:	01000000 	mrseq	r0, (UNDEF: 0)
    8b14:	00079a9c 	muleq	r7, ip, sl
    8b18:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b1c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    8b20:	00037202 	andeq	r7, r3, r2, lsl #4
    8b24:	1d500100 	ldfnee	f0, [r0, #-0]
    8b28:	000034b1 			; <UNDEFINED> instruction: 0x000034b1
    8b2c:	65028901 	strvs	r8, [r2, #-2305]	; 0x901
    8b30:	22000000 	andcs	r0, r0, #0
    8b34:	00000047 	andeq	r0, r0, r7, asr #32
    8b38:	00347b1b 	eorseq	r7, r4, fp, lsl fp
    8b3c:	029f0100 	addseq	r0, pc, #0, 2
    8b40:	00000000 	andeq	r0, r0, r0
    8b44:	00000018 	andeq	r0, r0, r8, lsl r0
    8b48:	07cd9c01 	strbeq	r9, [sp, r1, lsl #24]
    8b4c:	bb1c0000 	bllt	708b54 <__Stack_Size+0x708754>
    8b50:	01000033 	tsteq	r0, r3, lsr r0
    8b54:	0372029f 	cmneq	r2, #-268435447	; 0xf0000009
    8b58:	50010000 	andpl	r0, r1, r0
    8b5c:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8b60:	029f0100 	addseq	r0, pc, #0, 2
    8b64:	000000d6 	ldrdeq	r0, [r0], -r6
    8b68:	1b005101 	blne	1cf74 <__Stack_Size+0x1cb74>
    8b6c:	00003464 	andeq	r3, r0, r4, ror #8
    8b70:	0002bc01 	andeq	fp, r2, r1, lsl #24
    8b74:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8b78:	01000000 	mrseq	r0, (UNDEF: 0)
    8b7c:	0008009c 	muleq	r8, ip, r0
    8b80:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b84:	bc010000 	stclt	0, cr0, [r1], {-0}
    8b88:	00037202 	andeq	r7, r3, r2, lsl #4
    8b8c:	1c500100 	ldfnee	f0, [r0], {-0}
    8b90:	00001a7c 	andeq	r1, r0, ip, ror sl
    8b94:	d602bc01 	strle	fp, [r2], -r1, lsl #24
    8b98:	01000000 	mrseq	r0, (UNDEF: 0)
    8b9c:	8f1b0051 	svchi	0x001b0051
    8ba0:	01000032 	tsteq	r0, r2, lsr r0
    8ba4:	000002d9 	ldrdeq	r0, [r0], -r9
    8ba8:	00180000 	andseq	r0, r8, r0
    8bac:	9c010000 	stcls	0, cr0, [r1], {-0}
    8bb0:	00000833 	andeq	r0, r0, r3, lsr r8
    8bb4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8bb8:	02d90100 	sbcseq	r0, r9, #0, 2
    8bbc:	00000372 	andeq	r0, r0, r2, ror r3
    8bc0:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8bc4:	0100001a 	tsteq	r0, sl, lsl r0
    8bc8:	00d602d9 	ldrsbeq	r0, [r6], #41	; 0x29
    8bcc:	51010000 	mrspl	r0, (UNDEF: 1)
    8bd0:	34021b00 	strcc	r1, [r2], #-2816	; 0xb00
    8bd4:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8bd8:	00000002 	andeq	r0, r0, r2
    8bdc:	00001600 	andeq	r1, r0, r0, lsl #12
    8be0:	689c0100 	ldmvs	ip, {r8}
    8be4:	1c000008 	stcne	0, cr0, [r0], {8}
    8be8:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8bec:	7202f801 	andvc	pc, r2, #65536	; 0x10000
    8bf0:	01000003 	tsteq	r0, r3
    8bf4:	32c61d50 	sbccc	r1, r6, #80, 26	; 0x1400
    8bf8:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8bfc:	00005302 	andeq	r5, r0, r2, lsl #6
    8c00:	00474300 	subeq	r4, r7, r0, lsl #6
    8c04:	371b0000 	ldrcc	r0, [fp, -r0]
    8c08:	01000034 	tsteq	r0, r4, lsr r0
    8c0c:	0000030d 	andeq	r0, r0, sp, lsl #6
    8c10:	00180000 	andseq	r0, r8, r0
    8c14:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c18:	0000089b 	muleq	r0, fp, r8
    8c1c:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8c20:	030d0100 	movweq	r0, #53504	; 0xd100
    8c24:	00000372 	andeq	r0, r0, r2, ror r3
    8c28:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8c2c:	0100001a 	tsteq	r0, sl, lsl r0
    8c30:	00d6030d 	sbcseq	r0, r6, sp, lsl #6
    8c34:	51010000 	mrspl	r0, (UNDEF: 1)
    8c38:	03ae1f00 			; <UNDEFINED> instruction: 0x03ae1f00
    8c3c:	35010000 	strcc	r0, [r1, #-0]
    8c40:	0000ab03 	andeq	sl, r0, r3, lsl #22
    8c44:	00195800 	andseq	r5, r9, r0, lsl #16
    8c48:	00000c08 	andeq	r0, r0, r8, lsl #24
    8c4c:	e49c0100 	ldr	r0, [ip], #256	; 0x100
    8c50:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    8c54:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8c58:	72033501 	andvc	r3, r3, #4194304	; 0x400000
    8c5c:	64000003 	strvs	r0, [r0], #-3
    8c60:	1c000047 	stcne	0, cr0, [r0], {71}	; 0x47
    8c64:	00003327 	andeq	r3, r0, r7, lsr #6
    8c68:	53033501 	movwpl	r3, #13569	; 0x3501
    8c6c:	01000000 	mrseq	r0, (UNDEF: 0)
    8c70:	1c4c1a51 	mcrrne	10, 5, r1, ip, cr1
    8c74:	37010000 	strcc	r0, [r1, -r0]
    8c78:	0000ab03 	andeq	sl, r0, r3, lsl #22
    8c7c:	00478500 	subeq	r8, r7, r0, lsl #10
    8c80:	f41b0000 			; <UNDEFINED> instruction: 0xf41b0000
    8c84:	01000008 	tsteq	r0, r8
    8c88:	19640369 	stmdbne	r4!, {r0, r3, r5, r6, r8, r9}^
    8c8c:	00080800 	andeq	r0, r8, r0, lsl #16
    8c90:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c94:	00000919 	andeq	r0, r0, r9, lsl r9
    8c98:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8c9c:	03690100 	cmneq	r9, #0, 2
    8ca0:	00000372 	andeq	r0, r0, r2, ror r3
    8ca4:	271d5001 	ldrcs	r5, [sp, -r1]
    8ca8:	01000033 	tsteq	r0, r3, lsr r0
    8cac:	00530369 	subseq	r0, r3, r9, ror #6
    8cb0:	47ad0000 	strmi	r0, [sp, r0]!
    8cb4:	1f000000 	svcne	0x00000000
    8cb8:	00001061 	andeq	r1, r0, r1, rrx
    8cbc:	b6038a01 	strlt	r8, [r3], -r1, lsl #20
    8cc0:	6c000000 	stcvs	0, cr0, [r0], {-0}
    8cc4:	3e080019 	mcrcc	0, 0, r0, cr8, cr9, {0}
    8cc8:	01000000 	mrseq	r0, (UNDEF: 0)
    8ccc:	0009949c 	muleq	r9, ip, r4
    8cd0:	33bb1d00 			; <UNDEFINED> instruction: 0x33bb1d00
    8cd4:	8a010000 	bhi	48cdc <__Stack_Size+0x488dc>
    8cd8:	00037203 	andeq	r7, r3, r3, lsl #4
    8cdc:	0047ce00 	subeq	ip, r7, r0, lsl #28
    8ce0:	32bd1d00 	adcscc	r1, sp, #0, 26
    8ce4:	8a010000 	bhi	48cec <__Stack_Size+0x488ec>
    8ce8:	00005303 	andeq	r5, r0, r3, lsl #6
    8cec:	00480800 	subeq	r0, r8, r0, lsl #16
    8cf0:	33fb1a00 	mvnscc	r1, #0, 20
    8cf4:	8c010000 	stchi	0, cr0, [r1], {-0}
    8cf8:	00004103 	andeq	r4, r0, r3, lsl #2
    8cfc:	00483400 	subeq	r3, r8, r0, lsl #8
    8d00:	34cc1a00 	strbcc	r1, [ip], #2560	; 0xa00
    8d04:	8c010000 	stchi	0, cr0, [r1], {-0}
    8d08:	00004103 	andeq	r4, r0, r3, lsl #2
    8d0c:	0048b200 	subeq	fp, r8, r0, lsl #4
    8d10:	34e11a00 	strbtcc	r1, [r1], #2560	; 0xa00
    8d14:	8c010000 	stchi	0, cr0, [r1], {-0}
    8d18:	00004103 	andeq	r4, r0, r3, lsl #2
    8d1c:	0048fa00 	subeq	pc, r8, r0, lsl #20
    8d20:	1c4c1a00 	mcrrne	10, 0, r1, ip, cr0
    8d24:	8d010000 	stchi	0, cr0, [r1, #-0]
    8d28:	0000b603 	andeq	fp, r0, r3, lsl #12
    8d2c:	00491e00 	subeq	r1, r9, r0, lsl #28
    8d30:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    8d34:	01000032 	tsteq	r0, r2, lsr r0
    8d38:	000003da 	ldrdeq	r0, [r0], -sl
    8d3c:	000e0000 	andeq	r0, lr, r0
    8d40:	9c010000 	stcls	0, cr0, [r1], {-0}
    8d44:	000009e5 	andeq	r0, r0, r5, ror #19
    8d48:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8d4c:	03da0100 	bicseq	r0, sl, #0, 2
    8d50:	00000372 	andeq	r0, r0, r2, ror r3
    8d54:	bd1d5001 	ldclt	0, cr5, [sp, #-4]
    8d58:	01000032 	tsteq	r0, r2, lsr r0
    8d5c:	005303da 	ldrsbeq	r0, [r3], #-58	; 0xffffffc6
    8d60:	493d0000 	ldmdbmi	sp!, {}	; <UNPREDICTABLE>
    8d64:	fb1a0000 	blx	688d6e <__Stack_Size+0x68896e>
    8d68:	01000033 	tsteq	r0, r3, lsr r0
    8d6c:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    8d70:	495e0000 	ldmdbmi	lr, {}^	; <UNPREDICTABLE>
    8d74:	cc200000 	stcgt	0, cr0, [r0], #-0
    8d78:	01000034 	tsteq	r0, r4, lsr r0
    8d7c:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    8d80:	21000000 	mrscs	r0, (UNDEF: 0)
    8d84:	00001f67 	andeq	r1, r0, r7, ror #30
    8d88:	fc011405 	stc2	4, cr1, [r1], {5}
    8d8c:	22000009 	andcs	r0, r0, #9
    8d90:	00000041 	andeq	r0, r0, r1, asr #32
    8d94:	0000d622 	andeq	sp, r0, r2, lsr #12
    8d98:	b0210000 	eorlt	r0, r1, r0
    8d9c:	05000025 	streq	r0, [r0, #-37]	; 0x25
    8da0:	0a130115 	beq	4c91fc <__Stack_Size+0x4c8dfc>
    8da4:	41220000 	teqmi	r2, r0
    8da8:	22000000 	andcs	r0, r0, #0
    8dac:	000000d6 	ldrdeq	r0, [r0], -r6
    8db0:	273b2100 	ldrcs	r2, [fp, -r0, lsl #2]!
    8db4:	10050000 	andne	r0, r5, r0
    8db8:	000a2501 	andeq	r2, sl, r1, lsl #10
    8dbc:	0a252200 	beq	9515c4 <__Stack_Size+0x9511c4>
    8dc0:	15000000 	strne	r0, [r0, #-0]
    8dc4:	00029704 	andeq	r9, r2, r4, lsl #14
    8dc8:	00580000 	subseq	r0, r8, r0
    8dcc:	00020000 	andeq	r0, r2, r0
    8dd0:	00001d7d 	andeq	r1, r0, sp, ror sp
    8dd4:	2a1d0104 	bcs	7491ec <__Stack_Size+0x748dec>
    8dd8:	01340000 	teqeq	r4, r0
    8ddc:	01a20800 			; <UNDEFINED> instruction: 0x01a20800
    8de0:	696c0800 	stmdbvs	ip!, {fp}^
    8de4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    8de8:	6f632f63 	svcvs	0x00632f63
    8dec:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    8df0:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 8c44 <__Stack_Size+0x8844>
    8df4:	6f726361 	svcvs	0x00726361
    8df8:	2f00732e 	svccs	0x0000732e
    8dfc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    8e00:	6d692f73 	stclvs	15, cr2, [r9, #-460]!	; 0xfffffe34
    8e04:	432f6361 	teqmi	pc, #-2080374783	; 0x84000001
    8e08:	72447075 	subvc	r7, r4, #117	; 0x75
    8e0c:	5f656e6f 	svcpl	0x00656e6f
    8e10:	746f6f42 	strbtvc	r6, [pc], #-3906	; 8e18 <__Stack_Size+0x8a18>
    8e14:	4e47002f 	cdpmi	0, 4, cr0, cr7, cr15, {1}
    8e18:	53412055 	movtpl	r2, #4181	; 0x1055
    8e1c:	322e3220 	eorcc	r3, lr, #32, 4
    8e20:	00302e34 	eorseq	r2, r0, r4, lsr lr
    8e24:	00ec8001 	rsceq	r8, ip, r1
    8e28:	00040000 	andeq	r0, r4, r0
    8e2c:	00001d91 	muleq	r0, r1, sp
    8e30:	00290104 	eoreq	r0, r9, r4, lsl #2
    8e34:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8e38:	c2000034 	andgt	r0, r0, #52	; 0x34
    8e3c:	e8000003 	stmda	r0, {r0, r1}
    8e40:	0000000b 	andeq	r0, r0, fp
    8e44:	b7000000 	strlt	r0, [r0, -r0]
    8e48:	0200002a 	andeq	r0, r0, #42	; 0x2a
    8e4c:	0000352a 	andeq	r3, r0, sl, lsr #10
    8e50:	19acd701 	stmibne	ip!, {r0, r8, r9, sl, ip, lr, pc}
    8e54:	00500800 	subseq	r0, r0, r0, lsl #16
    8e58:	9c010000 	stcls	0, cr0, [r1], {-0}
    8e5c:	0000005e 	andeq	r0, r0, lr, asr r0
    8e60:	00352303 	eorseq	r2, r5, r3, lsl #6
    8e64:	5ed90100 	cdppl	1, 13, cr0, cr9, cr0, {0}
    8e68:	04000000 	streq	r0, [r0], #-0
    8e6c:	00003513 	andeq	r3, r0, r3, lsl r5
    8e70:	005ed901 	subseq	sp, lr, r1, lsl #18
    8e74:	49850000 	stmibmi	r5, {}	; <UNPREDICTABLE>
    8e78:	de050000 	cdple	0, 0, cr0, cr5, cr0, {0}
    8e7c:	dd080019 	stcle	0, cr0, [r8, #-100]	; 0xffffff9c
    8e80:	00000000 	andeq	r0, r0, r0
    8e84:	00640406 	rsbeq	r0, r4, r6, lsl #8
    8e88:	04070000 	streq	r0, [r7], #-0
    8e8c:	00096407 	andeq	r6, r9, r7, lsl #8
    8e90:	351b0800 	ldrcc	r0, [fp, #-2048]	; 0x800
    8e94:	5f010000 	svcpl	0x00010000
    8e98:	00000064 	andeq	r0, r0, r4, rrx
    8e9c:	00353e08 	eorseq	r3, r5, r8, lsl #28
    8ea0:	64610100 	strbtvs	r0, [r1], #-256	; 0x100
    8ea4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8ea8:	00003552 	andeq	r3, r0, r2, asr r5
    8eac:	00646301 	rsbeq	r6, r4, r1, lsl #6
    8eb0:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
    8eb4:	01000035 	tsteq	r0, r5, lsr r0
    8eb8:	00006466 	andeq	r6, r0, r6, ror #8
    8ebc:	34f20800 	ldrbtcc	r0, [r2], #2048	; 0x800
    8ec0:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    8ec4:	00000064 	andeq	r0, r0, r4, rrx
    8ec8:	0034ea09 	eorseq	lr, r4, r9, lsl #20
    8ecc:	0a6b0100 	beq	1ac92d4 <__Stack_Size+0x1ac8ed4>
    8ed0:	000000c0 	andeq	r0, r0, r0, asr #1
    8ed4:	000000b9 	strheq	r0, [r0], -r9
    8ed8:	0000b90b 	andeq	fp, r0, fp, lsl #18
    8edc:	07004c00 	streq	r4, [r0, -r0, lsl #24]
    8ee0:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    8ee4:	04060000 	streq	r0, [r6], #-0
    8ee8:	000000c6 	andeq	r0, r0, r6, asr #1
    8eec:	35450d0c 	strbcc	r0, [r5, #-3340]	; 0xd0c
    8ef0:	7f010000 	svcvc	0x00010000
    8ef4:	000000d8 	ldrdeq	r0, [r0], -r8
    8ef8:	00000305 	andeq	r0, r0, r5, lsl #6
    8efc:	a90e0800 	stmdbge	lr, {fp}
    8f00:	0f000000 	svceq	0x00000000
    8f04:	00000c25 	andeq	r0, r0, r5, lsr #24
    8f08:	00e87201 	rsceq	r7, r8, r1, lsl #4
    8f0c:	04100000 	ldreq	r0, [r0], #-0
    8f10:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    8f14:	03f60000 	mvnseq	r0, #0
    8f18:	00040000 	andeq	r0, r4, r0
    8f1c:	00001e69 	andeq	r1, r0, r9, ror #28
    8f20:	00290104 	eoreq	r0, r9, r4, lsl #2
    8f24:	7b010000 	blvc	48f2c <__Stack_Size+0x48b2c>
    8f28:	c2000035 	andgt	r0, r0, #53	; 0x35
    8f2c:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    8f30:	0000000b 	andeq	r0, r0, fp
    8f34:	10000000 	andne	r0, r0, r0
    8f38:	0200002b 	andeq	r0, r0, #43	; 0x2b
    8f3c:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    8f40:	02020000 	andeq	r0, r2, #0
    8f44:	00082905 	andeq	r2, r8, r5, lsl #18
    8f48:	06010200 	streq	r0, [r1], -r0, lsl #4
    8f4c:	00000a10 	andeq	r0, r0, r0, lsl sl
    8f50:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    8f54:	03000009 	movweq	r0, #9
    8f58:	00363175 	eorseq	r3, r6, r5, ror r1
    8f5c:	004c2802 	subeq	r2, ip, r2, lsl #16
    8f60:	02020000 	andeq	r0, r2, #0
    8f64:	000c0907 	andeq	r0, ip, r7, lsl #18
    8f68:	38750300 	ldmdacc	r5!, {r8, r9}^
    8f6c:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    8f70:	02000000 	andeq	r0, r0, #0
    8f74:	0a0e0801 	beq	38af80 <__Stack_Size+0x38ab80>
    8f78:	04020000 	streq	r0, [r2], #-0
    8f7c:	00095b07 	andeq	r5, r9, r7, lsl #22
    8f80:	53040400 	movwpl	r0, #17408	; 0x4400
    8f84:	05000000 	streq	r0, [r0, #-0]
    8f88:	00000987 	andeq	r0, r0, r7, lsl #19
    8f8c:	96300301 	ldrtls	r0, [r0], -r1, lsl #6
    8f90:	06000000 	streq	r0, [r0], -r0
    8f94:	00000379 	andeq	r0, r0, r9, ror r3
    8f98:	0cb10600 	ldceq	6, cr0, [r1]
    8f9c:	06010000 	streq	r0, [r1], -r0
    8fa0:	00000211 	andeq	r0, r0, r1, lsl r2
    8fa4:	064f0602 	strbeq	r0, [pc], -r2, lsl #12
    8fa8:	00030000 	andeq	r0, r3, r0
    8fac:	00098807 	andeq	r8, r9, r7, lsl #16
    8fb0:	71370300 	teqvc	r7, r0, lsl #6
    8fb4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8fb8:	00001847 	andeq	r1, r0, r7, asr #16
    8fbc:	de3b030c 	cdple	3, 3, cr0, cr11, cr12, {0}
    8fc0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8fc4:	000015bd 			; <UNDEFINED> instruction: 0x000015bd
    8fc8:	00415303 	subeq	r5, r1, r3, lsl #6
    8fcc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8fd0:	00001993 	muleq	r0, r3, r9
    8fd4:	00415403 	subeq	r5, r1, r3, lsl #8
    8fd8:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    8fdc:	00003746 	andeq	r3, r0, r6, asr #14
    8fe0:	00415503 	subeq	r5, r1, r3, lsl #10
    8fe4:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    8fe8:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    8fec:	00ed5603 	rsceq	r5, sp, r3, lsl #12
    8ff0:	00080000 	andeq	r0, r8, r0
    8ff4:	00006b0a 	andeq	r6, r0, sl, lsl #22
    8ff8:	0000ed00 	andeq	lr, r0, r0, lsl #26
    8ffc:	00410b00 	subeq	r0, r1, r0, lsl #22
    9000:	04000000 	streq	r0, [r0], #-0
    9004:	0000de04 	andeq	sp, r0, r4, lsl #28
    9008:	18480700 	stmdane	r8, {r8, r9, sl}^
    900c:	57030000 	strpl	r0, [r3, -r0]
    9010:	000000a1 	andeq	r0, r0, r1, lsr #1
    9014:	0057420c 	subseq	r4, r7, ip, lsl #4
    9018:	22650302 	rsbcs	r0, r5, #134217728	; 0x8000000
    901c:	0d000001 	stceq	0, cr0, [r0, #-4]
    9020:	00316262 	eorseq	r6, r1, r2, ror #4
    9024:	00536703 	subseq	r6, r3, r3, lsl #14
    9028:	0d000000 	stceq	0, cr0, [r0, #-0]
    902c:	00306262 	eorseq	r6, r0, r2, ror #4
    9030:	00536803 	subseq	r6, r3, r3, lsl #16
    9034:	00010000 	andeq	r0, r1, r0
    9038:	6203020e 	andvs	r0, r3, #-536870912	; 0xe0000000
    903c:	0000013e 	andeq	r0, r0, lr, lsr r1
    9040:	0300770f 	movweq	r7, #1807	; 0x70f
    9044:	00004164 	andeq	r4, r0, r4, ror #2
    9048:	77620f00 	strbvc	r0, [r2, -r0, lsl #30]!
    904c:	fe6a0300 	cdp2	3, 6, cr0, cr10, cr0, {0}
    9050:	00000000 	andeq	r0, r0, r0
    9054:	001a0807 	andseq	r0, sl, r7, lsl #16
    9058:	226b0300 	rsbcs	r0, fp, #0, 6
    905c:	08000001 	stmdaeq	r0, {r0}
    9060:	0000153a 	andeq	r1, r0, sl, lsr r5
    9064:	da6d031c 	ble	1b49cdc <__Stack_Size+0x1b498dc>
    9068:	09000001 	stmdbeq	r0, {r0}
    906c:	000018f6 	strdeq	r1, [r0], -r6
    9070:	00536f03 	subseq	r6, r3, r3, lsl #30
    9074:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9078:	000014a9 	andeq	r1, r0, r9, lsr #9
    907c:	00537003 	subseq	r7, r3, r3
    9080:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    9084:	00001685 	andeq	r1, r0, r5, lsl #13
    9088:	013e7103 	teqeq	lr, r3, lsl #2
    908c:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    9090:	00001560 	andeq	r1, r0, r0, ror #10
    9094:	013e7203 	teqeq	lr, r3, lsl #4
    9098:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    909c:	00001765 	andeq	r1, r0, r5, ror #14
    90a0:	013e7303 	teqeq	lr, r3, lsl #6
    90a4:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
    90a8:	00001895 	muleq	r0, r5, r8
    90ac:	00537503 	subseq	r7, r3, r3, lsl #10
    90b0:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    90b4:	00001983 	andeq	r1, r0, r3, lsl #19
    90b8:	00537603 	subseq	r7, r3, r3, lsl #12
    90bc:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
    90c0:	00001771 	andeq	r1, r0, r1, ror r7
    90c4:	00537703 	subseq	r7, r3, r3, lsl #14
    90c8:	090a0000 	stmdbeq	sl, {}	; <UNPREDICTABLE>
    90cc:	000017bf 			; <UNDEFINED> instruction: 0x000017bf
    90d0:	00537803 	subseq	r7, r3, r3, lsl #16
    90d4:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    90d8:	0000182e 	andeq	r1, r0, lr, lsr #16
    90dc:	00537903 	subseq	r7, r3, r3, lsl #18
    90e0:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    90e4:	00001967 	andeq	r1, r0, r7, ror #18
    90e8:	00f37c03 	rscseq	r7, r3, r3, lsl #24
    90ec:	00100000 	andseq	r0, r0, r0
    90f0:	00153b07 	andseq	r3, r5, r7, lsl #22
    90f4:	497d0300 	ldmdbmi	sp!, {r8, r9}^
    90f8:	08000001 	stmdaeq	r0, {r0}
    90fc:	000013e2 	andeq	r1, r0, r2, ror #7
    9100:	827f0330 	rsbshi	r0, pc, #48, 6	; 0xc0000000
    9104:	09000002 	stmdbeq	r0, {r1}
    9108:	00002965 	andeq	r2, r0, r5, ror #18
    910c:	02838103 	addeq	r8, r3, #-1073741824	; 0xc0000000
    9110:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9114:	000016d5 	ldrdeq	r1, [r0], -r5
    9118:	02838203 	addeq	r8, r3, #805306368	; 0x30000000
    911c:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9120:	00001490 	muleq	r0, r0, r4
    9124:	02838503 	addeq	r8, r3, #12582912	; 0xc00000
    9128:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    912c:	0000143b 	andeq	r1, r0, fp, lsr r4
    9130:	02838603 	addeq	r8, r3, #3145728	; 0x300000
    9134:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    9138:	00001463 	andeq	r1, r0, r3, ror #8
    913c:	02989803 	addseq	r9, r8, #196608	; 0x30000
    9140:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    9144:	00001406 	andeq	r1, r0, r6, lsl #8
    9148:	0298a303 	addseq	sl, r8, #201326592	; 0xc000000
    914c:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    9150:	00001474 	andeq	r1, r0, r4, ror r4
    9154:	02b2ad03 	adcseq	sl, r2, #3, 26	; 0xc0
    9158:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    915c:	000016a1 	andeq	r1, r0, r1, lsr #13
    9160:	00edaf03 	rsceq	sl, sp, r3, lsl #30
    9164:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    9168:	000019e4 	andeq	r1, r0, r4, ror #19
    916c:	00edb003 	rsceq	fp, sp, r3
    9170:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    9174:	000018e2 	andeq	r1, r0, r2, ror #17
    9178:	00edb103 	rsceq	fp, sp, r3, lsl #2
    917c:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    9180:	000013ef 	andeq	r1, r0, pc, ror #7
    9184:	02b8b503 	adcseq	fp, r8, #12582912	; 0xc00000
    9188:	09280000 	stmdbeq	r8!, {}	; <UNPREDICTABLE>
    918c:	00003743 	andeq	r3, r0, r3, asr #14
    9190:	0053b703 	subseq	fp, r3, r3, lsl #14
    9194:	002c0000 	eoreq	r0, ip, r0
    9198:	82040410 	andhi	r0, r4, #16, 8	; 0x10000000
    919c:	0a000002 	beq	91ac <__Stack_Size+0x8dac>
    91a0:	00000096 	muleq	r0, r6, r0
    91a4:	00000298 	muleq	r0, r8, r2
    91a8:	0000530b 	andeq	r5, r0, fp, lsl #6
    91ac:	04040000 	streq	r0, [r4], #-0
    91b0:	00000289 	andeq	r0, r0, r9, lsl #5
    91b4:	0000960a 	andeq	r9, r0, sl, lsl #12
    91b8:	0002b200 	andeq	fp, r2, r0, lsl #4
    91bc:	00530b00 	subseq	r0, r3, r0, lsl #22
    91c0:	530b0000 	movwpl	r0, #45056	; 0xb000
    91c4:	00000000 	andeq	r0, r0, r0
    91c8:	029e0404 	addseq	r0, lr, #4, 8	; 0x4000000
    91cc:	04110000 	ldreq	r0, [r1], #-0
    91d0:	0013e307 	andseq	lr, r3, r7, lsl #6
    91d4:	e5b90300 	ldr	r0, [r9, #768]!	; 0x300
    91d8:	08000001 	stmdaeq	r0, {r0}
    91dc:	000014fb 	strdeq	r1, [r0], -fp
    91e0:	3ebb0324 	cdpcc	3, 11, cr0, cr11, cr4, {1}
    91e4:	09000003 	stmdbeq	r0, {r0, r1}
    91e8:	000017fd 	strdeq	r1, [r0], -sp
    91ec:	0283bd03 	addeq	fp, r3, #3, 26	; 0xc0
    91f0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    91f4:	000016f9 	strdeq	r1, [r0], -r9
    91f8:	0283be03 	addeq	fp, r3, #3, 28	; 0x30
    91fc:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9200:	0000165d 	andeq	r1, r0, sp, asr r6
    9204:	0283bf03 	addeq	fp, r3, #3, 30
    9208:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    920c:	0000170f 	andeq	r1, r0, pc, lsl #14
    9210:	0283c003 	addeq	ip, r3, #3
    9214:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    9218:	00001513 	andeq	r1, r0, r3, lsl r5
    921c:	0283c103 	addeq	ip, r3, #-1073741824	; 0xc0000000
    9220:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    9224:	000018bf 			; <UNDEFINED> instruction: 0x000018bf
    9228:	0283c203 	addeq	ip, r3, #805306368	; 0x30000000
    922c:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    9230:	0000199f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    9234:	0283c303 	addeq	ip, r3, #201326592	; 0xc000000
    9238:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    923c:	000015a7 	andeq	r1, r0, r7, lsr #11
    9240:	0283c403 	addeq	ip, r3, #50331648	; 0x3000000
    9244:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    9248:	0000166f 	andeq	r1, r0, pc, ror #12
    924c:	0283c503 	addeq	ip, r3, #12582912	; 0xc00000
    9250:	00200000 	eoreq	r0, r0, r0
    9254:	0014fc07 	andseq	pc, r4, r7, lsl #24
    9258:	c5c70300 	strbgt	r0, [r7, #768]	; 0x300
    925c:	12000002 	andne	r0, r0, #2
    9260:	00000385 	andeq	r0, r0, r5, lsl #7
    9264:	19fc3501 	ldmibne	ip!, {r0, r8, sl, ip, sp}^
    9268:	00340800 	eorseq	r0, r4, r0, lsl #16
    926c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9270:	00141913 	andseq	r1, r4, r3, lsl r9
    9274:	baee0300 	blt	ffb89e7c <SCS_BASE+0x1fb7be7c>
    9278:	13000002 	movwne	r0, #2
    927c:	00003564 	andeq	r3, r0, r4, ror #10
    9280:	033eef03 	teqeq	lr, #3, 30
    9284:	5b140000 	blpl	50928c <__Stack_Size+0x508e8c>
    9288:	01000019 	tsteq	r0, r9, lsl r0
    928c:	0001da27 	andeq	sp, r1, r7, lsr #20
    9290:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
    9294:	14200006 	strtne	r0, [r0], #-6
    9298:	00003596 	muleq	r0, r6, r5
    929c:	00531801 	subseq	r1, r3, r1, lsl #16
    92a0:	03050000 	movweq	r0, #20480	; 0x5000
    92a4:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    92a8:	0015c914 	andseq	ip, r5, r4, lsl r9
    92ac:	a31d0100 	tstge	sp, #0, 2
    92b0:	05000003 	streq	r0, [r0, #-3]
    92b4:	00071403 	andeq	r1, r7, r3, lsl #8
    92b8:	da040420 	ble	10a340 <__Stack_Size+0x109f40>
    92bc:	14000001 	strne	r0, [r0], #-1
    92c0:	0000359e 	muleq	r0, lr, r5
    92c4:	03ba2001 			; <UNDEFINED> instruction: 0x03ba2001
    92c8:	03050000 	movweq	r0, #20480	; 0x5000
    92cc:	200006ec 	andcs	r0, r0, ip, ror #13
    92d0:	02ba0404 	adcseq	r0, sl, #4, 8	; 0x4000000
    92d4:	63140000 	tstvs	r4, #0
    92d8:	01000035 	tsteq	r0, r5, lsr r0
    92dc:	0003d128 	andeq	sp, r3, r8, lsr #2
    92e0:	10030500 	andne	r0, r3, r0, lsl #10
    92e4:	04200007 	strteq	r0, [r0], #-7
    92e8:	00033e04 	andeq	r3, r3, r4, lsl #28
    92ec:	35591400 	ldrbcc	r1, [r9, #-1024]	; 0x400
    92f0:	25010000 	strcs	r0, [r1, #-0]
    92f4:	00000041 	andeq	r0, r0, r1, asr #32
    92f8:	06e80305 	strbteq	r0, [r8], r5, lsl #6
    92fc:	85142000 	ldrhi	r2, [r4, #-0]
    9300:	0100001a 	tsteq	r0, sl, lsl r0
    9304:	00004126 	andeq	r4, r0, r6, lsr #2
    9308:	18030500 	stmdane	r3, {r8, sl}
    930c:	00200007 	eoreq	r0, r0, r7
    9310:	00000e25 	andeq	r0, r0, r5, lsr #28
    9314:	1f700004 	svcne	0x00700004
    9318:	01040000 	mrseq	r0, (UNDEF: 4)
    931c:	00000029 	andeq	r0, r0, r9, lsr #32
    9320:	0035c801 	eorseq	ip, r5, r1, lsl #16
    9324:	0003c200 	andeq	ip, r3, r0, lsl #4
    9328:	000c7800 	andeq	r7, ip, r0, lsl #16
    932c:	00000000 	andeq	r0, r0, r0
    9330:	002b9f00 	eoreq	r9, fp, r0, lsl #30
    9334:	05040200 	streq	r0, [r4, #-512]	; 0x200
    9338:	00000857 	andeq	r0, r0, r7, asr r8
    933c:	29050202 	stmdbcs	r5, {r1, r9}
    9340:	02000008 	andeq	r0, r0, #8
    9344:	0a100601 	beq	40ab50 <__Stack_Size+0x40a750>
    9348:	75030000 	strvc	r0, [r3, #-0]
    934c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    9350:	00004527 	andeq	r4, r0, r7, lsr #10
    9354:	07040200 	streq	r0, [r4, -r0, lsl #4]
    9358:	00000964 	andeq	r0, r0, r4, ror #18
    935c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    9360:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    9364:	02000000 	andeq	r0, r0, #0
    9368:	0c090702 	stceq	7, cr0, [r9], {2}
    936c:	75030000 	strvc	r0, [r3, #-0]
    9370:	29020038 	stmdbcs	r2, {r3, r4, r5}
    9374:	00000068 	andeq	r0, r0, r8, rrx
    9378:	0e080102 	adfeqe	f0, f0, f2
    937c:	0400000a 	streq	r0, [r0], #-10
    9380:	843a0201 	ldrthi	r0, [sl], #-513	; 0x201
    9384:	05000000 	streq	r0, [r0, #-0]
    9388:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    938c:	02a00500 	adceq	r0, r0, #0, 10
    9390:	00010000 	andeq	r0, r1, r0
    9394:	00061f06 	andeq	r1, r6, r6, lsl #30
    9398:	6f3a0200 	svcvs	0x003a0200
    939c:	02000000 	andeq	r0, r0, #0
    93a0:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    93a4:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    93a8:	01000016 	tsteq	r0, r6, lsl r0
    93ac:	00bb1603 	adcseq	r1, fp, r3, lsl #12
    93b0:	87050000 	strhi	r0, [r5, -r0]
    93b4:	00000017 	andeq	r0, r0, r7, lsl r0
    93b8:	0018a205 	andseq	sl, r8, r5, lsl #4
    93bc:	94050100 	strls	r0, [r5], #-256	; 0x100
    93c0:	02000015 	andeq	r0, r0, #21
    93c4:	0019f805 	andseq	pc, r9, r5, lsl #16
    93c8:	07000300 	streq	r0, [r0, -r0, lsl #6]
    93cc:	00001500 	andeq	r1, r0, r0, lsl #10
    93d0:	1c1f0301 	ldcne	3, cr0, [pc], {1}
    93d4:	05000001 	streq	r0, [r0, #-1]
    93d8:	00003908 	andeq	r3, r0, r8, lsl #18
    93dc:	37d60500 	ldrbcc	r0, [r6, r0, lsl #10]
    93e0:	05010000 	streq	r0, [r1, #-0]
    93e4:	000007ed 	andeq	r0, r0, sp, ror #15
    93e8:	366f0502 	strbtcc	r0, [pc], -r2, lsl #10
    93ec:	05030000 	streq	r0, [r3, #-0]
    93f0:	000007f7 	strdeq	r0, [r0], -r7
    93f4:	36d10504 	ldrbcc	r0, [r1], r4, lsl #10
    93f8:	05050000 	streq	r0, [r5, #-0]
    93fc:	0000382e 	andeq	r3, r0, lr, lsr #16
    9400:	372b0506 	strcc	r0, [fp, -r6, lsl #10]!
    9404:	05070000 	streq	r0, [r7, #-0]
    9408:	00003953 	andeq	r3, r0, r3, asr r9
    940c:	39af0508 	stmibcc	pc!, {r3, r8, sl}	; <UNPREDICTABLE>
    9410:	05090000 	streq	r0, [r9, #-0]
    9414:	0000379d 	muleq	r0, sp, r7
    9418:	37f9050a 	ldrbcc	r0, [r9, sl, lsl #10]!
    941c:	050b0000 	streq	r0, [fp, #-0]
    9420:	000036f4 	strdeq	r3, [r0], -r4
    9424:	38e2050c 	stmiacc	r2!, {r2, r3, r8, sl}^
    9428:	000c0000 	andeq	r0, ip, r0
    942c:	0035b707 	eorseq	fp, r5, r7, lsl #14
    9430:	32030100 	andcc	r0, r3, #0, 2
    9434:	00000147 	andeq	r0, r0, r7, asr #2
    9438:	00396505 	eorseq	r6, r9, r5, lsl #10
    943c:	48050100 	stmdami	r5, {r8}
    9440:	02000036 	andeq	r0, r0, #54	; 0x36
    9444:	00383d05 	eorseq	r3, r8, r5, lsl #26
    9448:	39050300 	stmdbcc	r5, {r8, r9}
    944c:	04000039 	streq	r0, [r0], #-57	; 0x39
    9450:	00391305 	eorseq	r1, r9, r5, lsl #6
    9454:	07000500 	streq	r0, [r0, -r0, lsl #10]
    9458:	0000367b 	andeq	r3, r0, fp, ror r6
    945c:	603c0301 	eorsvs	r0, ip, r1, lsl #6
    9460:	05000001 	streq	r0, [r0, #-1]
    9464:	0000378e 	andeq	r3, r0, lr, lsl #15
    9468:	368d0500 	strcc	r0, [sp], r0, lsl #10
    946c:	00010000 	andeq	r0, r1, r0
    9470:	0035a807 	eorseq	sl, r5, r7, lsl #16
    9474:	19040100 	stmdbne	r4, {r8}
    9478:	000001a9 	andeq	r0, r0, r9, lsr #3
    947c:	0036b205 	eorseq	fp, r6, r5, lsl #4
    9480:	59050000 	stmdbpl	r5, {}	; <UNPREDICTABLE>
    9484:	01000037 	tsteq	r0, r7, lsr r0
    9488:	0036c905 	eorseq	ip, r6, r5, lsl #18
    948c:	fe050200 	cdp2	2, 0, cr0, cr5, cr0, {0}
    9490:	03000035 	movweq	r0, #53	; 0x35
    9494:	0036c405 	eorseq	ip, r6, r5, lsl #8
    9498:	f9050400 			; <UNDEFINED> instruction: 0xf9050400
    949c:	05000035 	streq	r0, [r0, #-53]	; 0x35
    94a0:	00389205 	eorseq	r9, r8, r5, lsl #4
    94a4:	a2050600 	andge	r0, r5, #0, 12
    94a8:	07000036 	smladxeq	r0, r6, r0, r0
    94ac:	0037e405 	eorseq	lr, r7, r5, lsl #8
    94b0:	a1050800 	tstge	r5, r0, lsl #16
    94b4:	09000038 	stmdbeq	r0, {r3, r4, r5}
    94b8:	14e10800 	strbtne	r0, [r1], #2048	; 0x800
    94bc:	04080000 	streq	r0, [r8], #-0
    94c0:	0001ce27 	andeq	ip, r1, r7, lsr #28
    94c4:	17500900 	ldrbne	r0, [r0, -r0, lsl #18]
    94c8:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    94cc:	000001ce 	andeq	r0, r0, lr, asr #3
    94d0:	16db0900 	ldrbne	r0, [fp], r0, lsl #18
    94d4:	2a040000 	bcs	1094dc <__Stack_Size+0x1090dc>
    94d8:	0000004c 	andeq	r0, r0, ip, asr #32
    94dc:	040a0004 	streq	r0, [sl], #-4
    94e0:	0000005e 	andeq	r0, r0, lr, asr r0
    94e4:	0017d206 	andseq	sp, r7, r6, lsl #4
    94e8:	a92c0400 	stmdbge	ip!, {sl}
    94ec:	07000001 	streq	r0, [r0, -r1]
    94f0:	00000987 	andeq	r0, r0, r7, lsl #19
    94f4:	04300401 	ldrteq	r0, [r0], #-1025	; 0x401
    94f8:	05000002 	streq	r0, [r0, #-2]
    94fc:	00000379 	andeq	r0, r0, r9, ror r3
    9500:	0cb10500 	cfldr32eq	mvfx0, [r1]
    9504:	05010000 	streq	r0, [r1, #-0]
    9508:	00000211 	andeq	r0, r0, r1, lsl r2
    950c:	064f0502 	strbeq	r0, [pc], -r2, lsl #10
    9510:	00030000 	andeq	r0, r3, r0
    9514:	00098806 	andeq	r8, r9, r6, lsl #16
    9518:	df370400 	svcle	0x00370400
    951c:	08000001 	stmdaeq	r0, {r0}
    9520:	00001847 	andeq	r1, r0, r7, asr #16
    9524:	4c3b040c 	cfldrsmi	mvf0, [fp], #-48	; 0xffffffd0
    9528:	09000002 	stmdbeq	r0, {r1}
    952c:	000015bd 			; <UNDEFINED> instruction: 0x000015bd
    9530:	004c5304 	subeq	r5, ip, r4, lsl #6
    9534:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9538:	00001993 	muleq	r0, r3, r9
    953c:	004c5404 	subeq	r5, ip, r4, lsl #8
    9540:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    9544:	00003746 	andeq	r3, r0, r6, asr #14
    9548:	004c5504 	subeq	r5, ip, r4, lsl #10
    954c:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9550:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    9554:	025b5604 	subseq	r5, fp, #4, 12	; 0x400000
    9558:	00080000 	andeq	r0, r8, r0
    955c:	0001ce0b 	andeq	ip, r1, fp, lsl #28
    9560:	00025b00 	andeq	r5, r2, r0, lsl #22
    9564:	004c0c00 	subeq	r0, ip, r0, lsl #24
    9568:	0a000000 	beq	9570 <__Stack_Size+0x9170>
    956c:	00024c04 	andeq	r4, r2, r4, lsl #24
    9570:	18480600 	stmdane	r8, {r9, sl}^
    9574:	57040000 	strpl	r0, [r4, -r0]
    9578:	0000020f 	andeq	r0, r0, pc, lsl #4
    957c:	00188d08 	andseq	r8, r8, r8, lsl #26
    9580:	5b040200 	blpl	109d88 <__Stack_Size+0x109988>
    9584:	00000291 	muleq	r0, r1, r2
    9588:	0016b509 	andseq	fp, r6, r9, lsl #10
    958c:	5e5d0400 	cdppl	4, 5, cr0, cr13, cr0, {0}
    9590:	00000000 	andeq	r0, r0, r0
    9594:	0017e109 	andseq	lr, r7, r9, lsl #2
    9598:	5e5e0400 	cdppl	4, 5, cr0, cr14, cr0, {0}
    959c:	01000000 	mrseq	r0, (UNDEF: 0)
    95a0:	188e0600 	stmne	lr, {r9, sl}
    95a4:	60040000 	andvs	r0, r4, r0
    95a8:	0000026c 	andeq	r0, r0, ip, ror #4
    95ac:	0057420d 	subseq	r4, r7, sp, lsl #4
    95b0:	c0650402 	rsbgt	r0, r5, r2, lsl #8
    95b4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    95b8:	00316262 	eorseq	r6, r1, r2, ror #4
    95bc:	005e6704 	subseq	r6, lr, r4, lsl #14
    95c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    95c4:	00306262 	eorseq	r6, r0, r2, ror #4
    95c8:	005e6804 	subseq	r6, lr, r4, lsl #16
    95cc:	00010000 	andeq	r0, r1, r0
    95d0:	6204020f 	andvs	r0, r4, #-268435456	; 0xf0000000
    95d4:	000002dc 	ldrdeq	r0, [r0], -ip
    95d8:	04007710 	streq	r7, [r0], #-1808	; 0x710
    95dc:	00004c64 	andeq	r4, r0, r4, ror #24
    95e0:	77621000 	strbvc	r1, [r2, -r0]!
    95e4:	9c6a0400 	cfstrdls	mvd0, [sl], #-0
    95e8:	00000002 	andeq	r0, r0, r2
    95ec:	001a0806 	andseq	r0, sl, r6, lsl #16
    95f0:	c06b0400 	rsbgt	r0, fp, r0, lsl #8
    95f4:	08000002 	stmdaeq	r0, {r1}
    95f8:	0000153a 	andeq	r1, r0, sl, lsr r5
    95fc:	786d041c 	stmdavc	sp!, {r2, r3, r4, sl}^
    9600:	09000003 	stmdbeq	r0, {r0, r1}
    9604:	000018f6 	strdeq	r1, [r0], -r6
    9608:	005e6f04 	subseq	r6, lr, r4, lsl #30
    960c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9610:	000014a9 	andeq	r1, r0, r9, lsr #9
    9614:	005e7004 	subseq	r7, lr, r4
    9618:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    961c:	00001685 	andeq	r1, r0, r5, lsl #13
    9620:	02dc7104 	sbcseq	r7, ip, #4, 2
    9624:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    9628:	00001560 	andeq	r1, r0, r0, ror #10
    962c:	02dc7204 	sbcseq	r7, ip, #4, 4	; 0x40000000
    9630:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9634:	00001765 	andeq	r1, r0, r5, ror #14
    9638:	02dc7304 	sbcseq	r7, ip, #4, 6	; 0x10000000
    963c:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
    9640:	00001895 	muleq	r0, r5, r8
    9644:	005e7504 	subseq	r7, lr, r4, lsl #10
    9648:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    964c:	00001983 	andeq	r1, r0, r3, lsl #19
    9650:	005e7604 	subseq	r7, lr, r4, lsl #12
    9654:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
    9658:	00001771 	andeq	r1, r0, r1, ror r7
    965c:	005e7704 	subseq	r7, lr, r4, lsl #14
    9660:	090a0000 	stmdbeq	sl, {}	; <UNPREDICTABLE>
    9664:	000017bf 			; <UNDEFINED> instruction: 0x000017bf
    9668:	005e7804 	subseq	r7, lr, r4, lsl #16
    966c:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    9670:	0000182e 	andeq	r1, r0, lr, lsr #16
    9674:	005e7904 	subseq	r7, lr, r4, lsl #18
    9678:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    967c:	00001967 	andeq	r1, r0, r7, ror #18
    9680:	02617c04 	rsbeq	r7, r1, #4, 24	; 0x400
    9684:	00100000 	andseq	r0, r0, r0
    9688:	00153b06 	andseq	r3, r5, r6, lsl #22
    968c:	e77d0400 	ldrb	r0, [sp, -r0, lsl #8]!
    9690:	08000002 	stmdaeq	r0, {r1}
    9694:	000013e2 	andeq	r1, r0, r2, ror #7
    9698:	207f0430 	rsbscs	r0, pc, r0, lsr r4	; <UNPREDICTABLE>
    969c:	09000004 	stmdbeq	r0, {r2}
    96a0:	00002965 	andeq	r2, r0, r5, ror #18
    96a4:	04218104 	strteq	r8, [r1], #-260	; 0x104
    96a8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    96ac:	000016d5 	ldrdeq	r1, [r0], -r5
    96b0:	04218204 	strteq	r8, [r1], #-516	; 0x204
    96b4:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    96b8:	00001490 	muleq	r0, r0, r4
    96bc:	04218504 	strteq	r8, [r1], #-1284	; 0x504
    96c0:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    96c4:	0000143b 	andeq	r1, r0, fp, lsr r4
    96c8:	04218604 	strteq	r8, [r1], #-1540	; 0x604
    96cc:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    96d0:	00001463 	andeq	r1, r0, r3, ror #8
    96d4:	04369804 	ldrteq	r9, [r6], #-2052	; 0x804
    96d8:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    96dc:	00001406 	andeq	r1, r0, r6, lsl #8
    96e0:	0436a304 	ldrteq	sl, [r6], #-772	; 0x304
    96e4:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    96e8:	00001474 	andeq	r1, r0, r4, ror r4
    96ec:	0450ad04 	ldrbeq	sl, [r0], #-3332	; 0xd04
    96f0:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    96f4:	000016a1 	andeq	r1, r0, r1, lsr #13
    96f8:	025baf04 	subseq	sl, fp, #4, 30
    96fc:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    9700:	000019e4 	andeq	r1, r0, r4, ror #19
    9704:	025bb004 	subseq	fp, fp, #4
    9708:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    970c:	000018e2 	andeq	r1, r0, r2, ror #17
    9710:	025bb104 	subseq	fp, fp, #4, 2
    9714:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    9718:	000013ef 	andeq	r1, r0, pc, ror #7
    971c:	0456b504 	ldrbeq	fp, [r6], #-1284	; 0x504
    9720:	09280000 	stmdbeq	r8!, {}	; <UNPREDICTABLE>
    9724:	00003743 	andeq	r3, r0, r3, asr #14
    9728:	005eb704 	subseq	fp, lr, r4, lsl #14
    972c:	002c0000 	eoreq	r0, ip, r0
    9730:	20040a11 	andcs	r0, r4, r1, lsl sl
    9734:	0b000004 	bleq	974c <__Stack_Size+0x934c>
    9738:	00000204 	andeq	r0, r0, r4, lsl #4
    973c:	00000436 	andeq	r0, r0, r6, lsr r4
    9740:	00005e0c 	andeq	r5, r0, ip, lsl #28
    9744:	040a0000 	streq	r0, [sl], #-0
    9748:	00000427 	andeq	r0, r0, r7, lsr #8
    974c:	0002040b 	andeq	r0, r2, fp, lsl #8
    9750:	00045000 	andeq	r5, r4, r0
    9754:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9758:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    975c:	00000000 	andeq	r0, r0, r0
    9760:	043c040a 	ldrteq	r0, [ip], #-1034	; 0x40a
    9764:	04120000 	ldreq	r0, [r2], #-0
    9768:	0013e306 	andseq	lr, r3, r6, lsl #6
    976c:	83b90400 			; <UNDEFINED> instruction: 0x83b90400
    9770:	08000003 	stmdaeq	r0, {r0, r1}
    9774:	000014fb 	strdeq	r1, [r0], -fp
    9778:	dcbb0424 	cfldrsle	mvf0, [fp], #144	; 0x90
    977c:	09000004 	stmdbeq	r0, {r2}
    9780:	000017fd 	strdeq	r1, [r0], -sp
    9784:	0421bd04 	strteq	fp, [r1], #-3332	; 0xd04
    9788:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    978c:	000016f9 	strdeq	r1, [r0], -r9
    9790:	0421be04 	strteq	fp, [r1], #-3588	; 0xe04
    9794:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9798:	0000165d 	andeq	r1, r0, sp, asr r6
    979c:	0421bf04 	strteq	fp, [r1], #-3844	; 0xf04
    97a0:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    97a4:	0000170f 	andeq	r1, r0, pc, lsl #14
    97a8:	0421c004 	strteq	ip, [r1], #-4
    97ac:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    97b0:	00001513 	andeq	r1, r0, r3, lsl r5
    97b4:	0421c104 	strteq	ip, [r1], #-260	; 0x104
    97b8:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    97bc:	000018bf 			; <UNDEFINED> instruction: 0x000018bf
    97c0:	0421c204 	strteq	ip, [r1], #-516	; 0x204
    97c4:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    97c8:	0000199f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    97cc:	0421c304 	strteq	ip, [r1], #-772	; 0x304
    97d0:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    97d4:	000015a7 	andeq	r1, r0, r7, lsr #11
    97d8:	0421c404 	strteq	ip, [r1], #-1028	; 0x404
    97dc:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    97e0:	0000166f 	andeq	r1, r0, pc, ror #12
    97e4:	0421c504 	strteq	ip, [r1], #-1284	; 0x504
    97e8:	00200000 	eoreq	r0, r0, r0
    97ec:	0014fc06 	andseq	pc, r4, r6, lsl #24
    97f0:	63c70400 	bicvs	r0, r7, #0, 8
    97f4:	13000004 	movwne	r0, #4
    97f8:	000038a7 	andeq	r3, r0, r7, lsr #17
    97fc:	02048001 	andeq	r8, r4, #1
    9800:	02010000 	andeq	r0, r1, #0
    9804:	14000005 	strne	r0, [r0], #-5
    9808:	01006552 	tsteq	r0, r2, asr r5
    980c:	00020482 	andeq	r0, r2, r2, lsl #9
    9810:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    9814:	01000036 	tsteq	r0, r6, lsr r0
    9818:	0001ce3d 	andeq	ip, r1, sp, lsr lr
    981c:	001a3000 	andseq	r3, sl, r0
    9820:	00002408 	andeq	r2, r0, r8, lsl #8
    9824:	2b9c0100 	blcs	fe709c2c <SCS_BASE+0x1e6fbc2c>
    9828:	16000005 	strne	r0, [r0], -r5
    982c:	00003d32 	andeq	r3, r0, r2, lsr sp
    9830:	004c3d01 	subeq	r3, ip, r1, lsl #26
    9834:	49c80000 	stmibmi	r8, {}^	; <UNPREDICTABLE>
    9838:	15000000 	strne	r0, [r0, #-0]
    983c:	00003807 	andeq	r3, r0, r7, lsl #16
    9840:	01ce6b01 	biceq	r6, lr, r1, lsl #22
    9844:	1a540000 	bne	150984c <__Stack_Size+0x150944c>
    9848:	00240800 	eoreq	r0, r4, r0, lsl #16
    984c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9850:	00000554 	andeq	r0, r0, r4, asr r5
    9854:	003d3216 	eorseq	r3, sp, r6, lsl r2
    9858:	4c6b0100 	stfmie	f0, [fp], #-0
    985c:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    9860:	00000049 	andeq	r0, r0, r9, asr #32
    9864:	00397715 	eorseq	r7, r9, r5, lsl r7
    9868:	cea30100 	fdvgts	f0, f3, f0
    986c:	78000001 	stmdavc	r0, {r0}
    9870:	9008001a 	andls	r0, r8, sl, lsl r0
    9874:	01000000 	mrseq	r0, (UNDEF: 0)
    9878:	0005c29c 	muleq	r5, ip, r2
    987c:	3d321600 	ldccc	6, cr1, [r2, #-0]
    9880:	a3010000 	movwge	r0, #4096	; 0x1000
    9884:	0000004c 	andeq	r0, r0, ip, asr #32
    9888:	00004a0a 	andeq	r4, r0, sl, lsl #20
    988c:	001a9817 	andseq	r9, sl, r7, lsl r8
    9890:	00001c08 	andeq	r1, r0, r8, lsl #24
    9894:	00059900 	andeq	r9, r5, r0, lsl #18
    9898:	198b1800 	stmibne	fp, {fp, ip}
    989c:	b1010000 	mrslt	r0, (UNDEF: 1)
    98a0:	0000005e 	andeq	r0, r0, lr, asr r0
    98a4:	00004a2b 	andeq	r4, r0, fp, lsr #20
    98a8:	1abc1900 	bne	fef0fcb0 <SCS_BASE+0x1ef01cb0>
    98ac:	00300800 	eorseq	r0, r0, r0, lsl #16
    98b0:	1d180000 	ldcne	0, cr0, [r8, #-0]
    98b4:	01000038 	tsteq	r0, r8, lsr r0
    98b8:	00005ecf 	andeq	r5, r0, pc, asr #29
    98bc:	004a4a00 	subeq	r4, sl, r0, lsl #20
    98c0:	37031800 	strcc	r1, [r3, -r0, lsl #16]
    98c4:	d0010000 	andle	r0, r1, r0
    98c8:	0000005e 	andeq	r0, r0, lr, asr r0
    98cc:	00004a7b 	andeq	r4, r0, fp, ror sl
    98d0:	4f1a0000 	svcmi	0x001a0000
    98d4:	01000038 	tsteq	r0, r8, lsr r0
    98d8:	1b0801f4 	blne	20a0b0 <__Stack_Size+0x209cb0>
    98dc:	00ac0800 	adceq	r0, ip, r0, lsl #16
    98e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    98e4:	00000687 	andeq	r0, r0, r7, lsl #13
    98e8:	0037511b 	eorseq	r5, r7, fp, lsl r1
    98ec:	01f60100 	mvnseq	r0, r0, lsl #2
    98f0:	00000687 	andeq	r0, r0, r7, lsl #13
    98f4:	00004a99 	muleq	r0, r9, sl
    98f8:	00370b1b 	eorseq	r0, r7, fp, lsl fp
    98fc:	01f70100 	mvnseq	r0, r0, lsl #2
    9900:	0000003a 	andeq	r0, r0, sl, lsr r0
    9904:	00004aae 	andeq	r4, r0, lr, lsr #21
    9908:	0018951b 	andseq	r9, r8, fp, lsl r5
    990c:	01f80100 	mvnseq	r0, r0, lsl #2
    9910:	0000003a 	andeq	r0, r0, sl, lsr r0
    9914:	00004af2 	strdeq	r4, [r0], -r2
    9918:	0007151b 	andeq	r1, r7, fp, lsl r5
    991c:	01fa0100 	mvnseq	r0, r0, lsl #2
    9920:	000001ce 	andeq	r0, r0, lr, asr #3
    9924:	00004b3d 	andeq	r4, r0, sp, lsr fp
    9928:	003d321b 	eorseq	r3, sp, fp, lsl r2
    992c:	01fb0100 	mvnseq	r0, r0, lsl #2
    9930:	0000003a 	andeq	r0, r0, sl, lsr r0
    9934:	00004b5b 	andeq	r4, r0, fp, asr fp
    9938:	0038801c 	eorseq	r8, r8, ip, lsl r0
    993c:	022f0100 	eoreq	r0, pc, #0, 2
    9940:	08001b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, ip}
    9944:	001b601d 	andseq	r6, fp, sp, lsl r0
    9948:	00064408 	andeq	r4, r6, r8, lsl #8
    994c:	50011e00 	andpl	r1, r1, r0, lsl #28
    9950:	00007402 	andeq	r7, r0, r2, lsl #8
    9954:	001b681f 	andseq	r6, fp, pc, lsl r8
    9958:	000d4b08 	andeq	r4, sp, r8, lsl #22
    995c:	00065700 	andeq	r5, r6, r0, lsl #14
    9960:	50011e00 	andpl	r1, r1, r0, lsl #28
    9964:	1f003001 	svcne	0x00003001
    9968:	08001b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp, ip}
    996c:	00000d61 	andeq	r0, r0, r1, ror #26
    9970:	00000671 	andeq	r0, r0, r1, ror r6
    9974:	0252011e 	subseq	r0, r2, #-2147483641	; 0x80000007
    9978:	011e0074 	tsteq	lr, r4, ror r0
    997c:	00790250 	rsbseq	r0, r9, r0, asr r2
    9980:	1b7a2000 	blne	1e91988 <__Stack_Size+0x1e91588>
    9984:	0d7c0800 	ldcleq	8, cr0, [ip, #-0]
    9988:	011e0000 	tsteq	lr, r0
    998c:	00740251 	rsbseq	r0, r4, r1, asr r2
    9990:	0150011e 	cmpeq	r0, lr, lsl r1
    9994:	0a000030 	beq	9a5c <__Stack_Size+0x965c>
    9998:	00026104 	andeq	r6, r2, r4, lsl #2
    999c:	39952100 	ldmibcc	r5, {r8, sp}
    99a0:	52010000 	andpl	r0, r1, #0
    99a4:	00000204 	andeq	r0, r0, r4, lsl #4
    99a8:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    99ac:	00000038 	andeq	r0, r0, r8, lsr r0
    99b0:	e7229c01 	str	r9, [r2, -r1, lsl #24]!
    99b4:	ec000004 	stc	0, cr0, [r0], {4}
    99b8:	4808001b 	stmdami	r8, {r0, r1, r3, r4}
    99bc:	01000000 	mrseq	r0, (UNDEF: 0)
    99c0:	0006ce9c 	muleq	r6, ip, lr
    99c4:	04f72300 	ldrbteq	r2, [r7], #768	; 0x300
    99c8:	4be00000 	blmi	ff8099d0 <SCS_BASE+0x1f7fb9d0>
    99cc:	0e190000 	cdpeq	0, 1, cr0, cr9, cr0, {0}
    99d0:	1608001c 			; <UNDEFINED> instruction: 0x1608001c
    99d4:	24000000 	strcs	r0, [r0], #-0
    99d8:	000004f7 	strdeq	r0, [r0], -r7
    99dc:	e3150000 	tst	r5, #0
    99e0:	01000035 	tsteq	r0, r5, lsr r0
    99e4:	000204f5 	strdeq	r0, [r2], -r5
    99e8:	001c3400 	andseq	r3, ip, r0, lsl #8
    99ec:	0000d808 	andeq	sp, r0, r8, lsl #16
    99f0:	aa9c0100 	bge	fe709df8 <SCS_BASE+0x1e6fbdf8>
    99f4:	18000007 	stmdane	r0, {r0, r1, r2}
    99f8:	00003614 	andeq	r3, r0, r4, lsl r6
    99fc:	003af701 	eorseq	pc, sl, r1, lsl #14
    9a00:	4bfe0000 	blmi	fff89a08 <SCS_BASE+0x1ff7ba08>
    9a04:	ad180000 	ldcge	0, cr0, [r8, #-0]
    9a08:	01000026 	tsteq	r0, r6, lsr #32
    9a0c:	00003af8 	strdeq	r3, [r0], -r8
    9a10:	004c3600 	subeq	r3, ip, r0, lsl #12
    9a14:	1c501900 	mrrcne	9, 0, r1, r0, cr0
    9a18:	00a80800 	adceq	r0, r8, r0, lsl #16
    9a1c:	4e250000 	cdpmi	0, 2, cr0, cr5, cr0, {0}
    9a20:	01000039 	tsteq	r0, r9, lsr r0
    9a24:	07aa0102 	streq	r0, [sl, r2, lsl #2]!
    9a28:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    9a2c:	01000038 	tsteq	r0, r8, lsr r0
    9a30:	003a0103 	eorseq	r0, sl, r3, lsl #2
    9a34:	4c490000 	marmi	acc0, r0, r9
    9a38:	031b0000 	tsteq	fp, #0
    9a3c:	01000037 	tsteq	r0, r7, lsr r0
    9a40:	003a0104 	eorseq	r0, sl, r4, lsl #2
    9a44:	4c830000 	stcmi	0, cr0, [r3], {0}
    9a48:	72260000 	eorvc	r0, r6, #0
    9a4c:	01005045 	tsteq	r0, r5, asr #32
    9a50:	003a0105 	eorseq	r0, sl, r5, lsl #2
    9a54:	4c490000 	marmi	acc0, r0, r9
    9a58:	d2170000 	andsle	r0, r7, #0
    9a5c:	1a08001c 	bne	209ad4 <__Stack_Size+0x2096d4>
    9a60:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    9a64:	1b000007 	blne	9a88 <__Stack_Size+0x9688>
    9a68:	00003868 	andeq	r3, r0, r8, ror #16
    9a6c:	4c013f01 	stcmi	15, cr3, [r1], {1}
    9a70:	bb000000 	bllt	9a78 <__Stack_Size+0x9678>
    9a74:	0000004c 	andeq	r0, r0, ip, asr #32
    9a78:	001cac1f 	andseq	sl, ip, pc, lsl ip
    9a7c:	000d9308 	andeq	r9, sp, r8, lsl #6
    9a80:	00077c00 	andeq	r7, r7, r0, lsl #24
    9a84:	50011e00 	andpl	r1, r1, r0, lsl #28
    9a88:	00007402 	andeq	r7, r0, r2, lsl #8
    9a8c:	001cb41f 	andseq	fp, ip, pc, lsl r4
    9a90:	000da508 	andeq	sl, sp, r8, lsl #10
    9a94:	00079600 	andeq	r9, r7, r0, lsl #12
    9a98:	51011e00 	tstpl	r1, r0, lsl #28
    9a9c:	1e300802 	cdpne	8, 3, cr0, cr0, cr2, {0}
    9aa0:	74025001 	strvc	r5, [r2], #-1
    9aa4:	cc270000 	stcgt	0, cr0, [r7], #-0
    9aa8:	bc08001c 	stclt	0, cr0, [r8], {28}
    9aac:	2700000d 	strcs	r0, [r0, -sp]
    9ab0:	08001cd2 	stmdaeq	r0, {r1, r4, r6, r7, sl, fp, ip}
    9ab4:	00000dd3 	ldrdeq	r0, [r0], -r3
    9ab8:	040a0000 	streq	r0, [sl], #-0
    9abc:	00000291 	muleq	r0, r1, r2
    9ac0:	00376428 	eorseq	r6, r7, r8, lsr #8
    9ac4:	01520100 	cmpeq	r2, r0, lsl #2
    9ac8:	00000204 	andeq	r0, r0, r4, lsl #4
    9acc:	08001d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip}
    9ad0:	0000008c 	andeq	r0, r0, ip, lsl #1
    9ad4:	08379c01 	ldmdaeq	r7!, {r0, sl, fp, ip, pc}
    9ad8:	031b0000 	tsteq	fp, #0
    9adc:	01000037 	tsteq	r0, r7, lsr r0
    9ae0:	003a0154 	eorseq	r0, sl, r4, asr r1
    9ae4:	4ce90000 	stclmi	0, cr0, [r9]
    9ae8:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    9aec:	01000038 	tsteq	r0, r8, lsr r0
    9af0:	003a0155 	eorseq	r0, sl, r5, asr r1
    9af4:	4d230000 	stcmi	0, cr0, [r3, #-0]
    9af8:	72260000 	eorvc	r0, r6, #0
    9afc:	01005045 	tsteq	r0, r5, asr #32
    9b00:	003a0156 	eorseq	r0, sl, r6, asr r1
    9b04:	4d230000 	stcmi	0, cr0, [r3, #-0]
    9b08:	ad1b0000 	ldcge	0, cr0, [fp, #-0]
    9b0c:	01000026 	tsteq	r0, r6, lsr #32
    9b10:	003a0157 	eorseq	r0, sl, r7, asr r1
    9b14:	4d6e0000 	stclmi	0, cr0, [lr, #-0]
    9b18:	08290000 	stmdaeq	r9!, {}	; <UNPREDICTABLE>
    9b1c:	2000000c 	andcs	r0, r0, ip
    9b20:	25000008 	strcs	r0, [r0, #-8]
    9b24:	00003868 	andeq	r3, r0, r8, ror #16
    9b28:	4c017301 	stcmi	3, cr7, [r1], {1}
    9b2c:	00000000 	andeq	r0, r0, r0
    9b30:	000c382a 	andeq	r3, ip, sl, lsr #16
    9b34:	38681b00 	stmdacc	r8!, {r8, r9, fp, ip}^
    9b38:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    9b3c:	00004c01 	andeq	r4, r0, r1, lsl #24
    9b40:	004d8100 	subeq	r8, sp, r0, lsl #2
    9b44:	2b000000 	blcs	9b4c <__Stack_Size+0x974c>
    9b48:	000038c8 	andeq	r3, r0, r8, asr #17
    9b4c:	04018801 	streq	r8, [r1], #-2049	; 0x801
    9b50:	98000002 	stmdals	r0, {r1}
    9b54:	2408001d 	strcs	r0, [r8], #-29
    9b58:	01000000 	mrseq	r0, (UNDEF: 0)
    9b5c:	16192c9c 			; <UNDEFINED> instruction: 0x16192c9c
    9b60:	a2010000 	andge	r0, r1, #0
    9b64:	0001ce01 	andeq	ip, r1, r1, lsl #28
    9b68:	001dbc00 	andseq	fp, sp, r0, lsl #24
    9b6c:	00001c08 	andeq	r1, r0, r8, lsl #24
    9b70:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    9b74:	2d000008 	stccs	0, cr0, [r0, #-32]	; 0xffffffe0
    9b78:	00003d32 	andeq	r3, r0, r2, lsr sp
    9b7c:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    9b80:	9a000000 	bls	9b88 <__Stack_Size+0x9788>
    9b84:	2e00004d 	cdpcs	0, 0, cr0, cr0, cr13, {2}
    9b88:	00003902 	andeq	r3, r0, r2, lsl #18
    9b8c:	9401a201 	strls	sl, [r1], #-513	; 0x201
    9b90:	01000008 	tsteq	r0, r8
    9b94:	19972f51 	ldmibne	r7, {r0, r4, r6, r8, r9, sl, fp, sp}
    9b98:	a4010000 	strge	r0, [r1], #-0
    9b9c:	00003a01 	andeq	r3, r0, r1, lsl #20
    9ba0:	00520100 	subseq	r0, r2, r0, lsl #2
    9ba4:	01d4040a 	bicseq	r0, r4, sl, lsl #8
    9ba8:	802c0000 	eorhi	r0, ip, r0
    9bac:	01000037 	tsteq	r0, r7, lsr r0
    9bb0:	005e03f6 	ldrsheq	r0, [lr], #-54	; 0xffffffca
    9bb4:	1dd80000 	ldclne	0, cr0, [r8]
    9bb8:	00440800 	subeq	r0, r4, r0, lsl #16
    9bbc:	9c010000 	stcls	0, cr0, [r1], {-0}
    9bc0:	000008c4 	andeq	r0, r0, r4, asr #17
    9bc4:	001de620 	andseq	lr, sp, r0, lsr #12
    9bc8:	000dbc08 	andeq	fp, sp, r8, lsl #24
    9bcc:	50011e00 	andpl	r1, r1, r0, lsl #28
    9bd0:	00003001 	andeq	r3, r0, r1
    9bd4:	00371d30 	eorseq	r1, r7, r0, lsr sp
    9bd8:	023a0100 	eorseq	r0, sl, #0, 2
    9bdc:	0008fe01 	andeq	pc, r8, r1, lsl #28
    9be0:	39272500 	stmdbcc	r7!, {r8, sl, sp}
    9be4:	3c010000 	stccc	0, cr0, [r1], {-0}
    9be8:	00020402 	andeq	r0, r2, r2, lsl #8
    9bec:	175b2500 	ldrbne	r2, [fp, -r0, lsl #10]
    9bf0:	3d010000 	stccc	0, cr0, [r1, #-0]
    9bf4:	00003a02 	andeq	r3, r0, r2, lsl #20
    9bf8:	18952500 	ldmne	r5, {r8, sl, sp}
    9bfc:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    9c00:	00003a02 	andeq	r3, r0, r2, lsl #20
    9c04:	37183100 	ldrcc	r3, [r8, -r0, lsl #2]
    9c08:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    9c0c:	1f300002 	svcne	0x00300002
    9c10:	01000037 	tsteq	r0, r7, lsr r0
    9c14:	800102ba 			; <UNDEFINED> instruction: 0x800102ba
    9c18:	25000009 	strcs	r0, [r0, #-9]
    9c1c:	00001878 	andeq	r1, r0, r8, ror r8
    9c20:	5b02bc01 	blpl	b8c2c <__Stack_Size+0xb882c>
    9c24:	25000002 	strcs	r0, [r0, #-2]
    9c28:	00003927 	andeq	r3, r0, r7, lsr #18
    9c2c:	0402bd01 	streq	fp, [r2], #-3329	; 0xd01
    9c30:	25000002 	strcs	r0, [r0, #-2]
    9c34:	000038bd 			; <UNDEFINED> instruction: 0x000038bd
    9c38:	3a02be01 	bcc	b9444 <__Stack_Size+0xb9044>
    9c3c:	25000000 	strcs	r0, [r0, #-0]
    9c40:	0000381d 	andeq	r3, r0, sp, lsl r8
    9c44:	3a02c001 	bcc	b9c50 <__Stack_Size+0xb9850>
    9c48:	25000000 	strcs	r0, [r0, #-0]
    9c4c:	0000365a 	andeq	r3, r0, sl, asr r6
    9c50:	3a02c001 	bcc	b9c5c <__Stack_Size+0xb985c>
    9c54:	25000000 	strcs	r0, [r0, #-0]
    9c58:	00001997 	muleq	r0, r7, r9
    9c5c:	3a02c101 	bcc	ba068 <__Stack_Size+0xb9c68>
    9c60:	25000000 	strcs	r0, [r0, #-0]
    9c64:	000026ad 	andeq	r2, r0, sp, lsr #13
    9c68:	3a02c101 	bcc	ba074 <__Stack_Size+0xb9c74>
    9c6c:	32000000 	andcc	r0, r0, #0
    9c70:	00000971 	andeq	r0, r0, r1, ror r9
    9c74:	0037ab25 	eorseq	sl, r7, r5, lsr #22
    9c78:	02cd0100 	sbceq	r0, sp, #0, 2
    9c7c:	0000005e 	andeq	r0, r0, lr, asr r0
    9c80:	c1253300 	teqgt	r5, r0, lsl #6
    9c84:	01000015 	tsteq	r0, r5, lsl r0
    9c88:	09800346 	stmibeq	r0, {r1, r2, r6, r8, r9}
    9c8c:	00000000 	andeq	r0, r0, r0
    9c90:	00003a34 	andeq	r3, r0, r4, lsr sl
    9c94:	38712800 	ldmdacc	r1!, {fp, sp}^
    9c98:	6d010000 	stcvs	0, cr0, [r1, #-0]
    9c9c:	00005e03 	andeq	r5, r0, r3, lsl #28
    9ca0:	001e1c00 	andseq	r1, lr, r0, lsl #24
    9ca4:	0002dc08 	andeq	sp, r2, r8, lsl #24
    9ca8:	129c0100 	addsne	r0, ip, #0, 2
    9cac:	3500000b 	strcc	r0, [r0, #-11]
    9cb0:	03700104 	cmneq	r0, #4, 2
    9cb4:	000009bd 			; <UNDEFINED> instruction: 0x000009bd
    9cb8:	01006236 	tsteq	r0, r6, lsr r2
    9cbc:	01ce0372 	biceq	r0, lr, r2, ror r3
    9cc0:	77360000 	ldrvc	r0, [r6, -r0]!
    9cc4:	03730100 	cmneq	r3, #0, 2
    9cc8:	00000b12 	andeq	r0, r0, r2, lsl fp
    9ccc:	361d1b00 	ldrcc	r1, [sp], -r0, lsl #22
    9cd0:	74010000 	strvc	r0, [r1], #-0
    9cd4:	00099f03 	andeq	r9, r9, r3, lsl #30
    9cd8:	004dbb00 	subeq	fp, sp, r0, lsl #22
    9cdc:	36bd3700 	ldrtcc	r3, [sp], r0, lsl #14
    9ce0:	7d010000 	stcvc	0, cr0, [r1, #-0]
    9ce4:	00004c03 	andeq	r4, r0, r3, lsl #24
    9ce8:	c4380100 	ldrtgt	r0, [r8], #-256	; 0x100
    9cec:	70000008 	andvc	r0, r0, r8
    9cf0:	c608001e 			; <UNDEFINED> instruction: 0xc608001e
    9cf4:	01000000 	mrseq	r0, (UNDEF: 0)
    9cf8:	0a5a0392 	beq	168ab48 <__Stack_Size+0x168a748>
    9cfc:	70190000 	andsvc	r0, r9, r0
    9d00:	c608001e 			; <UNDEFINED> instruction: 0xc608001e
    9d04:	23000000 	movwcs	r0, #0
    9d08:	000008d1 	ldrdeq	r0, [r0], -r1
    9d0c:	00004dde 	ldrdeq	r4, [r0], -lr
    9d10:	0008dd23 	andeq	sp, r8, r3, lsr #26
    9d14:	004e8700 	subeq	r8, lr, r0, lsl #14
    9d18:	08e92300 	stmiaeq	r9!, {r8, r9, sp}^
    9d1c:	4e9a0000 	cdpmi	0, 9, cr0, cr10, cr0, {0}
    9d20:	f5390000 			; <UNDEFINED> instruction: 0xf5390000
    9d24:	30000008 	andcc	r0, r0, r8
    9d28:	2708001f 	smladcs	r8, pc, r0, r0	; <UNPREDICTABLE>
    9d2c:	08001e80 	stmdaeq	r0, {r7, r9, sl, fp, ip}
    9d30:	0000068d 	andeq	r0, r0, sp, lsl #13
    9d34:	001eba1d 	andseq	fp, lr, sp, lsl sl
    9d38:	000a3408 	andeq	r3, sl, r8, lsl #8
    9d3c:	50011e00 	andpl	r1, r1, r0, lsl #28
    9d40:	00007402 	andeq	r7, r0, r2, lsl #8
    9d44:	001ed027 	andseq	sp, lr, r7, lsr #32
    9d48:	00083708 	andeq	r3, r8, r8, lsl #14
    9d4c:	1eec2700 	cdpne	7, 14, cr2, cr12, cr0, {0}
    9d50:	06ce0800 	strbeq	r0, [lr], r0, lsl #16
    9d54:	fa270000 	blx	9c9d5c <__Stack_Size+0x9c995c>
    9d58:	e708001e 	smlad	r8, lr, r0, r0
    9d5c:	27000004 	strcs	r0, [r0, -r4]
    9d60:	08001f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp, ip}
    9d64:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    9d68:	fe3a0000 	cdp2	0, 3, cr0, cr10, cr0, {0}
    9d6c:	36000008 	strcc	r0, [r0], -r8
    9d70:	6008001f 	andvs	r0, r8, pc, lsl r0
    9d74:	0100000c 	tsteq	r0, ip
    9d78:	0af60397 	beq	ffd8abdc <SCS_BASE+0x1fd7cbdc>
    9d7c:	602a0000 	eorvs	r0, sl, r0
    9d80:	2300000c 	movwcs	r0, #12
    9d84:	0000090b 	andeq	r0, r0, fp, lsl #18
    9d88:	00004eb9 			; <UNDEFINED> instruction: 0x00004eb9
    9d8c:	00091723 	andeq	r1, r9, r3, lsr #14
    9d90:	004f3900 	subeq	r3, pc, r0, lsl #18
    9d94:	09232300 	stmdbeq	r3!, {r8, r9, sp}
    9d98:	4f630000 	svcmi	0x00630000
    9d9c:	2f230000 	svccs	0x00230000
    9da0:	8c000009 	stchi	0, cr0, [r0], {9}
    9da4:	2300004f 	movwcs	r0, #79	; 0x4f
    9da8:	0000093b 	andeq	r0, r0, fp, lsr r9
    9dac:	00004f9f 	muleq	r0, pc, pc	; <UNPREDICTABLE>
    9db0:	00094723 	andeq	r4, r9, r3, lsr #14
    9db4:	004fba00 	subeq	fp, pc, r0, lsl #20
    9db8:	09532300 	ldmdbeq	r3, {r8, r9, sp}^
    9dbc:	4fda0000 	svcmi	0x00da0000
    9dc0:	40170000 	andsmi	r0, r7, r0
    9dc4:	2208001f 	andcs	r0, r8, #31
    9dc8:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    9dcc:	2300000a 	movwcs	r0, #10
    9dd0:	00000964 	andeq	r0, r0, r4, ror #18
    9dd4:	00004fed 	andeq	r4, r0, sp, ror #31
    9dd8:	20661700 	rsbcs	r1, r6, r0, lsl #14
    9ddc:	005e0800 	subseq	r0, lr, r0, lsl #16
    9de0:	0ae80000 	beq	ffa09de8 <SCS_BASE+0x1f9fbde8>
    9de4:	723b0000 	eorsvc	r0, fp, #0
    9de8:	02000009 	andeq	r0, r0, #9
    9dec:	c2276491 	eorgt	r6, r7, #-1862270976	; 0x91000000
    9df0:	c2080020 	andgt	r0, r8, #32
    9df4:	00000005 	andeq	r0, r0, r5
    9df8:	0020283c 	eoreq	r2, r0, ip, lsr r8
    9dfc:	50011e08 	andpl	r1, r1, r8, lsl #28
    9e00:	00007402 	andeq	r7, r0, r2, lsl #8
    9e04:	50270000 	eorpl	r0, r7, r0
    9e08:	e508001e 	str	r0, [r8, #-30]
    9e0c:	2700000d 	strcs	r0, [r0, -sp]
    9e10:	08001e5a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, fp, ip}
    9e14:	00000de5 	andeq	r0, r0, r5, ror #27
    9e18:	0020d427 	eoreq	sp, r0, r7, lsr #8
    9e1c:	00089a08 	andeq	r9, r8, r8, lsl #20
    9e20:	040a0000 	streq	r0, [sl], #-0
    9e24:	0000004c 	andeq	r0, r0, ip, asr #32
    9e28:	0037ec30 	eorseq	lr, r7, r0, lsr ip
    9e2c:	01b70100 			; <UNDEFINED> instruction: 0x01b70100
    9e30:	000b5801 	andeq	r5, fp, r1, lsl #16
    9e34:	37512500 	ldrbcc	r2, [r1, -r0, lsl #10]
    9e38:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    9e3c:	00068701 	andeq	r8, r6, r1, lsl #14
    9e40:	37c92500 	strbcc	r2, [r9, r0, lsl #10]
    9e44:	ba010000 	blt	49e4c <__Stack_Size+0x49a4c>
    9e48:	00003a01 	andeq	r3, r0, r1, lsl #20
    9e4c:	ad253300 	stcge	3, cr3, [r5, #-0]
    9e50:	01000000 	mrseq	r0, (UNDEF: 0)
    9e54:	01ce01c0 	biceq	r0, lr, r0, asr #3
    9e58:	32250000 	eorcc	r0, r5, #0
    9e5c:	0100003d 	tsteq	r0, sp, lsr r0
    9e60:	003a01c1 	eorseq	r0, sl, r1, asr #3
    9e64:	00000000 	andeq	r0, r0, r0
    9e68:	00360728 	eorseq	r0, r6, r8, lsr #14
    9e6c:	03cb0100 	biceq	r0, fp, #0, 2
    9e70:	0000005e 	andeq	r0, r0, lr, asr r0
    9e74:	080020f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sp}
    9e78:	000000cc 	andeq	r0, r0, ip, asr #1
    9e7c:	0c2a9c01 	stceq	12, cr9, [sl], #-4
    9e80:	951b0000 	ldrls	r0, [fp, #-0]
    9e84:	01000018 	tsteq	r0, r8, lsl r0
    9e88:	003a03cd 	eorseq	r0, sl, sp, asr #7
    9e8c:	500b0000 	andpl	r0, fp, r0
    9e90:	18380000 	ldmdane	r8!, {}	; <UNPREDICTABLE>
    9e94:	1000000b 	andne	r0, r0, fp
    9e98:	7c080021 	stcvc	0, cr0, [r8], {33}	; 0x21
    9e9c:	01000000 	mrseq	r0, (UNDEF: 0)
    9ea0:	0c2003d6 	stceq	3, cr0, [r0], #-856	; 0xfffffca8
    9ea4:	10190000 	andsne	r0, r9, r0
    9ea8:	7c080021 	stcvc	0, cr0, [r8], {33}	; 0x21
    9eac:	23000000 	movwcs	r0, #0
    9eb0:	00000b25 	andeq	r0, r0, r5, lsr #22
    9eb4:	00005058 	andeq	r5, r0, r8, asr r0
    9eb8:	000b3123 	andeq	r3, fp, r3, lsr #2
    9ebc:	00506d00 	subseq	r6, r0, r0, lsl #26
    9ec0:	21181700 	tstcs	r8, r0, lsl #14
    9ec4:	002a0800 	eoreq	r0, sl, r0, lsl #16
    9ec8:	0c0a0000 	stceq	0, cr0, [sl], {-0}
    9ecc:	3e230000 	cdpcc	0, 2, cr0, cr3, cr0, {0}
    9ed0:	8000000b 	andhi	r0, r0, fp
    9ed4:	23000050 	movwcs	r0, #80	; 0x50
    9ed8:	00000b4a 	andeq	r0, r0, sl, asr #22
    9edc:	0000509e 	muleq	r0, lr, r0
    9ee0:	0021241d 	eoreq	r2, r1, sp, lsl r4
    9ee4:	000be008 	andeq	lr, fp, r8
    9ee8:	50011e00 	andpl	r1, r1, r0, lsl #28
    9eec:	00007602 	andeq	r7, r0, r2, lsl #12
    9ef0:	0021381f 	eoreq	r3, r1, pc, lsl r8
    9ef4:	000dfb08 	andeq	pc, sp, r8, lsl #22
    9ef8:	000bf300 	andeq	pc, fp, r0, lsl #6
    9efc:	50011e00 	andpl	r1, r1, r0, lsl #28
    9f00:	20003001 	andcs	r3, r0, r1
    9f04:	08002142 	stmdaeq	r0, {r1, r6, r8, sp}
    9f08:	00000e11 	andeq	r0, r0, r1, lsl lr
    9f0c:	0252011e 	subseq	r0, r2, #-2147483641	; 0x80000007
    9f10:	011e0076 	tsteq	lr, r6, ror r0
    9f14:	00770250 	rsbseq	r0, r7, r0, asr r2
    9f18:	56200000 	strtpl	r0, [r0], -r0
    9f1c:	7c080021 	stcvc	0, cr0, [r8], {33}	; 0x21
    9f20:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
    9f24:	30015101 	andcc	r5, r1, r1, lsl #2
    9f28:	0150011e 	cmpeq	r0, lr, lsl r1
    9f2c:	00000030 	andeq	r0, r0, r0, lsr r0
    9f30:	0021ac3d 	eoreq	sl, r1, sp, lsr ip
    9f34:	00089a08 	andeq	r9, r8, r8, lsl #20
    9f38:	743e0000 	ldrtvc	r0, [lr], #-0
    9f3c:	01000016 	tsteq	r0, r6, lsl r0
    9f40:	21c40422 	biccs	r0, r4, r2, lsr #8
    9f44:	00400800 	subeq	r0, r0, r0, lsl #16
    9f48:	9c010000 	stcls	0, cr0, [r1], {-0}
    9f4c:	00000c6d 	andeq	r0, r0, sp, ror #24
    9f50:	6c61563f 	stclvs	6, cr5, [r1], #-252	; 0xffffff04
    9f54:	04220100 	strteq	r0, [r2], #-256	; 0x100
    9f58:	0000005e 	andeq	r0, r0, lr, asr r0
    9f5c:	000050ec 	andeq	r5, r0, ip, ror #1
    9f60:	01006940 	tsteq	r0, r0, asr #18
    9f64:	003a0427 	eorseq	r0, sl, r7, lsr #8
    9f68:	52010000 	andpl	r0, r1, #0
    9f6c:	50456e26 	subpl	r6, r5, r6, lsr #28
    9f70:	04280100 	strteq	r0, [r8], #-256	; 0x100
    9f74:	0000003a 	andeq	r0, r0, sl, lsr r0
    9f78:	0000510d 	andeq	r5, r0, sp, lsl #2
    9f7c:	36632800 	strbtcc	r2, [r3], -r0, lsl #16
    9f80:	a3010000 	movwge	r0, #4096	; 0x1000
    9f84:	00005e03 	andeq	r5, r0, r3, lsl #28
    9f88:	00220400 	eoreq	r0, r2, r0, lsl #8
    9f8c:	00005c08 	andeq	r5, r0, r8, lsl #24
    9f90:	b39c0100 	orrslt	r0, ip, #0, 2
    9f94:	1b00000c 	blne	9fcc <__Stack_Size+0x9bcc>
    9f98:	00001895 	muleq	r0, r5, r8
    9f9c:	3a03a501 	bcc	f33a8 <__Stack_Size+0xf2fa8>
    9fa0:	20000000 	andcs	r0, r0, r0
    9fa4:	27000051 	smlsdcs	r0, r1, r0, r0
    9fa8:	08002218 	stmdaeq	r0, {r3, r4, r9, sp}
    9fac:	000005c2 	andeq	r0, r0, r2, asr #11
    9fb0:	00223427 	eoreq	r3, r2, r7, lsr #8
    9fb4:	000c2a08 	andeq	r2, ip, r8, lsl #20
    9fb8:	22523d00 	subscs	r3, r2, #0, 26
    9fbc:	089a0800 	ldmeq	sl, {fp}
    9fc0:	41000000 	mrsmi	r0, (UNDEF: 0)
    9fc4:	000039c1 	andeq	r3, r0, r1, asr #19
    9fc8:	60043a01 	andvs	r3, r4, r1, lsl #20
    9fcc:	02080022 	andeq	r0, r8, #34	; 0x22
    9fd0:	01000000 	mrseq	r0, (UNDEF: 0)
    9fd4:	1419429c 	ldrne	r4, [r9], #-668	; 0x29c
    9fd8:	ee040000 	cdp	0, 0, cr0, cr4, cr0, {0}
    9fdc:	00000458 	andeq	r0, r0, r8, asr r4
    9fe0:	0015f042 	andseq	pc, r5, r2, asr #32
    9fe4:	91f00400 	mvnsls	r0, r0, lsl #8
    9fe8:	42000002 	andmi	r0, r0, #2
    9fec:	0000392e 	andeq	r3, r0, lr, lsr #18
    9ff0:	0ce6f404 	cfstrdeq	mvd15, [r6], #16
    9ff4:	4c340000 	ldcmi	0, cr0, [r4], #-0
    9ff8:	42000000 	andmi	r0, r0, #0
    9ffc:	0000398a 	andeq	r3, r0, sl, lsl #19
    a000:	0ce6f504 	cfstr64eq	mvdx15, [r6], #16
    a004:	c9420000 	stmdbgt	r2, {}^	; <UNPREDICTABLE>
    a008:	05000015 	streq	r0, [r0, #-21]
    a00c:	000d0122 	andeq	r0, sp, r2, lsr #2
    a010:	78040a00 	stmdavc	r4, {r9, fp}
    a014:	42000003 	andmi	r0, r0, #3
    a018:	0000359e 	muleq	r0, lr, r5
    a01c:	0d122505 	cfldr32eq	mvfx2, [r2, #-20]	; 0xffffffec
    a020:	040a0000 	streq	r0, [sl], #-0
    a024:	00000458 	andeq	r0, r0, r8, asr r4
    a028:	00356342 	eorseq	r6, r5, r2, asr #6
    a02c:	232a0500 	teqcs	sl, #0, 10
    a030:	0a00000d 	beq	a06c <__Stack_Size+0x9c6c>
    a034:	0004dc04 	andeq	sp, r4, r4, lsl #24
    a038:	36e94300 	strbtcc	r4, [r9], r0, lsl #6
    a03c:	2b010000 	blcs	4a044 <__Stack_Size+0x49c44>
    a040:	000002dc 	ldrdeq	r0, [r0], -ip
    a044:	071a0305 	ldreq	r0, [sl, -r5, lsl #6]
    a048:	3a432000 	bcc	10d2050 <__Stack_Size+0x10d1c50>
    a04c:	01000037 	tsteq	r0, r7, lsr r0
    a050:	0000842d 	andeq	r8, r0, sp, lsr #8
    a054:	30030500 	andcc	r0, r3, r0, lsl #10
    a058:	44200001 	strtmi	r0, [r0], #-1
    a05c:	000036dd 	ldrdeq	r3, [r0], -sp
    a060:	4c028506 	cfstr32mi	mvfx8, [r2], {6}
    a064:	61000000 	mrsvs	r0, (UNDEF: 0)
    a068:	0c00000d 	stceq	0, cr0, [r0], {13}
    a06c:	0000005e 	andeq	r0, r0, lr, asr r0
    a070:	1adf4500 	bne	ff7db478 <SCS_BASE+0x1f7cd478>
    a074:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    a078:	00000d7c 	andeq	r0, r0, ip, ror sp
    a07c:	0001ce0c 	andeq	ip, r1, ip, lsl #28
    a080:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a084:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a088:	00000000 	andeq	r0, r0, r0
    a08c:	001a6f46 	andseq	r6, sl, r6, asr #30
    a090:	02880600 	addeq	r0, r8, #0, 12
    a094:	00000d93 	muleq	r0, r3, sp
    a098:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a09c:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a0a0:	46000000 	strmi	r0, [r0], -r0
    a0a4:	0000385b 	andeq	r3, r0, fp, asr r8
    a0a8:	a5028006 	strge	r8, [r2, #-6]
    a0ac:	0c00000d 	stceq	0, cr0, [r0], {13}
    a0b0:	0000005e 	andeq	r0, r0, lr, asr r0
    a0b4:	14c94600 	strbne	r4, [r9], #1536	; 0x600
    a0b8:	6c060000 	stcvs	0, cr0, [r6], {-0}
    a0bc:	000dbc02 	andeq	fp, sp, r2, lsl #24
    a0c0:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a0c4:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a0c8:	00000000 	andeq	r0, r0, r0
    a0cc:	001a3146 	andseq	r3, sl, r6, asr #2
    a0d0:	02890600 	addeq	r0, r9, #0, 12
    a0d4:	00000dd3 	ldrdeq	r0, [r0], -r3
    a0d8:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a0dc:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a0e0:	46000000 	strmi	r0, [r0], -r0
    a0e4:	000037bc 			; <UNDEFINED> instruction: 0x000037bc
    a0e8:	e5027f06 	str	r7, [r2, #-3846]	; 0xf06
    a0ec:	0c00000d 	stceq	0, cr0, [r0], {13}
    a0f0:	0000005e 	andeq	r0, r0, lr, asr r0
    a0f4:	37b34400 	ldrcc	r4, [r3, r0, lsl #8]!
    a0f8:	99060000 	stmdbls	r6, {}	; <UNPREDICTABLE>
    a0fc:	00004c02 	andeq	r4, r0, r2, lsl #24
    a100:	000dfb00 	andeq	pc, sp, r0, lsl #22
    a104:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a108:	44000000 	strmi	r0, [r0], #-0
    a10c:	00003622 	andeq	r3, r0, r2, lsr #12
    a110:	4c028606 	stcmi	6, cr8, [r2], {6}
    a114:	11000000 	mrsne	r0, (UNDEF: 0)
    a118:	0c00000e 	stceq	0, cr0, [r0], {14}
    a11c:	0000005e 	andeq	r0, r0, lr, asr r0
    a120:	38ee4700 	stmiacc	lr!, {r8, r9, sl, lr}^
    a124:	1a070000 	bne	1ca12c <__Stack_Size+0x1c9d2c>
    a128:	0001ce0c 	andeq	ip, r1, ip, lsl #28
    a12c:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a130:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a134:	00000000 	andeq	r0, r0, r0
    a138:	00017700 	andeq	r7, r1, r0, lsl #14
    a13c:	73000400 	movwvc	r0, #1024	; 0x400
    a140:	04000023 	streq	r0, [r0], #-35	; 0x23
    a144:	00002901 	andeq	r2, r0, r1, lsl #18
    a148:	39fd0100 	ldmibcc	sp!, {r8}^
    a14c:	03c20000 	biceq	r0, r2, #0
    a150:	0d000000 	stceq	0, cr0, [r0, #-0]
    a154:	00000000 	andeq	r0, r0, r0
    a158:	2f330000 	svccs	0x00330000
    a15c:	04020000 	streq	r0, [r2], #-0
    a160:	00085705 	andeq	r5, r8, r5, lsl #14
    a164:	05020200 	streq	r0, [r2, #-512]	; 0x200
    a168:	00000829 	andeq	r0, r0, r9, lsr #16
    a16c:	10060102 	andne	r0, r6, r2, lsl #2
    a170:	0300000a 	movweq	r0, #10
    a174:	00323375 	eorseq	r3, r2, r5, ror r3
    a178:	00452702 	subeq	r2, r5, r2, lsl #14
    a17c:	04020000 	streq	r0, [r2], #-0
    a180:	00096407 	andeq	r6, r9, r7, lsl #8
    a184:	31750300 	cmncc	r5, r0, lsl #6
    a188:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    a18c:	00000057 	andeq	r0, r0, r7, asr r0
    a190:	09070202 	stmdbeq	r7, {r1, r9}
    a194:	0300000c 	movweq	r0, #12
    a198:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    a19c:	00006829 	andeq	r6, r0, r9, lsr #16
    a1a0:	08010200 	stmdaeq	r1, {r9}
    a1a4:	00000a0e 	andeq	r0, r0, lr, lsl #20
    a1a8:	5b070402 	blpl	1cb1b8 <__Stack_Size+0x1cadb8>
    a1ac:	04000009 	streq	r0, [r0], #-9
    a1b0:	00005e04 	andeq	r5, r0, r4, lsl #28
    a1b4:	1adf0500 	bne	ff7cb5bc <SCS_BASE+0x1f7bd5bc>
    a1b8:	24010000 	strcs	r0, [r1], #-0
    a1bc:	08002262 	stmdaeq	r0, {r1, r5, r6, r9, sp}
    a1c0:	00000030 	andeq	r0, r0, r0, lsr r0
    a1c4:	01049c01 	tsteq	r4, r1, lsl #24
    a1c8:	cd060000 	stcgt	0, cr0, [r6, #-0]
    a1cc:	01000039 	tsteq	r0, r9, lsr r0
    a1d0:	00007624 	andeq	r7, r0, r4, lsr #12
    a1d4:	00516600 	subseq	r6, r1, r0, lsl #12
    a1d8:	39ea0600 	stmibcc	sl!, {r9, sl}^
    a1dc:	24010000 	strcs	r0, [r1], #-0
    a1e0:	0000004c 	andeq	r0, r0, ip, asr #32
    a1e4:	000051ab 	andeq	r5, r0, fp, lsr #3
    a1e8:	0039d606 	eorseq	sp, r9, r6, lsl #12
    a1ec:	4c240100 	stfmis	f0, [r4], #-0
    a1f0:	cc000000 	stcgt	0, cr0, [r0], {-0}
    a1f4:	07000051 	smlsdeq	r0, r1, r0, r0
    a1f8:	2601006e 	strcs	r0, [r1], -lr, rrx
    a1fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    a200:	69085201 	stmdbvs	r8, {r0, r9, ip, lr}
    a204:	3a270100 	bcc	9ca60c <__Stack_Size+0x9ca20c>
    a208:	ed000000 	stc	0, cr0, [r0, #-0]
    a20c:	09000051 	stmdbeq	r0, {r0, r4, r6}
    a210:	000039de 	ldrdeq	r3, [r0], -lr
    a214:	003a2701 	eorseq	r2, sl, r1, lsl #14
    a218:	524c0000 	subpl	r0, ip, #0
    a21c:	e4090000 	str	r0, [r9], #-0
    a220:	01000039 	tsteq	r0, r9, lsr r0
    a224:	00003a27 	andeq	r3, r0, r7, lsr #20
    a228:	00528300 	subseq	r8, r2, r0, lsl #6
    a22c:	39f60900 	ldmibcc	r6!, {r8, fp}^
    a230:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    a234:	00000104 	andeq	r0, r0, r4, lsl #2
    a238:	000052a7 	andeq	r5, r0, r7, lsr #5
    a23c:	4c040400 	cfstrsmi	mvf0, [r4], {-0}
    a240:	05000000 	streq	r0, [r0, #-0]
    a244:	000038ee 	andeq	r3, r0, lr, ror #17
    a248:	22923d01 	addscs	r3, r2, #1, 26	; 0x40
    a24c:	00240800 	eoreq	r0, r4, r0, lsl #16
    a250:	9c010000 	stcls	0, cr0, [r1], {-0}
    a254:	00000174 	andeq	r0, r0, r4, ror r1
    a258:	0039cd06 	eorseq	ip, r9, r6, lsl #26
    a25c:	763d0100 	ldrtvc	r0, [sp], -r0, lsl #2
    a260:	e2000000 	and	r0, r0, #0
    a264:	06000052 			; <UNDEFINED> instruction: 0x06000052
    a268:	000039ea 	andeq	r3, r0, sl, ror #19
    a26c:	004c3d01 	subeq	r3, ip, r1, lsl #26
    a270:	53190000 	tstpl	r9, #0
    a274:	d6060000 	strle	r0, [r6], -r0
    a278:	01000039 	tsteq	r0, r9, lsr r0
    a27c:	00004c3d 	andeq	r4, r0, sp, lsr ip
    a280:	00533a00 	subseq	r3, r3, r0, lsl #20
    a284:	006e0700 	rsbeq	r0, lr, r0, lsl #14
    a288:	003a3f01 	eorseq	r3, sl, r1, lsl #30
    a28c:	52010000 	andpl	r0, r1, #0
    a290:	01006908 	tsteq	r0, r8, lsl #18
    a294:	00003a40 	andeq	r3, r0, r0, asr #20
    a298:	00535b00 	subseq	r5, r3, r0, lsl #22
    a29c:	39f60900 	ldmibcc	r6!, {r8, fp}^
    a2a0:	41010000 	mrsmi	r0, (UNDEF: 1)
    a2a4:	00000174 	andeq	r0, r0, r4, ror r1
    a2a8:	000053ba 			; <UNDEFINED> instruction: 0x000053ba
    a2ac:	3a040400 	bcc	10b2b4 <__Stack_Size+0x10aeb4>
    a2b0:	00000000 	andeq	r0, r0, r0
    a2b4:	00000c93 	muleq	r0, r3, ip
    a2b8:	23fe0004 	mvnscs	r0, #4
    a2bc:	01040000 	mrseq	r0, (UNDEF: 4)
    a2c0:	00000029 	andeq	r0, r0, r9, lsr #32
    a2c4:	003b4a01 	eorseq	r4, fp, r1, lsl #20
    a2c8:	0003c200 	andeq	ip, r3, r0, lsl #4
    a2cc:	000dc800 	andeq	ip, sp, r0, lsl #16
    a2d0:	00000000 	andeq	r0, r0, r0
    a2d4:	002fdc00 	eoreq	sp, pc, r0, lsl #24
    a2d8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    a2dc:	00000857 	andeq	r0, r0, r7, asr r8
    a2e0:	29050202 	stmdbcs	r5, {r1, r9}
    a2e4:	02000008 	andeq	r0, r0, #8
    a2e8:	0a100601 	beq	40baf4 <__Stack_Size+0x40b6f4>
    a2ec:	75030000 	strvc	r0, [r3, #-0]
    a2f0:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    a2f4:	00004527 	andeq	r4, r0, r7, lsr #10
    a2f8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a2fc:	00000964 	andeq	r0, r0, r4, ror #18
    a300:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    a304:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    a308:	02000000 	andeq	r0, r0, #0
    a30c:	0c090702 	stceq	7, cr0, [r9], {2}
    a310:	75030000 	strvc	r0, [r3, #-0]
    a314:	29020038 	stmdbcs	r2, {r3, r4, r5}
    a318:	00000068 	andeq	r0, r0, r8, rrx
    a31c:	0e080102 	adfeqe	f0, f0, f2
    a320:	0200000a 	andeq	r0, r0, #10
    a324:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    a328:	7d040000 	stcvc	0, cr0, [r4, #-0]
    a32c:	0100003a 	tsteq	r0, sl, lsr r0
    a330:	00951803 	addseq	r1, r5, r3, lsl #16
    a334:	17050000 	strne	r0, [r5, -r0]
    a338:	0000003a 	andeq	r0, r0, sl, lsr r0
    a33c:	003c1605 	eorseq	r1, ip, r5, lsl #12
    a340:	b9050100 	stmdblt	r5, {r8}
    a344:	0200003a 	andeq	r0, r0, #58	; 0x3a
    a348:	3a7e0600 	bcc	1f8bb50 <__Stack_Size+0x1f8b750>
    a34c:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    a350:	00000076 	andeq	r0, r0, r6, ror r0
    a354:	003cb907 	eorseq	fp, ip, r7, lsl #18
    a358:	4c9c0100 	ldfmis	f0, [ip], {0}
    a35c:	01000000 	mrseq	r0, (UNDEF: 0)
    a360:	000000bc 	strheq	r0, [r0], -ip
    a364:	003b9208 	eorseq	r9, fp, r8, lsl #4
    a368:	5e9c0100 	fmlple	f0, f4, f0
    a36c:	00000000 	andeq	r0, r0, r0
    a370:	003a8a09 	eorseq	r8, sl, r9, lsl #20
    a374:	00230100 	eoreq	r0, r3, r0, lsl #2
    a378:	0c000000 	stceq	0, cr0, [r0], {-0}
    a37c:	01000000 	mrseq	r0, (UNDEF: 0)
    a380:	0000df9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    a384:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a388:	23010000 	movwcs	r0, #4096	; 0x1000
    a38c:	0000004c 	andeq	r0, r0, ip, asr #32
    a390:	0b005001 	bleq	1e39c <__Stack_Size+0x1df9c>
    a394:	00003ae6 	andeq	r3, r0, r6, ror #21
    a398:	004c2f01 	subeq	r2, ip, r1, lsl #30
    a39c:	00000000 	andeq	r0, r0, r0
    a3a0:	000c0000 	andeq	r0, ip, r0
    a3a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3a8:	003a5309 	eorseq	r5, sl, r9, lsl #6
    a3ac:	003b0100 	eorseq	r0, fp, r0, lsl #2
    a3b0:	0c000000 	stceq	0, cr0, [r0], {-0}
    a3b4:	01000000 	mrseq	r0, (UNDEF: 0)
    a3b8:	0001179c 	muleq	r1, ip, r7
    a3bc:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a3c0:	3b010000 	blcc	4a3c8 <__Stack_Size+0x49fc8>
    a3c4:	0000004c 	andeq	r0, r0, ip, asr #32
    a3c8:	0b005001 	bleq	1e3d4 <__Stack_Size+0x1dfd4>
    a3cc:	00003c62 	andeq	r3, r0, r2, ror #24
    a3d0:	004c4701 	subeq	r4, ip, r1, lsl #14
    a3d4:	00000000 	andeq	r0, r0, r0
    a3d8:	000c0000 	andeq	r0, ip, r0
    a3dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3e0:	003af50b 	eorseq	pc, sl, fp, lsl #10
    a3e4:	4c530100 	ldfmie	f0, [r3], {-0}
    a3e8:	00000000 	andeq	r0, r0, r0
    a3ec:	0c000000 	stceq	0, cr0, [r0], {-0}
    a3f0:	01000000 	mrseq	r0, (UNDEF: 0)
    a3f4:	3b89099c 	blcc	fe24ca6c <SCS_BASE+0x1e23ea6c>
    a3f8:	5f010000 	svcpl	0x00010000
    a3fc:	00000000 	andeq	r0, r0, r0
    a400:	0000000c 	andeq	r0, r0, ip
    a404:	01649c01 	cmneq	r4, r1, lsl #24
    a408:	af0a0000 	svcge	0x000a0000
    a40c:	0100003c 	tsteq	r0, ip, lsr r0
    a410:	00004c5f 	andeq	r4, r0, pc, asr ip
    a414:	00500100 	subseq	r0, r0, r0, lsl #2
    a418:	003b020b 	eorseq	r0, fp, fp, lsl #4
    a41c:	4c6b0100 	stfmie	f0, [fp], #-0
    a420:	00000000 	andeq	r0, r0, r0
    a424:	0c000000 	stceq	0, cr0, [r0], {-0}
    a428:	01000000 	mrseq	r0, (UNDEF: 0)
    a42c:	1653099c 			; <UNDEFINED> instruction: 0x1653099c
    a430:	77010000 	strvc	r0, [r1, -r0]
    a434:	080022b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sp}
    a438:	00000010 	andeq	r0, r0, r0, lsl r0
    a43c:	019c9c01 	orrseq	r9, ip, r1, lsl #24
    a440:	af0a0000 	svcge	0x000a0000
    a444:	0100003c 	tsteq	r0, ip, lsr r0
    a448:	00004c77 	andeq	r4, r0, r7, ror ip
    a44c:	00500100 	subseq	r0, r0, r0, lsl #2
    a450:	003a490b 	eorseq	r4, sl, fp, lsl #18
    a454:	4c830100 	stfmis	f0, [r3], {0}
    a458:	00000000 	andeq	r0, r0, r0
    a45c:	0c000000 	stceq	0, cr0, [r0], {-0}
    a460:	01000000 	mrseq	r0, (UNDEF: 0)
    a464:	3aad099c 	bcc	feb4cadc <SCS_BASE+0x1eb3eadc>
    a468:	90010000 	andls	r0, r1, r0
    a46c:	00000000 	andeq	r0, r0, r0
    a470:	0000000e 	andeq	r0, r0, lr
    a474:	01e39c01 	mvneq	r9, r1, lsl #24
    a478:	920c0000 	andls	r0, ip, #0
    a47c:	0100003b 	tsteq	r0, fp, lsr r0
    a480:	00005e90 	muleq	r0, r0, lr
    a484:	0053f500 	subseq	pc, r3, r0, lsl #10
    a488:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a48c:	90010000 	andls	r0, r1, r0
    a490:	0000004c 	andeq	r0, r0, ip, asr #32
    a494:	0d005101 	stfeqs	f5, [r0, #-4]
    a498:	000000a0 	andeq	r0, r0, r0, lsr #1
    a49c:	00000000 	andeq	r0, r0, r0
    a4a0:	00000010 	andeq	r0, r0, r0, lsl r0
    a4a4:	02009c01 	andeq	r9, r0, #256	; 0x100
    a4a8:	b00e0000 	andlt	r0, lr, r0
    a4ac:	16000000 	strne	r0, [r0], -r0
    a4b0:	00000054 	andeq	r0, r0, r4, asr r0
    a4b4:	0014d709 	andseq	sp, r4, r9, lsl #14
    a4b8:	c8a90100 	stmiagt	r9!, {r8}
    a4bc:	1c080022 	stcne	0, cr0, [r8], {34}	; 0x22
    a4c0:	01000000 	mrseq	r0, (UNDEF: 0)
    a4c4:	0002349c 	muleq	r2, ip, r4
    a4c8:	3b920c00 	blcc	fe48d4d0 <SCS_BASE+0x1e47f4d0>
    a4cc:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    a4d0:	0000005e 	andeq	r0, r0, lr, asr r0
    a4d4:	00005437 	andeq	r5, r0, r7, lsr r4
    a4d8:	003afc0c 	eorseq	pc, sl, ip, lsl #24
    a4dc:	4ca90100 	stfmis	f0, [r9]
    a4e0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    a4e4:	00000054 	andeq	r0, r0, r4, asr r0
    a4e8:	003d1c0f 	eorseq	r1, sp, pc, lsl #24
    a4ec:	4cb50100 	ldfmis	f0, [r5]
    a4f0:	00000000 	andeq	r0, r0, r0
    a4f4:	12000000 	andne	r0, r0, #0
    a4f8:	01000000 	mrseq	r0, (UNDEF: 0)
    a4fc:	00025d9c 	muleq	r2, ip, sp
    a500:	3b920c00 	blcc	fe48d508 <SCS_BASE+0x1e47f508>
    a504:	b5010000 	strlt	r0, [r1, #-0]
    a508:	0000005e 	andeq	r0, r0, lr, asr r0
    a50c:	00005479 	andeq	r5, r0, r9, ror r4
    a510:	14c90900 	strbne	r0, [r9], #2304	; 0x900
    a514:	c2010000 	andgt	r0, r1, #0
    a518:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
    a51c:	00000032 	andeq	r0, r0, r2, lsr r0
    a520:	02a89c01 	adceq	r9, r8, #256	; 0x100
    a524:	920c0000 	andls	r0, ip, #0
    a528:	0100003b 	tsteq	r0, fp, lsr r0
    a52c:	00005ec2 	andeq	r5, r0, r2, asr #29
    a530:	00549a00 	subseq	r9, r4, r0, lsl #20
    a534:	1a7e0a00 	bne	1f8cd3c <__Stack_Size+0x1f8c93c>
    a538:	c2010000 	andgt	r0, r1, #0
    a53c:	0000004c 	andeq	r0, r0, ip, asr #32
    a540:	e4105101 	ldr	r5, [r0], #-257	; 0x101
    a544:	32080022 	andcc	r0, r8, #34	; 0x22
    a548:	11000000 	mrsne	r0, (UNDEF: 0)
    a54c:	00003868 	andeq	r3, r0, r8, ror #16
    a550:	004cc401 	subeq	ip, ip, r1, lsl #8
    a554:	54bb0000 	ldrtpl	r0, [fp], #0
    a558:	00000000 	andeq	r0, r0, r0
    a55c:	0016eb09 	andseq	lr, r6, r9, lsl #22
    a560:	16cf0100 	strbne	r0, [pc], r0, lsl #2
    a564:	32080023 	andcc	r0, r8, #35	; 0x23
    a568:	01000000 	mrseq	r0, (UNDEF: 0)
    a56c:	0002f39c 	muleq	r2, ip, r3
    a570:	3b920c00 	blcc	fe48d578 <SCS_BASE+0x1e47f578>
    a574:	cf010000 	svcgt	0x00010000
    a578:	0000005e 	andeq	r0, r0, lr, asr r0
    a57c:	000054ce 	andeq	r5, r0, lr, asr #9
    a580:	001a7e0a 	andseq	r7, sl, sl, lsl #28
    a584:	4ccf0100 	stfmie	f0, [pc], {0}
    a588:	01000000 	mrseq	r0, (UNDEF: 0)
    a58c:	23161051 	tstcs	r6, #81	; 0x51
    a590:	00320800 	eorseq	r0, r2, r0, lsl #16
    a594:	68110000 	ldmdavs	r1, {}	; <UNPREDICTABLE>
    a598:	01000038 	tsteq	r0, r8, lsr r0
    a59c:	00004cd1 	ldrdeq	r4, [r0], -r1
    a5a0:	0054ef00 	subseq	lr, r4, r0, lsl #30
    a5a4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a5a8:	00003c9a 	muleq	r0, sl, ip
    a5ac:	0000dc01 	andeq	sp, r0, r1, lsl #24
    a5b0:	00240000 	eoreq	r0, r4, r0
    a5b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a5b8:	00000349 	andeq	r0, r0, r9, asr #6
    a5bc:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a5c0:	5edc0100 	cdppl	1, 13, cr0, cr12, cr0, {0}
    a5c4:	02000000 	andeq	r0, r0, #0
    a5c8:	0a000055 	beq	a724 <__Stack_Size+0xa324>
    a5cc:	00003c22 	andeq	r3, r0, r2, lsr #24
    a5d0:	005edc01 	subseq	sp, lr, r1, lsl #24
    a5d4:	51010000 	mrspl	r0, (UNDEF: 1)
    a5d8:	003a6812 	eorseq	r6, sl, r2, lsl r8
    a5dc:	4cde0100 	ldfmie	f0, [lr], {0}
    a5e0:	13000000 	movwne	r0, #0
    a5e4:	000000a0 	andeq	r0, r0, r0, lsr #1
    a5e8:	00000000 	andeq	r0, r0, r0
    a5ec:	00000d18 	andeq	r0, r0, r8, lsl sp
    a5f0:	b00edf01 	andlt	sp, lr, r1, lsl #30
    a5f4:	02000000 	andeq	r0, r0, #0
    a5f8:	00000055 	andeq	r0, r0, r5, asr r0
    a5fc:	3b1c0f00 	blcc	70e204 <__Stack_Size+0x70de04>
    a600:	f1010000 	setend	le
    a604:	0000004c 	andeq	r0, r0, ip, asr #32
    a608:	00000000 	andeq	r0, r0, r0
    a60c:	00000012 	andeq	r0, r0, r2, lsl r0
    a610:	03729c01 	cmneq	r2, #256	; 0x100
    a614:	920c0000 	andls	r0, ip, #0
    a618:	0100003b 	tsteq	r0, fp, lsr r0
    a61c:	00005ef1 	strdeq	r5, [r0], -r1
    a620:	00552300 	subseq	r2, r5, r0, lsl #6
    a624:	6a0f0000 	bvs	3ca62c <__Stack_Size+0x3ca22c>
    a628:	0100003b 	tsteq	r0, fp, lsr r0
    a62c:	00004cfd 	strdeq	r4, [r0], -sp
    a630:	00000000 	andeq	r0, r0, r0
    a634:	00001200 	andeq	r1, r0, r0, lsl #4
    a638:	9b9c0100 	blls	fe70aa40 <SCS_BASE+0x1e6fca40>
    a63c:	0c000003 	stceq	0, cr0, [r0], {3}
    a640:	00003b92 	muleq	r0, r2, fp
    a644:	005efd01 	subseq	pc, lr, r1, lsl #26
    a648:	55440000 	strbpl	r0, [r4, #-0]
    a64c:	14000000 	strne	r0, [r0], #-0
    a650:	00001af3 	strdeq	r1, [r0], -r3
    a654:	48010901 	stmdami	r1, {r0, r8, fp}
    a658:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a65c:	01000000 	mrseq	r0, (UNDEF: 0)
    a660:	0003dc9c 	muleq	r3, ip, ip
    a664:	3b921500 	blcc	fe48fa6c <SCS_BASE+0x1e481a6c>
    a668:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    a66c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a670:	00556500 	subseq	r6, r5, r0, lsl #10
    a674:	23481000 	movtcs	r1, #32768	; 0x8000
    a678:	00260800 	eoreq	r0, r6, r0, lsl #16
    a67c:	68160000 	ldmdavs	r6, {}	; <UNPREDICTABLE>
    a680:	01000038 	tsteq	r0, r8, lsr r0
    a684:	004c010b 	subeq	r0, ip, fp, lsl #2
    a688:	55860000 	strpl	r0, [r6]
    a68c:	00000000 	andeq	r0, r0, r0
    a690:	0013c714 	andseq	ip, r3, r4, lsl r7
    a694:	01150100 	tsteq	r5, r0, lsl #2
    a698:	0800236e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sp}
    a69c:	00000026 	andeq	r0, r0, r6, lsr #32
    a6a0:	041d9c01 	ldreq	r9, [sp], #-3073	; 0xc01
    a6a4:	92150000 	andsls	r0, r5, #0
    a6a8:	0100003b 	tsteq	r0, fp, lsr r0
    a6ac:	005e0115 	subseq	r0, lr, r5, lsl r1
    a6b0:	55b10000 	ldrpl	r0, [r1, #0]!
    a6b4:	6e100000 	cdpvs	0, 1, cr0, cr0, cr0, {0}
    a6b8:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a6bc:	16000000 	strne	r0, [r0], -r0
    a6c0:	00003868 	andeq	r3, r0, r8, ror #16
    a6c4:	4c011701 	stcmi	7, cr1, [r1], {1}
    a6c8:	d2000000 	andle	r0, r0, #0
    a6cc:	00000055 	andeq	r0, r0, r5, asr r0
    a6d0:	3ce31400 	cfstrdcc	mvd1, [r3]
    a6d4:	21010000 	mrscs	r0, (UNDEF: 1)
    a6d8:	00000001 	andeq	r0, r0, r1
    a6dc:	00002000 	andeq	r2, r0, r0
    a6e0:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    a6e4:	15000004 	strne	r0, [r0, #-4]
    a6e8:	00003b92 	muleq	r0, r2, fp
    a6ec:	5e012101 	adfpls	f2, f1, f1
    a6f0:	00000000 	andeq	r0, r0, r0
    a6f4:	00000056 	andeq	r0, r0, r6, asr r0
    a6f8:	003ac414 	eorseq	ip, sl, r4, lsl r4
    a6fc:	012d0100 	teqeq	sp, r0, lsl #2
    a700:	00000000 	andeq	r0, r0, r0
    a704:	00000020 	andeq	r0, r0, r0, lsr #32
    a708:	046b9c01 	strbteq	r9, [fp], #-3073	; 0xc01
    a70c:	92150000 	andsls	r0, r5, #0
    a710:	0100003b 	tsteq	r0, fp, lsr r0
    a714:	005e012d 	subseq	r0, lr, sp, lsr #2
    a718:	56210000 	strtpl	r0, [r1], -r0
    a71c:	14000000 	strne	r0, [r0], #-0
    a720:	00001923 	andeq	r1, r0, r3, lsr #18
    a724:	94013801 	strls	r3, [r1], #-2049	; 0x801
    a728:	20080023 	andcs	r0, r8, r3, lsr #32
    a72c:	01000000 	mrseq	r0, (UNDEF: 0)
    a730:	0004929c 	muleq	r4, ip, r2
    a734:	3b921500 	blcc	fe48fb3c <SCS_BASE+0x1e481b3c>
    a738:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    a73c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a740:	00564200 	subseq	r4, r6, r0, lsl #4
    a744:	4d140000 	ldcmi	0, cr0, [r4, #-0]
    a748:	0100003c 	tsteq	r0, ip, lsr r0
    a74c:	00000143 	andeq	r0, r0, r3, asr #2
    a750:	00200000 	eoreq	r0, r0, r0
    a754:	9c010000 	stcls	0, cr0, [r1], {-0}
    a758:	000004b9 			; <UNDEFINED> instruction: 0x000004b9
    a75c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a760:	01430100 	mrseq	r0, (UNDEF: 83)
    a764:	0000005e 	andeq	r0, r0, lr, asr r0
    a768:	00005663 	andeq	r5, r0, r3, ror #12
    a76c:	3cee1400 	cfstrdcc	mvd1, [lr]
    a770:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    a774:	00000001 	andeq	r0, r0, r1
    a778:	00002000 	andeq	r2, r0, r0
    a77c:	e09c0100 	adds	r0, ip, r0, lsl #2
    a780:	15000004 	strne	r0, [r0, #-4]
    a784:	00003b92 	muleq	r0, r2, fp
    a788:	5e014e01 	cdppl	14, 0, cr4, cr1, cr1, {0}
    a78c:	84000000 	strhi	r0, [r0], #-0
    a790:	00000056 	andeq	r0, r0, r6, asr r0
    a794:	003a3714 	eorseq	r3, sl, r4, lsl r7
    a798:	01590100 	cmpeq	r9, r0, lsl #2
    a79c:	00000000 	andeq	r0, r0, r0
    a7a0:	00000020 	andeq	r0, r0, r0, lsr #32
    a7a4:	05079c01 	streq	r9, [r7, #-3073]	; 0xc01
    a7a8:	92150000 	andsls	r0, r5, #0
    a7ac:	0100003b 	tsteq	r0, fp, lsr r0
    a7b0:	005e0159 	subseq	r0, lr, r9, asr r1
    a7b4:	56a50000 	strtpl	r0, [r5], r0
    a7b8:	17000000 	strne	r0, [r0, -r0]
    a7bc:	00003c05 	andeq	r3, r0, r5, lsl #24
    a7c0:	4c016401 	cfstrsmi	mvf6, [r1], {1}
    a7c4:	00000000 	andeq	r0, r0, r0
    a7c8:	1a000000 	bne	a7d0 <__Stack_Size+0xa3d0>
    a7cc:	01000000 	mrseq	r0, (UNDEF: 0)
    a7d0:	0005329c 	muleq	r5, ip, r2
    a7d4:	3b921500 	blcc	fe48fbdc <SCS_BASE+0x1e481bdc>
    a7d8:	64010000 	strvs	r0, [r1], #-0
    a7dc:	00005e01 	andeq	r5, r0, r1, lsl #28
    a7e0:	0056c600 	subseq	ip, r6, r0, lsl #12
    a7e4:	d0170000 	andsle	r0, r7, r0
    a7e8:	0100003b 	tsteq	r0, fp, lsr r0
    a7ec:	004c016f 	subeq	r0, ip, pc, ror #2
    a7f0:	00000000 	andeq	r0, r0, r0
    a7f4:	001a0000 	andseq	r0, sl, r0
    a7f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a7fc:	0000055d 	andeq	r0, r0, sp, asr r5
    a800:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a804:	016f0100 	cmneq	pc, r0, lsl #2
    a808:	0000005e 	andeq	r0, r0, lr, asr r0
    a80c:	000056e7 	andeq	r5, r0, r7, ror #13
    a810:	3b991400 	blcc	fe64f818 <SCS_BASE+0x1e641818>
    a814:	7a010000 	bvc	4a81c <__Stack_Size+0x4a41c>
    a818:	00000001 	andeq	r0, r0, r1
    a81c:	00001800 	andeq	r1, r0, r0, lsl #16
    a820:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
    a824:	15000005 	strne	r0, [r0, #-5]
    a828:	00003b92 	muleq	r0, r2, fp
    a82c:	5e017a01 	vmlapl.f32	s14, s2, s2
    a830:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a834:	00000057 	andeq	r0, r0, r7, asr r0
    a838:	003ad114 	eorseq	sp, sl, r4, lsl r1
    a83c:	01850100 	orreq	r0, r5, r0, lsl #2
    a840:	00000000 	andeq	r0, r0, r0
    a844:	0000001c 	andeq	r0, r0, ip, lsl r0
    a848:	05ab9c01 	streq	r9, [fp, #3073]!	; 0xc01
    a84c:	92150000 	andsls	r0, r5, #0
    a850:	0100003b 	tsteq	r0, fp, lsr r0
    a854:	005e0185 	subseq	r0, lr, r5, lsl #3
    a858:	57290000 	strpl	r0, [r9, -r0]!
    a85c:	14000000 	strne	r0, [r0], #-0
    a860:	00003a29 	andeq	r3, r0, r9, lsr #20
    a864:	00019001 	andeq	r9, r1, r1
    a868:	20000000 	andcs	r0, r0, r0
    a86c:	01000000 	mrseq	r0, (UNDEF: 0)
    a870:	0005d29c 	muleq	r5, ip, r2
    a874:	3b921500 	blcc	fe48fc7c <SCS_BASE+0x1e481c7c>
    a878:	90010000 	andls	r0, r1, r0
    a87c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a880:	00574a00 	subseq	r4, r7, r0, lsl #20
    a884:	b8140000 	ldmdalt	r4, {}	; <UNPREDICTABLE>
    a888:	0100003b 	tsteq	r0, fp, lsr r0
    a88c:	0000019b 	muleq	r0, fp, r1
    a890:	00200000 	eoreq	r0, r0, r0
    a894:	9c010000 	stcls	0, cr0, [r1], {-0}
    a898:	000005f9 	strdeq	r0, [r0], -r9
    a89c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a8a0:	019b0100 	orrseq	r0, fp, r0, lsl #2
    a8a4:	0000005e 	andeq	r0, r0, lr, asr r0
    a8a8:	0000576b 	andeq	r5, r0, fp, ror #14
    a8ac:	37bc1400 	ldrcc	r1, [ip, r0, lsl #8]!
    a8b0:	a6010000 	strge	r0, [r1], -r0
    a8b4:	0023b401 	eoreq	fp, r3, r1, lsl #8
    a8b8:	00002608 	andeq	r2, r0, r8, lsl #12
    a8bc:	209c0100 	addscs	r0, ip, r0, lsl #2
    a8c0:	15000006 	strne	r0, [r0, #-6]
    a8c4:	00003b92 	muleq	r0, r2, fp
    a8c8:	5e01a601 	cfmadd32pl	mvax0, mvfx10, mvfx1, mvfx1
    a8cc:	8c000000 	stchi	0, cr0, [r0], {-0}
    a8d0:	00000057 	andeq	r0, r0, r7, asr r0
    a8d4:	00385b14 	eorseq	r5, r8, r4, lsl fp
    a8d8:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    a8dc:	080023da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sp}
    a8e0:	00000026 	andeq	r0, r0, r6, lsr #32
    a8e4:	06479c01 	strbeq	r9, [r7], -r1, lsl #24
    a8e8:	92150000 	andsls	r0, r5, #0
    a8ec:	0100003b 	tsteq	r0, fp, lsr r0
    a8f0:	005e01b1 	ldrheq	r0, [lr], #-17	; 0xffffffef
    a8f4:	57ad0000 	strpl	r0, [sp, r0]!
    a8f8:	14000000 	strne	r0, [r0], #-0
    a8fc:	00003a5b 	andeq	r3, r0, fp, asr sl
    a900:	0001bd01 	andeq	fp, r1, r1, lsl #26
    a904:	22000000 	andcs	r0, r0, #0
    a908:	01000000 	mrseq	r0, (UNDEF: 0)
    a90c:	00067e9c 	muleq	r6, ip, lr
    a910:	3b921500 	blcc	fe48fd18 <SCS_BASE+0x1e481d18>
    a914:	bd010000 	stclt	0, cr0, [r1, #-0]
    a918:	00005e01 	andeq	r5, r0, r1, lsl #28
    a91c:	0057ce00 	subseq	ip, r7, r0, lsl #28
    a920:	3ae01500 	bcc	ff80fd28 <SCS_BASE+0x1f801d28>
    a924:	bd010000 	stclt	0, cr0, [r1, #-0]
    a928:	00005e01 	andeq	r5, r0, r1, lsl #28
    a92c:	0057ef00 	subseq	lr, r7, r0, lsl #30
    a930:	39170000 	ldmdbcc	r7, {}	; <UNPREDICTABLE>
    a934:	0100003c 	tsteq	r0, ip, lsr r0
    a938:	005e01c8 	subseq	r0, lr, r8, asr #3
    a93c:	00000000 	andeq	r0, r0, r0
    a940:	00120000 	andseq	r0, r2, r0
    a944:	9c010000 	stcls	0, cr0, [r1], {-0}
    a948:	000006a9 	andeq	r0, r0, r9, lsr #13
    a94c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a950:	01c80100 	biceq	r0, r8, r0, lsl #2
    a954:	0000005e 	andeq	r0, r0, lr, asr r0
    a958:	00005810 	andeq	r5, r0, r0, lsl r8
    a95c:	15fd1400 	ldrbne	r1, [sp, #1024]!	; 0x400
    a960:	d4010000 	strle	r0, [r1], #-0
    a964:	00240001 	eoreq	r0, r4, r1
    a968:	00002008 	andeq	r2, r0, r8
    a96c:	e09c0100 	adds	r0, ip, r0, lsl #2
    a970:	15000006 	strne	r0, [r0, #-6]
    a974:	00003b92 	muleq	r0, r2, fp
    a978:	5e01d401 	cdppl	4, 0, cr13, cr1, cr1, {0}
    a97c:	31000000 	mrscc	r0, (UNDEF: 0)
    a980:	15000058 	strne	r0, [r0, #-88]	; 0x58
    a984:	00003c5c 	andeq	r3, r0, ip, asr ip
    a988:	4c01d401 	cfstrsmi	mvf13, [r1], {1}
    a98c:	52000000 	andpl	r0, r0, #0
    a990:	00000058 	andeq	r0, r0, r8, asr r0
    a994:	0014ef14 	andseq	lr, r4, r4, lsl pc
    a998:	01e00100 	mvneq	r0, r0, lsl #2
    a99c:	08002420 	stmdaeq	r0, {r5, sl, sp}
    a9a0:	00000020 	andeq	r0, r0, r0, lsr #32
    a9a4:	07179c01 	ldreq	r9, [r7, -r1, lsl #24]
    a9a8:	92150000 	andsls	r0, r5, #0
    a9ac:	0100003b 	tsteq	r0, fp, lsr r0
    a9b0:	005e01e0 	subseq	r0, lr, r0, ror #3
    a9b4:	58730000 	ldmdapl	r3!, {}^	; <UNPREDICTABLE>
    a9b8:	5c150000 	ldcpl	0, cr0, [r5], {-0}
    a9bc:	0100003c 	tsteq	r0, ip, lsr r0
    a9c0:	004c01e0 	subeq	r0, ip, r0, ror #3
    a9c4:	58940000 	ldmpl	r4, {}	; <UNPREDICTABLE>
    a9c8:	17000000 	strne	r0, [r0, -r0]
    a9cc:	000036dd 	ldrdeq	r3, [r0], -sp
    a9d0:	4c01eb01 	stcmi	11, cr14, [r1], {1}
    a9d4:	40000000 	andmi	r0, r0, r0
    a9d8:	20080024 	andcs	r0, r8, r4, lsr #32
    a9dc:	01000000 	mrseq	r0, (UNDEF: 0)
    a9e0:	0007429c 	muleq	r7, ip, r2
    a9e4:	3b921500 	blcc	fe48fdec <SCS_BASE+0x1e481dec>
    a9e8:	eb010000 	bl	4a9f0 <__Stack_Size+0x4a5f0>
    a9ec:	00005e01 	andeq	r5, r0, r1, lsl #28
    a9f0:	0058b500 	subseq	fp, r8, r0, lsl #10
    a9f4:	22170000 	andscs	r0, r7, #0
    a9f8:	01000036 	tsteq	r0, r6, lsr r0
    a9fc:	004c01f6 	strdeq	r0, [ip], #-22	; 0xffffffea
    aa00:	24600000 	strbtcs	r0, [r0], #-0
    aa04:	00200800 	eoreq	r0, r0, r0, lsl #16
    aa08:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa0c:	0000076d 	andeq	r0, r0, sp, ror #14
    aa10:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aa14:	01f60100 	mvnseq	r0, r0, lsl #2
    aa18:	0000005e 	andeq	r0, r0, lr, asr r0
    aa1c:	000058d6 	ldrdeq	r5, [r0], -r6
    aa20:	1a6f1400 	bne	1bcfa28 <__Stack_Size+0x1bcf628>
    aa24:	02010000 	andeq	r0, r1, #0
    aa28:	00248002 	eoreq	r8, r4, r2
    aa2c:	00001c08 	andeq	r1, r0, r8, lsl #24
    aa30:	a29c0100 	addsge	r0, ip, #0, 2
    aa34:	15000007 	strne	r0, [r0, #-7]
    aa38:	00003b92 	muleq	r0, r2, fp
    aa3c:	5e020201 	cdppl	2, 0, cr0, cr2, cr1, {0}
    aa40:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    aa44:	18000058 	stmdane	r0, {r3, r4, r6}
    aa48:	00000011 	andeq	r0, r0, r1, lsl r0
    aa4c:	4c020201 	sfmmi	f0, 4, [r2], {1}
    aa50:	01000000 	mrseq	r0, (UNDEF: 0)
    aa54:	a8140051 	ldmdage	r4, {r0, r4, r6}
    aa58:	0100003b 	tsteq	r0, fp, lsr r0
    aa5c:	0000020e 	andeq	r0, r0, lr, lsl #4
    aa60:	00260000 	eoreq	r0, r6, r0
    aa64:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa68:	000007f1 	strdeq	r0, [r0], -r1
    aa6c:	003aee18 	eorseq	lr, sl, r8, lsl lr
    aa70:	020e0100 	andeq	r0, lr, #0, 2
    aa74:	000007f1 	strdeq	r0, [r0], -r1
    aa78:	11155001 	tstne	r5, r1
    aa7c:	01000000 	mrseq	r0, (UNDEF: 0)
    aa80:	004c020e 	subeq	r0, ip, lr, lsl #4
    aa84:	59180000 	ldmdbpl	r8, {}	; <UNPREDICTABLE>
    aa88:	00100000 	andseq	r0, r0, r0
    aa8c:	26000000 	strcs	r0, [r0], -r0
    aa90:	16000000 	strne	r0, [r0], -r0
    aa94:	00003aa4 	andeq	r3, r0, r4, lsr #21
    aa98:	4c021001 	stcmi	0, cr1, [r2], {1}
    aa9c:	52000000 	andpl	r0, r0, #0
    aaa0:	00000059 	andeq	r0, r0, r9, asr r0
    aaa4:	3a041900 	bcc	110eac <__Stack_Size+0x110aac>
    aaa8:	14000000 	strne	r0, [r0], #-0
    aaac:	00001a31 	andeq	r1, r0, r1, lsr sl
    aab0:	9c021a01 	stcls	10, cr1, [r2], {1}
    aab4:	40080024 	andmi	r0, r8, r4, lsr #32
    aab8:	01000000 	mrseq	r0, (UNDEF: 0)
    aabc:	00085c9c 	muleq	r8, ip, ip
    aac0:	3b921500 	blcc	fe48fec8 <SCS_BASE+0x1e481ec8>
    aac4:	1a010000 	bne	4aacc <__Stack_Size+0x4a6cc>
    aac8:	00005e02 	andeq	r5, r0, r2, lsl #28
    aacc:	00597b00 	subseq	r7, r9, r0, lsl #22
    aad0:	00111500 	andseq	r1, r1, r0, lsl #10
    aad4:	1a010000 	bne	4aadc <__Stack_Size+0x4a6dc>
    aad8:	00004c02 	andeq	r4, r0, r2, lsl #24
    aadc:	00599c00 	subseq	r9, r9, r0, lsl #24
    aae0:	249c1000 	ldrcs	r1, [ip], #0
    aae4:	00400800 	subeq	r0, r0, r0, lsl #16
    aae8:	ee1a0000 	cdp	0, 1, cr0, cr10, cr0, {0}
    aaec:	0100003a 	tsteq	r0, sl, lsr r0
    aaf0:	07f1021c 			; <UNDEFINED> instruction: 0x07f1021c
    aaf4:	52010000 	andpl	r0, r1, #0
    aaf8:	000d301b 	andeq	r3, sp, fp, lsl r0
    aafc:	3aa41600 	bcc	fe910304 <SCS_BASE+0x1e902304>
    ab00:	1c010000 	stcne	0, cr0, [r1], {-0}
    ab04:	00004c02 	andeq	r4, r0, r2, lsl #24
    ab08:	0059bd00 	subseq	fp, r9, r0, lsl #26
    ab0c:	00000000 	andeq	r0, r0, r0
    ab10:	003cc517 	eorseq	ip, ip, r7, lsl r5
    ab14:	02250100 	eoreq	r0, r5, #0, 2
    ab18:	0000004c 	andeq	r0, r0, ip, asr #32
    ab1c:	00000000 	andeq	r0, r0, r0
    ab20:	00000020 	andeq	r0, r0, r0, lsr #32
    ab24:	08879c01 	stmeq	r7, {r0, sl, fp, ip, pc}
    ab28:	92150000 	andsls	r0, r5, #0
    ab2c:	0100003b 	tsteq	r0, fp, lsr r0
    ab30:	005e0225 	subseq	r0, lr, r5, lsr #4
    ab34:	59f50000 	ldmibpl	r5!, {}^	; <UNPREDICTABLE>
    ab38:	17000000 	strne	r0, [r0, -r0]
    ab3c:	00003c6a 	andeq	r3, r0, sl, ror #24
    ab40:	4c023001 	stcmi	0, cr3, [r2], {1}
    ab44:	dc000000 	stcle	0, cr0, [r0], {-0}
    ab48:	20080024 	andcs	r0, r8, r4, lsr #32
    ab4c:	01000000 	mrseq	r0, (UNDEF: 0)
    ab50:	0008b29c 	muleq	r8, ip, r2
    ab54:	3b921500 	blcc	fe48ff5c <SCS_BASE+0x1e481f5c>
    ab58:	30010000 	andcc	r0, r1, r0
    ab5c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ab60:	005a1600 	subseq	r1, sl, r0, lsl #12
    ab64:	2a140000 	bcs	50ab6c <__Stack_Size+0x50a76c>
    ab68:	0100003b 	tsteq	r0, fp, lsr r0
    ab6c:	0000023d 	andeq	r0, r0, sp, lsr r2
    ab70:	00380000 	eorseq	r0, r8, r0
    ab74:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab78:	000008f9 	strdeq	r0, [r0], -r9
    ab7c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ab80:	023d0100 	eorseq	r0, sp, #0, 2
    ab84:	0000005e 	andeq	r0, r0, lr, asr r0
    ab88:	00005a37 	andeq	r5, r0, r7, lsr sl
    ab8c:	003bc615 	eorseq	ip, fp, r5, lsl r6
    ab90:	023d0100 	eorseq	r0, sp, #0, 2
    ab94:	0000004c 	andeq	r0, r0, ip, asr #32
    ab98:	00005a58 	andeq	r5, r0, r8, asr sl
    ab9c:	003d0315 	eorseq	r0, sp, r5, lsl r3
    aba0:	023d0100 	eorseq	r0, sp, #0, 2
    aba4:	0000004c 	andeq	r0, r0, ip, asr #32
    aba8:	00005a79 	andeq	r5, r0, r9, ror sl
    abac:	3b781400 	blcc	1e0fbb4 <__Stack_Size+0x1e0f7b4>
    abb0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    abb4:	00000002 	andeq	r0, r0, r2
    abb8:	00002000 	andeq	r2, r0, r0
    abbc:	309c0100 	addscc	r0, ip, r0, lsl #2
    abc0:	15000009 	strne	r0, [r0, #-9]
    abc4:	00003b92 	muleq	r0, r2, fp
    abc8:	5e024901 	cdppl	9, 0, cr4, cr2, cr1, {0}
    abcc:	9a000000 	bls	abd4 <__Stack_Size+0xa7d4>
    abd0:	1500005a 	strne	r0, [r0, #-90]	; 0x5a
    abd4:	00003bc6 	andeq	r3, r0, r6, asr #23
    abd8:	4c024901 	stcmi	9, cr4, [r2], {1}
    abdc:	bb000000 	bllt	abe4 <__Stack_Size+0xa7e4>
    abe0:	0000005a 	andeq	r0, r0, sl, asr r0
    abe4:	003cd214 	eorseq	sp, ip, r4, lsl r2
    abe8:	02550100 	subseq	r0, r5, #0, 2
    abec:	00000000 	andeq	r0, r0, r0
    abf0:	00000020 	andeq	r0, r0, r0, lsr #32
    abf4:	09679c01 	stmdbeq	r7!, {r0, sl, fp, ip, pc}^
    abf8:	92150000 	andsls	r0, r5, #0
    abfc:	0100003b 	tsteq	r0, fp, lsr r0
    ac00:	005e0255 	subseq	r0, lr, r5, asr r2
    ac04:	5adc0000 	bpl	ff70ac0c <SCS_BASE+0x1f6fcc0c>
    ac08:	03150000 	tsteq	r5, #0
    ac0c:	0100003d 	tsteq	r0, sp, lsr r0
    ac10:	004c0255 	subeq	r0, ip, r5, asr r2
    ac14:	5afd0000 	bpl	fff4ac1c <SCS_BASE+0x1ff3cc1c>
    ac18:	17000000 	strne	r0, [r0, -r0]
    ac1c:	00003b0b 	andeq	r3, r0, fp, lsl #22
    ac20:	4c026001 	stcmi	0, cr6, [r2], {1}
    ac24:	00000000 	andeq	r0, r0, r0
    ac28:	20000000 	andcs	r0, r0, r0
    ac2c:	01000000 	mrseq	r0, (UNDEF: 0)
    ac30:	0009929c 	muleq	r9, ip, r2
    ac34:	3b921500 	blcc	fe49003c <SCS_BASE+0x1e48203c>
    ac38:	60010000 	andvs	r0, r1, r0
    ac3c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ac40:	005b1e00 	subseq	r1, fp, r0, lsl #28
    ac44:	77170000 	ldrvc	r0, [r7, -r0]
    ac48:	0100003c 	tsteq	r0, ip, lsr r0
    ac4c:	004c026b 	subeq	r0, ip, fp, ror #4
    ac50:	00000000 	andeq	r0, r0, r0
    ac54:	00200000 	eoreq	r0, r0, r0
    ac58:	9c010000 	stcls	0, cr0, [r1], {-0}
    ac5c:	000009bd 			; <UNDEFINED> instruction: 0x000009bd
    ac60:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ac64:	026b0100 	rsbeq	r0, fp, #0, 2
    ac68:	0000005e 	andeq	r0, r0, lr, asr r0
    ac6c:	00005b3f 	andeq	r5, r0, pc, lsr fp
    ac70:	3c881400 	cfstrscc	mvf1, [r8], {0}
    ac74:	77010000 	strvc	r0, [r1, -r0]
    ac78:	00000002 	andeq	r0, r0, r2
    ac7c:	0000a800 	andeq	sl, r0, r0, lsl #16
    ac80:	649c0100 	ldrvs	r0, [ip], #256	; 0x100
    ac84:	1500000a 	strne	r0, [r0, #-10]
    ac88:	00003b92 	muleq	r0, r2, fp
    ac8c:	5e027701 	cdppl	7, 0, cr7, cr2, cr1, {0}
    ac90:	60000000 	andvs	r0, r0, r0
    ac94:	1500005b 	strne	r0, [r0, #-91]	; 0x5b
    ac98:	00003c22 	andeq	r3, r0, r2, lsr #24
    ac9c:	5e027701 	cdppl	7, 0, cr7, cr2, cr1, {0}
    aca0:	a5000000 	strge	r0, [r0, #-0]
    aca4:	1500005b 	strne	r0, [r0, #-91]	; 0x5b
    aca8:	00000011 	andeq	r0, r0, r1, lsl r0
    acac:	4c027701 	stcmi	7, cr7, [r2], {1}
    acb0:	ea000000 	b	acb8 <__Stack_Size+0xa8b8>
    acb4:	1c00005b 	stcne	0, cr0, [r0], {91}	; 0x5b
    acb8:	00000000 	andeq	r0, r0, r0
    acbc:	0000003a 	andeq	r0, r0, sl, lsr r0
    acc0:	00000a37 	andeq	r0, r0, r7, lsr sl
    acc4:	003aee16 	eorseq	lr, sl, r6, lsl lr
    acc8:	02790100 	rsbseq	r0, r9, #0, 2
    accc:	000007f1 	strdeq	r0, [r0], -r1
    acd0:	00005c16 	andeq	r5, r0, r6, lsl ip
    acd4:	000d481b 	andeq	r4, sp, fp, lsl r8
    acd8:	3aa41600 	bcc	fe9104e0 <SCS_BASE+0x1e9024e0>
    acdc:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ace0:	00004c02 	andeq	r4, r0, r2, lsl #24
    ace4:	005c2900 	subseq	r2, ip, r0, lsl #18
    ace8:	1b000000 	blne	acf0 <__Stack_Size+0xa8f0>
    acec:	00000d60 	andeq	r0, r0, r0, ror #26
    acf0:	003aee16 	eorseq	lr, sl, r6, lsl lr
    acf4:	02790100 	rsbseq	r0, r9, #0, 2
    acf8:	000007f1 	strdeq	r0, [r0], -r1
    acfc:	00005c61 	andeq	r5, r0, r1, ror #24
    ad00:	000d781b 	andeq	r7, sp, fp, lsl r8
    ad04:	3aa41600 	bcc	fe91050c <SCS_BASE+0x1e90250c>
    ad08:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ad0c:	00004c02 	andeq	r4, r0, r2, lsl #24
    ad10:	005c7f00 	subseq	r7, ip, r0, lsl #30
    ad14:	00000000 	andeq	r0, r0, r0
    ad18:	003bf314 	eorseq	pc, fp, r4, lsl r3	; <UNPREDICTABLE>
    ad1c:	02830100 	addeq	r0, r3, #0, 2
    ad20:	00000000 	andeq	r0, r0, r0
    ad24:	0000005c 	andeq	r0, r0, ip, asr r0
    ad28:	0adb9c01 	beq	ff6f1d34 <SCS_BASE+0x1f6e3d34>
    ad2c:	92150000 	andsls	r0, r5, #0
    ad30:	0100003b 	tsteq	r0, fp, lsr r0
    ad34:	005e0283 	subseq	r0, lr, r3, lsl #5
    ad38:	5cb70000 	ldcpl	0, cr0, [r7]
    ad3c:	22150000 	andscs	r0, r5, #0
    ad40:	0100003c 	tsteq	r0, ip, lsr r0
    ad44:	005e0283 	subseq	r0, lr, r3, lsl #5
    ad48:	5cf10000 	ldclpl	0, cr0, [r1]
    ad4c:	11150000 	tstne	r5, r0
    ad50:	01000000 	mrseq	r0, (UNDEF: 0)
    ad54:	004c0283 	subeq	r0, ip, r3, lsl #5
    ad58:	5d1d0000 	ldcpl	0, cr0, [sp, #-0]
    ad5c:	00100000 	andseq	r0, r0, r0
    ad60:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    ad64:	16000000 	strne	r0, [r0], -r0
    ad68:	00003aee 	andeq	r3, r0, lr, ror #21
    ad6c:	f1028501 			; <UNDEFINED> instruction: 0xf1028501
    ad70:	49000007 	stmdbmi	r0, {r0, r1, r2}
    ad74:	1b00005d 	blne	aef0 <__Stack_Size+0xaaf0>
    ad78:	00000d98 	muleq	r0, r8, sp
    ad7c:	003aa416 	eorseq	sl, sl, r6, lsl r4
    ad80:	02850100 	addeq	r0, r5, #0, 2
    ad84:	0000004c 	andeq	r0, r0, ip, asr #32
    ad88:	00005d5c 	andeq	r5, r0, ip, asr sp
    ad8c:	14000000 	strne	r0, [r0], #-0
    ad90:	00003a92 	muleq	r0, r2, sl
    ad94:	00028f01 	andeq	r8, r2, r1, lsl #30
    ad98:	5c000000 	stcpl	0, cr0, [r0], {-0}
    ad9c:	01000000 	mrseq	r0, (UNDEF: 0)
    ada0:	000b529c 	muleq	fp, ip, r2
    ada4:	3b921500 	blcc	fe4901ac <SCS_BASE+0x1e4821ac>
    ada8:	8f010000 	svchi	0x00010000
    adac:	00005e02 	andeq	r5, r0, r2, lsl #28
    adb0:	005d9400 	subseq	r9, sp, r0, lsl #8
    adb4:	3c221500 	cfstr32cc	mvfx1, [r2], #-0
    adb8:	8f010000 	svchi	0x00010000
    adbc:	00005e02 	andeq	r5, r0, r2, lsl #28
    adc0:	005dce00 	subseq	ip, sp, r0, lsl #28
    adc4:	00111500 	andseq	r1, r1, r0, lsl #10
    adc8:	8f010000 	svchi	0x00010000
    adcc:	00004c02 	andeq	r4, r0, r2, lsl #24
    add0:	005dfa00 	subseq	pc, sp, r0, lsl #20
    add4:	00001000 	andeq	r1, r0, r0
    add8:	00380000 	eorseq	r0, r8, r0
    addc:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    ade0:	0100003a 	tsteq	r0, sl, lsr r0
    ade4:	07f10291 			; <UNDEFINED> instruction: 0x07f10291
    ade8:	5e260000 	cdppl	0, 2, cr0, cr6, cr0, {0}
    adec:	b01b0000 	andslt	r0, fp, r0
    adf0:	1600000d 	strne	r0, [r0], -sp
    adf4:	00003aa4 	andeq	r3, r0, r4, lsr #21
    adf8:	4c029101 	stfmid	f1, [r2], {1}
    adfc:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    ae00:	0000005e 	andeq	r0, r0, lr, asr r0
    ae04:	e1170000 	tst	r7, r0
    ae08:	0100003b 	tsteq	r0, fp, lsr r0
    ae0c:	004c029b 	umaaleq	r0, ip, fp, r2
    ae10:	00000000 	andeq	r0, r0, r0
    ae14:	00200000 	eoreq	r0, r0, r0
    ae18:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae1c:	00000b7d 	andeq	r0, r0, sp, ror fp
    ae20:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ae24:	029b0100 	addseq	r0, fp, #0, 2
    ae28:	0000005e 	andeq	r0, r0, lr, asr r0
    ae2c:	00005e71 	andeq	r5, r0, r1, ror lr
    ae30:	3c271700 	stccc	7, cr1, [r7], #-0
    ae34:	a7010000 	strge	r0, [r1, -r0]
    ae38:	00004c02 	andeq	r4, r0, r2, lsl #24
    ae3c:	00000000 	andeq	r0, r0, r0
    ae40:	00002000 	andeq	r2, r0, r0
    ae44:	a89c0100 	ldmge	ip, {r8}
    ae48:	1500000b 	strne	r0, [r0, #-11]
    ae4c:	00003b92 	muleq	r0, r2, fp
    ae50:	5e02a701 	cdppl	7, 0, cr10, cr2, cr1, {0}
    ae54:	92000000 	andls	r0, r0, #0
    ae58:	0000005e 	andeq	r0, r0, lr, asr r0
    ae5c:	003b3b17 	eorseq	r3, fp, r7, lsl fp
    ae60:	02b30100 	adcseq	r0, r3, #0, 2
    ae64:	00000095 	muleq	r0, r5, r0
    ae68:	00000000 	andeq	r0, r0, r0
    ae6c:	00000044 	andeq	r0, r0, r4, asr #32
    ae70:	0bd39c01 	bleq	ff4f1e7c <SCS_BASE+0x1f4e3e7c>
    ae74:	92150000 	andsls	r0, r5, #0
    ae78:	0100003b 	tsteq	r0, fp, lsr r0
    ae7c:	005e02b3 	ldrheq	r0, [lr], #-35	; 0xffffffdd
    ae80:	5eb30000 	cdppl	0, 11, cr0, cr3, cr0, {0}
    ae84:	14000000 	strne	r0, [r0], #-0
    ae88:	00003d0d 	andeq	r3, r0, sp, lsl #26
    ae8c:	0002c401 	andeq	ip, r2, r1, lsl #8
    ae90:	42000000 	andmi	r0, r0, #0
    ae94:	01000000 	mrseq	r0, (UNDEF: 0)
    ae98:	000c089c 	muleq	ip, ip, r8
    ae9c:	3b921500 	blcc	fe4902a4 <SCS_BASE+0x1e4822a4>
    aea0:	c4010000 	strgt	r0, [r1], #-0
    aea4:	00005e02 	andeq	r5, r0, r2, lsl #28
    aea8:	005ed400 	subseq	sp, lr, r0, lsl #8
    aeac:	3c221800 	stccc	8, cr1, [r2], #-0
    aeb0:	c4010000 	strgt	r0, [r1], #-0
    aeb4:	00005e02 	andeq	r5, r0, r2, lsl #28
    aeb8:	00510100 	subseq	r0, r1, r0, lsl #2
    aebc:	003c4617 	eorseq	r4, ip, r7, lsl r6
    aec0:	02d70100 	sbcseq	r0, r7, #0, 2
    aec4:	0000004c 	andeq	r0, r0, ip, asr #32
    aec8:	00000000 	andeq	r0, r0, r0
    aecc:	00000006 	andeq	r0, r0, r6
    aed0:	0c4f9c01 	mcrreq	12, 0, r9, pc, cr1
    aed4:	621d0000 	andsvs	r0, sp, #0
    aed8:	d7010068 	strle	r0, [r1, -r8, rrx]
    aedc:	00005e02 	andeq	r5, r0, r2, lsl #28
    aee0:	005f0e00 	subseq	r0, pc, r0, lsl #28
    aee4:	6c621e00 	stclvs	14, cr1, [r2], #-0
    aee8:	02d70100 	sbcseq	r0, r7, #0, 2
    aeec:	0000005e 	andeq	r0, r0, lr, asr r0
    aef0:	fe165101 	cdp2	1, 1, cr5, cr6, cr1, {0}
    aef4:	0100003c 	tsteq	r0, ip, lsr r0
    aef8:	004c02d9 	ldrdeq	r0, [ip], #-41	; 0xffffffd7
    aefc:	5f2f0000 	svcpl	0x002f0000
    af00:	1f000000 	svcne	0x00000000
    af04:	000037b3 			; <UNDEFINED> instruction: 0x000037b3
    af08:	4c02e401 	cfstrsmi	mvf14, [r2], {1}
    af0c:	fc000000 	stc2	0, cr0, [r0], {-0}
    af10:	0a080024 	beq	20afa8 <__Stack_Size+0x20aba8>
    af14:	01000000 	mrseq	r0, (UNDEF: 0)
    af18:	3b65159c 	blcc	1950590 <__Stack_Size+0x1950190>
    af1c:	e4010000 	str	r0, [r1], #-0
    af20:	00004c02 	andeq	r4, r0, r2, lsl #24
    af24:	005f6800 	subseq	r6, pc, r0, lsl #16
    af28:	3a231600 	bcc	8d0730 <__Stack_Size+0x8d0330>
    af2c:	e6010000 	str	r0, [r1], -r0
    af30:	00005e02 	andeq	r5, r0, r2, lsl #28
    af34:	005f8900 	subseq	r8, pc, r0, lsl #18
    af38:	3cfe1600 	ldclcc	6, cr1, [lr]
    af3c:	e7010000 	str	r0, [r1, -r0]
    af40:	00004c02 	andeq	r4, r0, r2, lsl #24
    af44:	005fa700 	subseq	sl, pc, r0, lsl #14
    af48:	61000000 	mrsvs	r0, (UNDEF: 0)
    af4c:	04000001 	streq	r0, [r0], #-1
    af50:	0025f300 	eoreq	pc, r5, r0, lsl #6
    af54:	29010400 	stmdbcs	r1, {sl}
    af58:	01000000 	mrseq	r0, (UNDEF: 0)
    af5c:	00003d48 	andeq	r3, r0, r8, asr #26
    af60:	000003c2 	andeq	r0, r0, r2, asr #7
    af64:	00000fa8 	andeq	r0, r0, r8, lsr #31
    af68:	00000000 	andeq	r0, r0, r0
    af6c:	000034f6 	strdeq	r3, [r0], -r6
    af70:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    af74:	02000008 	andeq	r0, r0, #8
    af78:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    af7c:	01020000 	mrseq	r0, (UNDEF: 2)
    af80:	000a1006 	andeq	r1, sl, r6
    af84:	33750300 	cmncc	r5, #0, 6
    af88:	27020032 	smladxcs	r2, r2, r0, r0
    af8c:	00000045 	andeq	r0, r0, r5, asr #32
    af90:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    af94:	03000009 	movweq	r0, #9
    af98:	00363175 	eorseq	r3, r6, r5, ror r1
    af9c:	00572802 	subseq	r2, r7, r2, lsl #16
    afa0:	02020000 	andeq	r0, r2, #0
    afa4:	000c0907 	andeq	r0, ip, r7, lsl #18
    afa8:	38750300 	ldmdacc	r5!, {r8, r9}^
    afac:	68290200 	stmdavs	r9!, {r9}
    afb0:	02000000 	andeq	r0, r0, #0
    afb4:	0a0e0801 	beq	38cfc0 <__Stack_Size+0x38cbc0>
    afb8:	04020000 	streq	r0, [r2], #-0
    afbc:	00095b07 	andeq	r5, r9, r7, lsl #22
    afc0:	5e040400 	cfcpyspl	mvf0, mvf4
    afc4:	05000000 	streq	r0, [r0, #-0]
    afc8:	0000152d 	andeq	r1, r0, sp, lsr #10
    afcc:	003a2301 	eorseq	r2, sl, r1, lsl #6
    afd0:	25080000 	strcs	r0, [r8, #-0]
    afd4:	00200800 	eoreq	r0, r0, r0, lsl #16
    afd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    afdc:	00139206 	andseq	r9, r3, r6, lsl #4
    afe0:	3a5f0100 	bcc	17cb3e8 <__Stack_Size+0x17cafe8>
    afe4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    afe8:	24080025 	strcs	r0, [r8], #-37	; 0x25
    afec:	01000000 	mrseq	r0, (UNDEF: 0)
    aff0:	0001169c 	muleq	r1, ip, r6
    aff4:	3d260700 	stccc	7, cr0, [r6, #-0]
    aff8:	5f010000 	svcpl	0x00010000
    affc:	0000005e 	andeq	r0, r0, lr, asr r0
    b000:	00005fde 	ldrdeq	r5, [r0], -lr
    b004:	003d3907 	eorseq	r3, sp, r7, lsl #18
    b008:	765f0100 	ldrbvc	r0, [pc], -r0, lsl #2
    b00c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    b010:	0800005f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6}
    b014:	00003d2e 	andeq	r3, r0, lr, lsr #26
    b018:	003a6101 	eorseq	r6, sl, r1, lsl #2
    b01c:	601d0000 	andsvs	r0, sp, r0
    b020:	36090000 	strcc	r0, [r9], -r0
    b024:	21080025 	tstcs	r8, r5, lsr #32
    b028:	eb000001 	bl	b034 <__Stack_Size+0xac34>
    b02c:	0a000000 	beq	b034 <__Stack_Size+0xac34>
    b030:	75025001 	strvc	r5, [r2, #-1]
    b034:	3e090000 	cdpcc	0, 0, cr0, cr9, cr0, {0}
    b038:	37080025 	strcc	r0, [r8, -r5, lsr #32]
    b03c:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    b040:	0a000000 	beq	b048 <__Stack_Size+0xac48>
    b044:	75025001 	strvc	r5, [r2, #-1]
    b048:	480b0000 	stmdami	fp, {}	; <UNPREDICTABLE>
    b04c:	4d080025 	stcmi	0, cr0, [r8, #-148]	; 0xffffff6c
    b050:	0a000001 	beq	b05c <__Stack_Size+0xac5c>
    b054:	74025201 	strvc	r5, [r2], #-513	; 0x201
    b058:	50010a00 	andpl	r0, r1, r0, lsl #20
    b05c:	00007602 	andeq	r7, r0, r2, lsl #12
    b060:	1a850c00 	bne	fe14e068 <SCS_BASE+0x1e140068>
    b064:	2d040000 	stccs	0, cr0, [r4, #-0]
    b068:	0000004c 	andeq	r0, r0, ip, asr #32
    b06c:	003c6a0d 	eorseq	r6, ip, sp, lsl #20
    b070:	028b0300 	addeq	r0, fp, #0, 6
    b074:	0000004c 	andeq	r0, r0, ip, asr #32
    b078:	00000137 	andeq	r0, r0, r7, lsr r1
    b07c:	00005e0e 	andeq	r5, r0, lr, lsl #28
    b080:	220d0000 	andcs	r0, sp, #0
    b084:	03000036 	movweq	r0, #54	; 0x36
    b088:	004c0286 	subeq	r0, ip, r6, lsl #5
    b08c:	014d0000 	mrseq	r0, (UNDEF: 77)
    b090:	5e0e0000 	cdppl	0, 0, cr0, cr14, cr0, {0}
    b094:	00000000 	andeq	r0, r0, r0
    b098:	0038ee0f 	eorseq	lr, r8, pc, lsl #28
    b09c:	0e1a0500 	cfmul32eq	mvfx0, mvfx10, mvfx0
    b0a0:	00000076 	andeq	r0, r0, r6, ror r0
    b0a4:	00004c0e 	andeq	r4, r0, lr, lsl #24
    b0a8:	004c0e00 	subeq	r0, ip, r0, lsl #28
    b0ac:	00000000 	andeq	r0, r0, r0
    b0b0:	0000019d 	muleq	r0, sp, r1
    b0b4:	26de0004 	ldrbcs	r0, [lr], r4
    b0b8:	01040000 	mrseq	r0, (UNDEF: 4)
    b0bc:	00000029 	andeq	r0, r0, r9, lsr #32
    b0c0:	003d6901 	eorseq	r6, sp, r1, lsl #18
    b0c4:	0003c200 	andeq	ip, r3, r0, lsl #4
    b0c8:	000fc000 	andeq	ip, pc, r0
    b0cc:	00000000 	andeq	r0, r0, r0
    b0d0:	0035b700 	eorseq	fp, r5, r0, lsl #14
    b0d4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    b0d8:	00000857 	andeq	r0, r0, r7, asr r8
    b0dc:	29050202 	stmdbcs	r5, {r1, r9}
    b0e0:	02000008 	andeq	r0, r0, #8
    b0e4:	0a100601 	beq	40c8f0 <__Stack_Size+0x40c4f0>
    b0e8:	75030000 	strvc	r0, [r3, #-0]
    b0ec:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    b0f0:	00004527 	andeq	r4, r0, r7, lsr #10
    b0f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    b0f8:	00000964 	andeq	r0, r0, r4, ror #18
    b0fc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    b100:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    b104:	02000000 	andeq	r0, r0, #0
    b108:	0c090702 	stceq	7, cr0, [r9], {2}
    b10c:	75030000 	strvc	r0, [r3, #-0]
    b110:	29020038 	stmdbcs	r2, {r3, r4, r5}
    b114:	00000068 	andeq	r0, r0, r8, rrx
    b118:	0e080102 	adfeqe	f0, f0, f2
    b11c:	0200000a 	andeq	r0, r0, #10
    b120:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    b124:	05040000 	streq	r0, [r4, #-0]
    b128:	00007604 	andeq	r7, r0, r4, lsl #12
    b12c:	14a20600 	strtne	r0, [r2], #1536	; 0x600
    b130:	2a010000 	bcs	4b138 <__Stack_Size+0x4ad38>
    b134:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
    b138:	0000016c 	andeq	r0, r0, ip, ror #2
    b13c:	00f69c01 	rscseq	r9, r6, r1, lsl #24
    b140:	83070000 	movwhi	r0, #28672	; 0x7000
    b144:	0100003d 	tsteq	r0, sp, lsr r0
    b148:	0000f62c 	andeq	pc, r0, ip, lsr #12
    b14c:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    b150:	00258e08 	eoreq	r8, r5, r8, lsl #28
    b154:	00001a08 	andeq	r1, r0, r8, lsl #20
    b158:	0000bd00 	andeq	fp, r0, r0, lsl #26
    b15c:	38680900 	stmdacc	r8!, {r8, fp}^
    b160:	40010000 	andmi	r0, r1, r0
    b164:	0000003a 	andeq	r0, r0, sl, lsr r0
    b168:	00006042 	andeq	r6, r0, r2, asr #32
    b16c:	25f60800 	ldrbcs	r0, [r6, #2048]!	; 0x800
    b170:	003e0800 	eorseq	r0, lr, r0, lsl #16
    b174:	00da0000 	sbcseq	r0, sl, r0
    b178:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
    b17c:	01000038 	tsteq	r0, r8, lsr r0
    b180:	00003a6d 	andeq	r3, r0, sp, ror #20
    b184:	0060a000 	rsbeq	sl, r0, r0
    b188:	bc0a0000 	stclt	0, cr0, [sl], {-0}
    b18c:	7f080025 	svcvc	0x00080025
    b190:	0a000001 	beq	b19c <__Stack_Size+0xad9c>
    b194:	080025dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, sp}
    b198:	0000018a 	andeq	r0, r0, sl, lsl #3
    b19c:	0025f60a 	eoreq	pc, r5, sl, lsl #12
    b1a0:	00019508 	andeq	r9, r1, r8, lsl #10
    b1a4:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    b1a8:	06000000 	streq	r0, [r0], -r0
    b1ac:	00003d62 	andeq	r3, r0, r2, ror #26
    b1b0:	00009801 	andeq	r9, r0, r1, lsl #16
    b1b4:	00700000 	rsbseq	r0, r0, r0
    b1b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    b1bc:	00000120 	andeq	r0, r0, r0, lsr #2
    b1c0:	003d8309 	eorseq	r8, sp, r9, lsl #6
    b1c4:	3a9a0100 	bcc	fe68b5cc <SCS_BASE+0x1e67d5cc>
    b1c8:	b3000000 	movwlt	r0, #0
    b1cc:	00000060 	andeq	r0, r0, r0, rrx
    b1d0:	0014290c 	andseq	r2, r4, ip, lsl #18
    b1d4:	025b0300 	subseq	r0, fp, #0, 6
    b1d8:	000000f6 	strdeq	r0, [r0], -r6
    b1dc:	00392e0d 	eorseq	r2, r9, sp, lsl #28
    b1e0:	f6180100 			; <UNDEFINED> instruction: 0xf6180100
    b1e4:	05000000 	streq	r0, [r0, #-0]
    b1e8:	00071c03 	andeq	r1, r7, r3, lsl #24
    b1ec:	398a0d20 	stmibcc	sl, {r5, r8, sl, fp}
    b1f0:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    b1f4:	000000f6 	strdeq	r0, [r0], -r6
    b1f8:	071e0305 	ldreq	r0, [lr, -r5, lsl #6]
    b1fc:	960e2000 	strls	r2, [lr], -r0
    b200:	04000035 	streq	r0, [r0], #-53	; 0x35
    b204:	00005e1d 	andeq	r5, r0, sp, lsl lr
    b208:	00770f00 	rsbseq	r0, r7, r0, lsl #30
    b20c:	01690000 	cmneq	r9, r0
    b210:	6f100000 	svcvs	0x00100000
    b214:	06000000 	streq	r0, [r0], -r0
    b218:	144e0e00 	strbne	r0, [lr], #-3584	; 0xe00
    b21c:	1c010000 	stcne	0, cr0, [r1], {-0}
    b220:	00000159 	andeq	r0, r0, r9, asr r1
    b224:	0013fb0e 	andseq	pc, r3, lr, lsl #22
    b228:	591d0100 	ldmdbpl	sp, {r8}
    b22c:	11000001 	tstne	r0, r1
    b230:	00003663 	andeq	r3, r0, r3, ror #12
    b234:	005ede05 	subseq	sp, lr, r5, lsl #28
    b238:	71110000 	tstvc	r1, r0
    b23c:	05000038 	streq	r0, [r0, #-56]	; 0x38
    b240:	00005edb 	ldrdeq	r5, [r0], -fp
    b244:	36071100 	strcc	r1, [r7], -r0, lsl #2
    b248:	dd050000 	stcle	0, cr0, [r5, #-0]
    b24c:	0000005e 	andeq	r0, r0, lr, asr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	040f0000 	streq	r0, [pc], #-0	; b8 <_Minimum_Stack_Size-0x48>
      break; 
      
    default:
      break;
  }
}
      b4:	0b0e0301 	bleq	380cc0 <__Stack_Size+0x3808c0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	3b0b3a0b 	blcc	2ce8ec <__Stack_Size+0x2ce4ec>
      bc:	0013010b 	andseq	r0, r3, fp, lsl #2
      c0:	00151000 	andseq	r1, r5, r0
      c4:	00001927 	andeq	r1, r0, r7, lsr #18
      c8:	0b000f11 	bleq	3d14 <__Stack_Size+0x3914>
      cc:	0013490b 	andseq	r4, r3, fp, lsl #18
      d0:	012e1200 	teqeq	lr, r0, lsl #4
      d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      dc:	13491927 	movtne	r1, #39207	; 0x9927
      e0:	13010b20 	movwne	r0, #6944	; 0x1b20
      e4:	05130000 	ldreq	r0, [r3, #-0]
      e8:	3a0e0300 	bcc	380cf0 <__Stack_Size+0x3808f0>
      ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      f0:	14000013 	strne	r0, [r0], #-19
      f4:	0b0b0024 	bleq	2c018c <__Stack_Size+0x2bfd8c>
      f8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      fc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     100:	03193f00 	tsteq	r9, #0, 30
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	20192705 	andscs	r2, r9, r5, lsl #14
     10c:	1600000b 	strne	r0, [r0], -fp
     110:	1331002e 	teqne	r1, #46	; 0x2e
     114:	06120111 			; <UNDEFINED> instruction: 0x06120111
     118:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     11c:	17000019 	smladne	r0, r9, r0, r0
     120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     124:	0b3a0e03 	bleq	e83938 <__Stack_Size+0xe83538>
     128:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     12c:	01111349 	tsteq	r1, r9, asr #6
     130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     134:	00194297 	mulseq	r9, r7, r2
     138:	002e1800 	eoreq	r1, lr, r0, lsl #16
     13c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     140:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     144:	01111927 	tsteq	r1, r7, lsr #18
     148:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     14c:	00194297 	mulseq	r9, r7, r2
     150:	012e1900 	teqeq	lr, r0, lsl #18
     154:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     158:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     15c:	01111927 	tsteq	r1, r7, lsr #18
     160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     164:	01194297 			; <UNDEFINED> instruction: 0x01194297
     168:	1a000013 	bne	1bc <_Minimum_Stack_Size+0xbc>
     16c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     174:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     178:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
     17c:	11010182 	smlabbne	r1, r2, r1, r0
     180:	01133101 	tsteq	r3, r1, lsl #2
     184:	1c000013 	stcne	0, cr0, [r0], {19}
     188:	0001828a 	andeq	r8, r1, sl, lsl #5
     18c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     190:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     194:	01018289 	smlabbeq	r1, r9, r2, r8
     198:	13310111 	teqne	r1, #1073741828	; 0x40000004
     19c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     1a0:	11133101 	tstne	r3, r1, lsl #2
     1a4:	40061201 	andmi	r1, r6, r1, lsl #4
     1a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1ac:	00001301 	andeq	r1, r0, r1, lsl #6
     1b0:	3100051f 	tstcc	r0, pc, lsl r5
     1b4:	00170213 	andseq	r0, r7, r3, lsl r2
     1b8:	00052000 	andeq	r2, r5, r0
     1bc:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     1c0:	0b210000 	bleq	8401c8 <__Stack_Size+0x83fdc8>
     1c4:	00175501 	andseq	r5, r7, r1, lsl #10
     1c8:	00052200 	andeq	r2, r5, r0, lsl #4
     1cc:	0b3a0803 	bleq	e821e0 <__Stack_Size+0xe81de0>
     1d0:	1349053b 	movtne	r0, #38203	; 0x953b
     1d4:	00001702 	andeq	r1, r0, r2, lsl #14
     1d8:	03000523 	movweq	r0, #1315	; 0x523
     1dc:	3b0b3a0e 	blcc	2cea1c <__Stack_Size+0x2ce61c>
     1e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     1e4:	24000017 	strcs	r0, [r0], #-23
     1e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     1f0:	17021349 	strne	r1, [r2, -r9, asr #6]
     1f4:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
     1f8:	11000182 	smlabbne	r0, r2, r1, r0
     1fc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     200:	00001331 	andeq	r1, r0, r1, lsr r3
     204:	03003426 	movweq	r3, #1062	; 0x426
     208:	3b0b3a08 	blcc	2cea30 <__Stack_Size+0x2ce630>
     20c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     210:	27000017 	smladcs	r0, r7, r0, r0
     214:	00018289 	andeq	r8, r1, r9, lsl #5
     218:	13310111 	teqne	r1, #1073741828	; 0x40000004
     21c:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
     220:	11010182 	smlabbne	r1, r2, r1, r0
     224:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     228:	00001331 	andeq	r1, r0, r1, lsr r3
     22c:	3f012e29 	svccc	0x00012e29
     230:	3a0e0319 	bcc	380e9c <__Stack_Size+0x380a9c>
     234:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     238:	11134919 	tstne	r3, r9, lsl r9
     23c:	40061201 	andmi	r1, r6, r1, lsl #4
     240:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     244:	00001301 	andeq	r1, r0, r1, lsl #6
     248:	0300052a 	movweq	r0, #1322	; 0x52a
     24c:	3b0b3a0e 	blcc	2cea8c <__Stack_Size+0x2ce68c>
     250:	02134905 	andseq	r4, r3, #81920	; 0x14000
     254:	2b000018 	blcs	2bc <_Minimum_Stack_Size+0x1bc>
     258:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     25c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     260:	0b1c1349 	bleq	704f8c <__Stack_Size+0x704b8c>
     264:	0b2c0000 	bleq	b0026c <__Stack_Size+0xaffe6c>
     268:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     26c:	00130106 	andseq	r0, r3, r6, lsl #2
     270:	001d2d00 	andseq	r2, sp, r0, lsl #26
     274:	01111331 	tsteq	r1, r1, lsr r3
     278:	0b580612 	bleq	1601ac8 <__Stack_Size+0x16016c8>
     27c:	00000559 	andeq	r0, r0, r9, asr r5
     280:	0182892e 	orreq	r8, r2, lr, lsr #18
     284:	93011100 	movwls	r1, #4352	; 0x1100
     288:	00001842 	andeq	r1, r0, r2, asr #16
     28c:	31011d2f 	tstcc	r1, pc, lsr #26
     290:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     294:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     298:	00130105 	andseq	r0, r3, r5, lsl #2
     29c:	01013000 	mrseq	r3, (UNDEF: 1)
     2a0:	13011349 	movwne	r1, #4937	; 0x1349
     2a4:	21310000 	teqcs	r1, r0
     2a8:	2f134900 	svccs	0x00134900
     2ac:	3200000b 	andcc	r0, r0, #11
     2b0:	01018289 	smlabbeq	r1, r9, r2, r8
     2b4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     2b8:	01133119 	tsteq	r3, r9, lsl r1
     2bc:	33000013 	movwcc	r0, #19
     2c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2c4:	0b3a0e03 	bleq	e83ad8 <__Stack_Size+0xe836d8>
     2c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2cc:	01111349 	tsteq	r1, r9, asr #6
     2d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     2d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     2d8:	34000013 	strcc	r0, [r0], #-19
     2dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__Stack_Size+0xec2bd0>
     2e4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     2e8:	00001802 	andeq	r1, r0, r2, lsl #16
     2ec:	49002135 	stmdbmi	r0, {r0, r2, r4, r5, r8, sp}
     2f0:	00052f13 	andeq	r2, r5, r3, lsl pc
     2f4:	00343600 	eorseq	r3, r4, r0, lsl #12
     2f8:	0b3a0e03 	bleq	e83b0c <__Stack_Size+0xe8370c>
     2fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     300:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     304:	34370000 	ldrtcc	r0, [r7], #-0
     308:	3a0e0300 	bcc	380f10 <__Stack_Size+0x380b10>
     30c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     310:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     314:	38000018 	stmdacc	r0, {r3, r4}
     318:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     31c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     320:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     324:	0000193c 	andeq	r1, r0, ip, lsr r9
     328:	3f012e39 	svccc	0x00012e39
     32c:	3a0e0319 	bcc	380f98 <__Stack_Size+0x380b98>
     330:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     334:	01193c19 	tsteq	r9, r9, lsl ip
     338:	3a000013 	bcc	38c <_Minimum_Stack_Size+0x28c>
     33c:	13490005 	movtne	r0, #36869	; 0x9005
     340:	2e3b0000 	cdpcs	0, 3, cr0, cr11, cr0, {0}
     344:	03193f01 	tsteq	r9, #1, 30
     348:	3b0b3a0e 	blcc	2ceb88 <__Stack_Size+0x2ce788>
     34c:	3c19270b 	ldccc	7, cr2, [r9], {11}
     350:	00130119 	andseq	r0, r3, r9, lsl r1
     354:	012e3c00 	teqeq	lr, r0, lsl #24
     358:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     35c:	0b3b0b3a 	bleq	ec304c <__Stack_Size+0xec2c4c>
     360:	13491927 	movtne	r1, #39207	; 0x9927
     364:	1301193c 	movwne	r1, #6460	; 0x193c
     368:	2e3d0000 	cdpcs	0, 3, cr0, cr13, cr0, {0}
     36c:	03193f00 	tsteq	r9, #0, 30
     370:	3b0b3a0e 	blcc	2cebb0 <__Stack_Size+0x2ce7b0>
     374:	3c19270b 	ldccc	7, cr2, [r9], {11}
     378:	3e000019 	mcrcc	0, 0, r0, cr0, cr9, {0}
     37c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     380:	0b3a0e03 	bleq	e83b94 <__Stack_Size+0xe83794>
     384:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     388:	0000193c 	andeq	r1, r0, ip, lsr r9
     38c:	3f002e3f 	svccc	0x00002e3f
     390:	3a0e0319 	bcc	380ffc <__Stack_Size+0x380bfc>
     394:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     398:	3c134919 	ldccc	9, cr4, [r3], {25}
     39c:	40000019 	andmi	r0, r0, r9, lsl r0
     3a0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     3a4:	0b3a0e03 	bleq	e83bb8 <__Stack_Size+0xe837b8>
     3a8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     3ac:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3b0:	00001301 	andeq	r1, r0, r1, lsl #6
     3b4:	3f002e41 	svccc	0x00002e41
     3b8:	3a0e0319 	bcc	381024 <__Stack_Size+0x380c24>
     3bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3c0:	3c134919 	ldccc	9, cr4, [r3], {25}
     3c4:	00000019 	andeq	r0, r0, r9, lsl r0
     3c8:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     3cc:	030b130e 	movweq	r1, #45838	; 0xb30e
     3d0:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     3d4:	10011117 	andne	r1, r1, r7, lsl r1
     3d8:	02000017 	andeq	r0, r0, #23
     3dc:	0b0b0024 	bleq	2c0474 <__Stack_Size+0x2c0074>
     3e0:	0e030b3e 	vmoveq.16	d3[0], r0
     3e4:	16030000 	strne	r0, [r3], -r0
     3e8:	3a080300 	bcc	200ff0 <__Stack_Size+0x200bf0>
     3ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f0:	04000013 	streq	r0, [r0], #-19
     3f4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     3f8:	0b3b0b3a 	bleq	ec30e8 <__Stack_Size+0xec2ce8>
     3fc:	00001349 	andeq	r1, r0, r9, asr #6
     400:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     404:	06000013 			; <UNDEFINED> instruction: 0x06000013
     408:	0b0b0104 	bleq	2c0820 <__Stack_Size+0x2c0420>
     40c:	0b3b0b3a 	bleq	ec30fc <__Stack_Size+0xec2cfc>
     410:	00001301 	andeq	r1, r0, r1, lsl #6
     414:	03002807 	movweq	r2, #2055	; 0x807
     418:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     41c:	00280800 	eoreq	r0, r8, r0, lsl #16
     420:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     424:	13090000 	movwne	r0, #36864	; 0x9000
     428:	3a0b0b01 	bcc	2c3034 <__Stack_Size+0x2c2c34>
     42c:	01053b0b 	tsteq	r5, fp, lsl #22
     430:	0a000013 	beq	484 <__Stack_Size+0x84>
     434:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     438:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     43c:	0b381349 	bleq	e05168 <__Stack_Size+0xe04d68>
     440:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     444:	3a0e0300 	bcc	38104c <__Stack_Size+0x380c4c>
     448:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     44c:	000b3813 	andeq	r3, fp, r3, lsl r8
     450:	00160c00 	andseq	r0, r6, r0, lsl #24
     454:	0b3a0e03 	bleq	e83c68 <__Stack_Size+0xe83868>
     458:	1349053b 	movtne	r0, #38203	; 0x953b
     45c:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     460:	03193f00 	tsteq	r9, #0, 30
     464:	3b0b3a0e 	blcc	2ceca4 <__Stack_Size+0x2ce8a4>
     468:	1119270b 	tstne	r9, fp, lsl #14
     46c:	40061201 	andmi	r1, r6, r1, lsl #4
     470:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     474:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     478:	03193f00 	tsteq	r9, #0, 30
     47c:	3b0b3a0e 	blcc	2cecbc <__Stack_Size+0x2ce8bc>
     480:	11192705 	tstne	r9, r5, lsl #14
     484:	40061201 	andmi	r1, r6, r1, lsl #4
     488:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     48c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     490:	03193f01 	tsteq	r9, #1, 30
     494:	3b0b3a0e 	blcc	2cecd4 <__Stack_Size+0x2ce8d4>
     498:	11192705 	tstne	r9, r5, lsl #14
     49c:	40061201 	andmi	r1, r6, r1, lsl #4
     4a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     4a4:	00001301 	andeq	r1, r0, r1, lsl #6
     4a8:	01828910 	orreq	r8, r2, r0, lsl r9
     4ac:	95011100 	strls	r1, [r1, #-256]	; 0x100
     4b0:	13311942 	teqne	r1, #1081344	; 0x108000
     4b4:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
     4b8:	11010182 	smlabbne	r1, r2, r1, r0
     4bc:	01133101 	tsteq	r3, r1, lsl #2
     4c0:	12000013 	andne	r0, r0, #19
     4c4:	0001828a 	andeq	r8, r1, sl, lsl #5
     4c8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     4cc:	13000018 	movwne	r0, #24
     4d0:	01018289 	smlabbeq	r1, r9, r2, r8
     4d4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     4d8:	34140000 	ldrcc	r0, [r4], #-0
     4dc:	3a080300 	bcc	2010e4 <__Stack_Size+0x200ce4>
     4e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4e4:	00180213 	andseq	r0, r8, r3, lsl r2
     4e8:	00341500 	eorseq	r1, r4, r0, lsl #10
     4ec:	0b3a0e03 	bleq	e83d00 <__Stack_Size+0xe83900>
     4f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4f4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     4f8:	01160000 	tsteq	r6, r0
     4fc:	01134901 	tsteq	r3, r1, lsl #18
     500:	17000013 	smladne	r0, r3, r0, r0
     504:	13490021 	movtne	r0, #36897	; 0x9021
     508:	0000052f 	andeq	r0, r0, pc, lsr #10
     50c:	03003418 	movweq	r3, #1048	; 0x418
     510:	3b0b3a0e 	blcc	2ced50 <__Stack_Size+0x2ce950>
     514:	3f134905 	svccc	0x00134905
     518:	00193c19 	andseq	r3, r9, r9, lsl ip
     51c:	00211900 	eoreq	r1, r1, r0, lsl #18
     520:	0b2f1349 	bleq	bc524c <__Stack_Size+0xbc4e4c>
     524:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     528:	03193f00 	tsteq	r9, #0, 30
     52c:	3b0b3a0e 	blcc	2ced6c <__Stack_Size+0x2ce96c>
     530:	3c19270b 	ldccc	7, cr2, [r9], {11}
     534:	1b000019 	blne	5a0 <__Stack_Size+0x1a0>
     538:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     53c:	0b3a0e03 	bleq	e83d50 <__Stack_Size+0xe83950>
     540:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     544:	1301193c 	movwne	r1, #6460	; 0x193c
     548:	051c0000 	ldreq	r0, [ip, #-0]
     54c:	00134900 	andseq	r4, r3, r0, lsl #18
     550:	000f1d00 	andeq	r1, pc, r0, lsl #26
     554:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     558:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     55c:	03193f00 	tsteq	r9, #0, 30
     560:	3b0b3a0e 	blcc	2ceda0 <__Stack_Size+0x2ce9a0>
     564:	3c192705 	ldccc	7, cr2, [r9], {5}
     568:	1f000019 	svcne	0x00000019
     56c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     570:	0b3a0e03 	bleq	e83d84 <__Stack_Size+0xe83984>
     574:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     578:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     57c:	00001301 	andeq	r1, r0, r1, lsl #6
     580:	3f012e20 	svccc	0x00012e20
     584:	3a0e0319 	bcc	3811f0 <__Stack_Size+0x380df0>
     588:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     58c:	3c134919 	ldccc	9, cr4, [r3], {25}
     590:	00000019 	andeq	r0, r0, r9, lsl r0
     594:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     598:	030b130e 	movweq	r1, #45838	; 0xb30e
     59c:	100e1b0e 	andne	r1, lr, lr, lsl #22
     5a0:	02000017 	andeq	r0, r0, #23
     5a4:	0b0b0024 	bleq	2c063c <__Stack_Size+0x2c023c>
     5a8:	0e030b3e 	vmoveq.16	d3[0], r0
     5ac:	16030000 	strne	r0, [r3], -r0
     5b0:	3a080300 	bcc	2011b8 <__Stack_Size+0x200db8>
     5b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5b8:	04000013 	streq	r0, [r0], #-19
     5bc:	13490101 	movtne	r0, #37121	; 0x9101
     5c0:	00001301 	andeq	r1, r0, r1, lsl #6
     5c4:	49002105 	stmdbmi	r0, {r0, r2, r8, sp}
     5c8:	000b2f13 	andeq	r2, fp, r3, lsl pc
     5cc:	00340600 	eorseq	r0, r4, r0, lsl #12
     5d0:	0b3a0e03 	bleq	e83de4 <__Stack_Size+0xe839e4>
     5d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5d8:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     5dc:	26070000 	strcs	r0, [r7], -r0
     5e0:	00134900 	andseq	r4, r3, r0, lsl #18
     5e4:	11010000 	mrsne	r0, (UNDEF: 1)
     5e8:	130e2501 	movwne	r2, #58625	; 0xe501
     5ec:	1b0e030b 	blne	381220 <__Stack_Size+0x380e20>
     5f0:	1117550e 	tstne	r7, lr, lsl #10
     5f4:	00171001 	andseq	r1, r7, r1
     5f8:	00240200 	eoreq	r0, r4, r0, lsl #4
     5fc:	0b3e0b0b 	bleq	f83230 <__Stack_Size+0xf82e30>
     600:	00000e03 	andeq	r0, r0, r3, lsl #28
     604:	03001603 	movweq	r1, #1539	; 0x603
     608:	3b0b3a08 	blcc	2cee30 <__Stack_Size+0x2cea30>
     60c:	0013490b 	andseq	r4, r3, fp, lsl #18
     610:	00160400 	andseq	r0, r6, r0, lsl #8
     614:	0b3a0e03 	bleq	e83e28 <__Stack_Size+0xe83a28>
     618:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     61c:	35050000 	strcc	r0, [r5, #-0]
     620:	00134900 	andseq	r4, r3, r0, lsl #18
     624:	01040600 	tsteq	r4, r0, lsl #12
     628:	0b3a0b0b 	bleq	e8325c <__Stack_Size+0xe82e5c>
     62c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     630:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     634:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     638:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     63c:	0b0b000f 	bleq	2c0680 <__Stack_Size+0x2c0280>
     640:	00001349 	andeq	r1, r0, r9, asr #6
     644:	03010409 	movweq	r0, #5129	; 0x1409
     648:	3a0b0b0e 	bcc	2c3288 <__Stack_Size+0x2c2e88>
     64c:	010b3b0b 	tsteq	fp, fp, lsl #22
     650:	0a000013 	beq	6a4 <__Stack_Size+0x2a4>
     654:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     658:	0b3a0e03 	bleq	e83e6c <__Stack_Size+0xe83a6c>
     65c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     660:	06120111 			; <UNDEFINED> instruction: 0x06120111
     664:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     668:	0b000019 	bleq	6d4 <__Stack_Size+0x2d4>
     66c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     670:	0b3a0e03 	bleq	e83e84 <__Stack_Size+0xe83a84>
     674:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     678:	01111349 	tsteq	r1, r9, asr #6
     67c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     680:	01194297 			; <UNDEFINED> instruction: 0x01194297
     684:	0c000013 	stceq	0, cr0, [r0], {19}
     688:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     68c:	0b3b0b3a 	bleq	ec337c <__Stack_Size+0xec2f7c>
     690:	17021349 	strne	r1, [r2, -r9, asr #6]
     694:	340d0000 	strcc	r0, [sp], #-0
     698:	3a0e0300 	bcc	3812a0 <__Stack_Size+0x380ea0>
     69c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6a0:	00170213 	andseq	r0, r7, r3, lsl r2
     6a4:	00340e00 	eorseq	r0, r4, r0, lsl #28
     6a8:	0b3a0e03 	bleq	e83ebc <__Stack_Size+0xe83abc>
     6ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6b0:	00001802 	andeq	r1, r0, r2, lsl #16
     6b4:	55010b0f 	strpl	r0, [r1, #-2831]	; 0xb0f
     6b8:	10000017 	andne	r0, r0, r7, lsl r0
     6bc:	01018289 	smlabbeq	r1, r9, r2, r8
     6c0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     6c4:	00001301 	andeq	r1, r0, r1, lsl #6
     6c8:	01828a11 	orreq	r8, r2, r1, lsl sl
     6cc:	91180200 	tstls	r8, r0, lsl #4
     6d0:	00001842 	andeq	r1, r0, r2, asr #16
     6d4:	01828912 	orreq	r8, r2, r2, lsl r9
     6d8:	31011100 	mrscc	r1, (UNDEF: 17)
     6dc:	13000013 	movwne	r0, #19
     6e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     6e4:	0b3a0e03 	bleq	e83ef8 <__Stack_Size+0xe83af8>
     6e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6f4:	00130119 	andseq	r0, r3, r9, lsl r1
     6f8:	010b1400 	tsteq	fp, r0, lsl #8
     6fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     700:	00001301 	andeq	r1, r0, r1, lsl #6
     704:	3f012e15 	svccc	0x00012e15
     708:	3a0e0319 	bcc	381374 <__Stack_Size+0x380f74>
     70c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     710:	01193c13 	tsteq	r9, r3, lsl ip
     714:	16000013 			; <UNDEFINED> instruction: 0x16000013
     718:	00000018 	andeq	r0, r0, r8, lsl r0
     71c:	01828917 	orreq	r8, r2, r7, lsl r9
     720:	31011101 	tstcc	r1, r1, lsl #2
     724:	18000013 	stmdane	r0, {r0, r1, r4}
     728:	01018289 	smlabbeq	r1, r9, r2, r8
     72c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     730:	00133119 	andseq	r3, r3, r9, lsl r1
     734:	00241900 	eoreq	r1, r4, r0, lsl #18
     738:	0b3e0b0b 	bleq	f8336c <__Stack_Size+0xf82f6c>
     73c:	00000803 	andeq	r0, r0, r3, lsl #16
     740:	4901011a 	stmdbmi	r1, {r1, r3, r4, r8}
     744:	00130113 	andseq	r0, r3, r3, lsl r1
     748:	00211b00 	eoreq	r1, r1, r0, lsl #22
     74c:	0b2f1349 	bleq	bc5478 <__Stack_Size+0xbc5078>
     750:	341c0000 	ldrcc	r0, [ip], #-0
     754:	3a0e0300 	bcc	38135c <__Stack_Size+0x380f5c>
     758:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     75c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     760:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     764:	00000021 	andeq	r0, r0, r1, lsr #32
     768:	0300341e 	movweq	r3, #1054	; 0x41e
     76c:	3b0b3a0e 	blcc	2cefac <__Stack_Size+0x2cebac>
     770:	3f13490b 	svccc	0x0013490b
     774:	00193c19 	andseq	r3, r9, r9, lsl ip
     778:	012e1f00 	teqeq	lr, r0, lsl #30
     77c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     780:	0b3b0b3a 	bleq	ec3470 <__Stack_Size+0xec3070>
     784:	13491927 	movtne	r1, #39207	; 0x9927
     788:	1301193c 	movwne	r1, #6460	; 0x193c
     78c:	05200000 	streq	r0, [r0, #-0]!
     790:	00134900 	andseq	r4, r3, r0, lsl #18
     794:	012e2100 	teqeq	lr, r0, lsl #2
     798:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     79c:	0b3b0b3a 	bleq	ec348c <__Stack_Size+0xec308c>
     7a0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     7a4:	00001301 	andeq	r1, r0, r1, lsl #6
     7a8:	3f012e22 	svccc	0x00012e22
     7ac:	3a0e0319 	bcc	381418 <__Stack_Size+0x381018>
     7b0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     7b4:	00193c19 	andseq	r3, r9, r9, lsl ip
     7b8:	11010000 	mrsne	r0, (UNDEF: 1)
     7bc:	130e2501 	movwne	r2, #58625	; 0xe501
     7c0:	1b0e030b 	blne	3813f4 <__Stack_Size+0x380ff4>
     7c4:	1117550e 	tstne	r7, lr, lsl #10
     7c8:	00171001 	andseq	r1, r7, r1
     7cc:	00240200 	eoreq	r0, r4, r0, lsl #4
     7d0:	0b3e0b0b 	bleq	f83404 <__Stack_Size+0xf83004>
     7d4:	00000e03 	andeq	r0, r0, r3, lsl #28
     7d8:	03001603 	movweq	r1, #1539	; 0x603
     7dc:	3b0b3a08 	blcc	2cf004 <__Stack_Size+0x2cec04>
     7e0:	0013490b 	andseq	r4, r3, fp, lsl #18
     7e4:	000f0400 	andeq	r0, pc, r0, lsl #8
     7e8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     7ec:	04050000 	streq	r0, [r5], #-0
     7f0:	0b0e0301 	bleq	3813fc <__Stack_Size+0x380ffc>
     7f4:	3b0b3a0b 	blcc	2cf028 <__Stack_Size+0x2cec28>
     7f8:	0013010b 	andseq	r0, r3, fp, lsl #2
     7fc:	00280600 	eoreq	r0, r8, r0, lsl #12
     800:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     804:	16070000 	strne	r0, [r7], -r0
     808:	3a0e0300 	bcc	381410 <__Stack_Size+0x381010>
     80c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     810:	08000013 	stmdaeq	r0, {r0, r1, r4}
     814:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
     818:	13011349 	movwne	r1, #4937	; 0x1349
     81c:	05090000 	streq	r0, [r9, #-0]
     820:	00134900 	andseq	r4, r3, r0, lsl #18
     824:	01130a00 	tsteq	r3, r0, lsl #20
     828:	0b0b0e03 	bleq	2c403c <__Stack_Size+0x2c3c3c>
     82c:	0b3b0b3a 	bleq	ec351c <__Stack_Size+0xec311c>
     830:	00001301 	andeq	r1, r0, r1, lsl #6
     834:	03000d0b 	movweq	r0, #3339	; 0xd0b
     838:	3b0b3a0e 	blcc	2cf078 <__Stack_Size+0x2cec78>
     83c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     840:	0c00000b 	stceq	0, cr0, [r0], {11}
     844:	19270015 	stmdbne	r7!, {r0, r2, r4}
     848:	0f0d0000 	svceq	0x000d0000
     84c:	000b0b00 	andeq	r0, fp, r0, lsl #22
     850:	012e0e00 	teqeq	lr, r0, lsl #28
     854:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     858:	0b3b0b3a 	bleq	ec3548 <__Stack_Size+0xec3148>
     85c:	01111927 	tsteq	r1, r7, lsr #18
     860:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     864:	01194296 			; <UNDEFINED> instruction: 0x01194296
     868:	0f000013 	svceq	0x00000013
     86c:	00018289 	andeq	r8, r1, r9, lsl #5
     870:	13310111 	teqne	r1, #1073741828	; 0x40000004
     874:	34100000 	ldrcc	r0, [r0], #-0
     878:	3a0e0300 	bcc	381480 <__Stack_Size+0x381080>
     87c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     880:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     884:	11000018 	tstne	r0, r8, lsl r0
     888:	13490035 	movtne	r0, #36917	; 0x9035
     88c:	34120000 	ldrcc	r0, [r2], #-0
     890:	3a0e0300 	bcc	381498 <__Stack_Size+0x381098>
     894:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     898:	3c193f13 	ldccc	15, cr3, [r9], {19}
     89c:	13000019 	movwne	r0, #25
     8a0:	13490101 	movtne	r0, #37121	; 0x9101
     8a4:	00001301 	andeq	r1, r0, r1, lsl #6
     8a8:	49002114 	stmdbmi	r0, {r2, r4, r8, sp}
     8ac:	000b2f13 	andeq	r2, fp, r3, lsl pc
     8b0:	002e1500 	eoreq	r1, lr, r0, lsl #10
     8b4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8b8:	0b3b0b3a 	bleq	ec35a8 <__Stack_Size+0xec31a8>
     8bc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     8c0:	01000000 	mrseq	r0, (UNDEF: 0)
     8c4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     8c8:	0e030b13 	vmoveq.32	d3[0], r0
     8cc:	17550e1b 	smmlane	r5, fp, lr, r0
     8d0:	17100111 			; <UNDEFINED> instruction: 0x17100111
     8d4:	24020000 	strcs	r0, [r2], #-0
     8d8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     8dc:	000e030b 	andeq	r0, lr, fp, lsl #6
     8e0:	00160300 	andseq	r0, r6, r0, lsl #6
     8e4:	0b3a0803 	bleq	e828f8 <__Stack_Size+0xe824f8>
     8e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8ec:	04040000 	streq	r0, [r4], #-0
     8f0:	0b0e0301 	bleq	3814fc <__Stack_Size+0x3810fc>
     8f4:	3b0b3a0b 	blcc	2cf128 <__Stack_Size+0x2ced28>
     8f8:	0013010b 	andseq	r0, r3, fp, lsl #2
     8fc:	00280500 	eoreq	r0, r8, r0, lsl #10
     900:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     904:	13060000 	movwne	r0, #24576	; 0x6000
     908:	0b0e0301 	bleq	381514 <__Stack_Size+0x381114>
     90c:	3b0b3a0b 	blcc	2cf140 <__Stack_Size+0x2ced40>
     910:	0013010b 	andseq	r0, r3, fp, lsl #2
     914:	000d0700 	andeq	r0, sp, r0, lsl #14
     918:	0b3a0e03 	bleq	e8412c <__Stack_Size+0xe83d2c>
     91c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     920:	00000b38 	andeq	r0, r0, r8, lsr fp
     924:	0b000f08 	bleq	454c <__Stack_Size+0x414c>
     928:	0013490b 	andseq	r4, r3, fp, lsl #18
     92c:	00160900 	andseq	r0, r6, r0, lsl #18
     930:	0b3a0e03 	bleq	e84144 <__Stack_Size+0xe83d44>
     934:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     938:	150a0000 	strne	r0, [sl, #-0]
     93c:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     940:	00130113 	andseq	r0, r3, r3, lsl r1
     944:	00050b00 	andeq	r0, r5, r0, lsl #22
     948:	00001349 	andeq	r1, r0, r9, asr #6
     94c:	0301130c 	movweq	r1, #4876	; 0x130c
     950:	3a0b0b08 	bcc	2c3578 <__Stack_Size+0x2c3178>
     954:	010b3b0b 	tsteq	fp, fp, lsl #22
     958:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     95c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     960:	0b3b0b3a 	bleq	ec3650 <__Stack_Size+0xec3250>
     964:	0b381349 	bleq	e05690 <__Stack_Size+0xe05290>
     968:	170e0000 	strne	r0, [lr, -r0]
     96c:	3a0b0b01 	bcc	2c3578 <__Stack_Size+0x2c3178>
     970:	010b3b0b 	tsteq	fp, fp, lsl #22
     974:	0f000013 	svceq	0x00000013
     978:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     97c:	0b3b0b3a 	bleq	ec366c <__Stack_Size+0xec326c>
     980:	00001349 	andeq	r1, r0, r9, asr #6
     984:	27001510 	smladcs	r0, r0, r5, r1
     988:	11000019 	tstne	r0, r9, lsl r0
     98c:	0b0b000f 	bleq	2c09d0 <__Stack_Size+0x2c05d0>
     990:	13120000 	tstne	r2, #0
     994:	3a0b0b01 	bcc	2c35a0 <__Stack_Size+0x2c31a0>
     998:	010b3b0b 	tsteq	fp, fp, lsl #22
     99c:	13000013 	movwne	r0, #19
     9a0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     9a4:	0b3a0e03 	bleq	e841b8 <__Stack_Size+0xe83db8>
     9a8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     9ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
     9b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     9b4:	00130119 	andseq	r0, r3, r9, lsl r1
     9b8:	00341400 	eorseq	r1, r4, r0, lsl #8
     9bc:	0b3a0e03 	bleq	e841d0 <__Stack_Size+0xe83dd0>
     9c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9c4:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     9c8:	03193f00 	tsteq	r9, #0, 30
     9cc:	3b0b3a0e 	blcc	2cf20c <__Stack_Size+0x2cee0c>
     9d0:	1119270b 	tstne	r9, fp, lsl #14
     9d4:	40061201 	andmi	r1, r6, r1, lsl #4
     9d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     9dc:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     9e0:	03193f01 	tsteq	r9, #1, 30
     9e4:	3b0b3a0e 	blcc	2cf224 <__Stack_Size+0x2cee24>
     9e8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     9ec:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     9f0:	97184006 	ldrls	r4, [r8, -r6]
     9f4:	13011942 	movwne	r1, #6466	; 0x1942
     9f8:	05170000 	ldreq	r0, [r7, #-0]
     9fc:	3a0e0300 	bcc	381604 <__Stack_Size+0x381204>
     a00:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a04:	00170213 	andseq	r0, r7, r3, lsl r2
     a08:	00341800 	eorseq	r1, r4, r0, lsl #16
     a0c:	0b3a0e03 	bleq	e84220 <__Stack_Size+0xe83e20>
     a10:	1349053b 	movtne	r0, #38203	; 0x953b
     a14:	00001702 	andeq	r1, r0, r2, lsl #14
     a18:	01828919 	orreq	r8, r2, r9, lsl r9
     a1c:	00011101 	andeq	r1, r1, r1, lsl #2
     a20:	828a1a00 	addhi	r1, sl, #0, 20
     a24:	18020001 	stmdane	r2, {r0}
     a28:	00184291 	mulseq	r8, r1, r2
     a2c:	00051b00 	andeq	r1, r5, r0, lsl #22
     a30:	0b3a0e03 	bleq	e84244 <__Stack_Size+0xe83e44>
     a34:	1349053b 	movtne	r0, #38203	; 0x953b
     a38:	00001802 	andeq	r1, r0, r2, lsl #16
     a3c:	0182891c 	orreq	r8, r2, ip, lsl r9
     a40:	31011100 	mrscc	r1, (UNDEF: 17)
     a44:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     a48:	01018289 	smlabbeq	r1, r9, r2, r8
     a4c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a50:	00001301 	andeq	r1, r0, r1, lsl #6
     a54:	0182891e 	orreq	r8, r2, lr, lsl r9
     a58:	31011101 	tstcc	r1, r1, lsl #2
     a5c:	1f000013 	svcne	0x00000013
     a60:	01018289 	smlabbeq	r1, r9, r2, r8
     a64:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     a68:	00133119 	andseq	r3, r3, r9, lsl r1
     a6c:	82892000 	addhi	r2, r9, #0
     a70:	01110001 	tsteq	r1, r1
     a74:	31194295 			; <UNDEFINED> instruction: 0x31194295
     a78:	21000013 	tstcs	r0, r3, lsl r0
     a7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     a80:	0b3b0b3a 	bleq	ec3770 <__Stack_Size+0xec3370>
     a84:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     a88:	00001802 	andeq	r1, r0, r2, lsl #16
     a8c:	03003422 	movweq	r3, #1058	; 0x422
     a90:	3b0b3a0e 	blcc	2cf2d0 <__Stack_Size+0x2ceed0>
     a94:	3f13490b 	svccc	0x0013490b
     a98:	00193c19 	andseq	r3, r9, r9, lsl ip
     a9c:	01012300 	mrseq	r2, SP_irq
     aa0:	13011349 	movwne	r1, #4937	; 0x1349
     aa4:	21240000 	teqcs	r4, r0
     aa8:	2f134900 	svccs	0x00134900
     aac:	2500000b 	strcs	r0, [r0, #-11]
     ab0:	13490026 	movtne	r0, #36902	; 0x9026
     ab4:	35260000 	strcc	r0, [r6, #-0]!
     ab8:	00134900 	andseq	r4, r3, r0, lsl #18
     abc:	00342700 	eorseq	r2, r4, r0, lsl #14
     ac0:	0b3a0e03 	bleq	e842d4 <__Stack_Size+0xe83ed4>
     ac4:	1349053b 	movtne	r0, #38203	; 0x953b
     ac8:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     acc:	24280000 	strtcs	r0, [r8], #-0
     ad0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ad4:	0008030b 	andeq	r0, r8, fp, lsl #6
     ad8:	002e2900 	eoreq	r2, lr, r0, lsl #18
     adc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ae0:	0b3b0b3a 	bleq	ec37d0 <__Stack_Size+0xec33d0>
     ae4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     ae8:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     aec:	03193f00 	tsteq	r9, #0, 30
     af0:	3b0b3a0e 	blcc	2cf330 <__Stack_Size+0x2cef30>
     af4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     af8:	00193c13 	andseq	r3, r9, r3, lsl ip
     afc:	012e2b00 	teqeq	lr, r0, lsl #22
     b00:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b04:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     b08:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     b0c:	00001301 	andeq	r1, r0, r1, lsl #6
     b10:	3f012e2c 	svccc	0x00012e2c
     b14:	3a0e0319 	bcc	381780 <__Stack_Size+0x381380>
     b18:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b1c:	01193c19 	tsteq	r9, r9, lsl ip
     b20:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
     b24:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b28:	0b3a0e03 	bleq	e8433c <__Stack_Size+0xe83f3c>
     b2c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b30:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     b34:	01000000 	mrseq	r0, (UNDEF: 0)
     b38:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     b3c:	0e030b13 	vmoveq.32	d3[0], r0
     b40:	17550e1b 	smmlane	r5, fp, lr, r0
     b44:	17100111 			; <UNDEFINED> instruction: 0x17100111
     b48:	24020000 	strcs	r0, [r2], #-0
     b4c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     b50:	000e030b 	andeq	r0, lr, fp, lsl #6
     b54:	00160300 	andseq	r0, r6, r0, lsl #6
     b58:	0b3a0803 	bleq	e82b6c <__Stack_Size+0xe8276c>
     b5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b60:	16040000 	strne	r0, [r4], -r0
     b64:	3a0e0300 	bcc	38176c <__Stack_Size+0x38136c>
     b68:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b6c:	05000013 	streq	r0, [r0, #-19]
     b70:	13490035 	movtne	r0, #36917	; 0x9035
     b74:	04060000 	streq	r0, [r6], #-0
     b78:	3a0b0b01 	bcc	2c3784 <__Stack_Size+0x2c3384>
     b7c:	010b3b0b 	tsteq	fp, fp, lsl #22
     b80:	07000013 	smladeq	r0, r3, r0, r0
     b84:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     b88:	00000d1c 	andeq	r0, r0, ip, lsl sp
     b8c:	0b011308 	bleq	457b4 <__Stack_Size+0x453b4>
     b90:	3b0b3a0b 	blcc	2cf3c4 <__Stack_Size+0x2cefc4>
     b94:	00130105 	andseq	r0, r3, r5, lsl #2
     b98:	000d0900 	andeq	r0, sp, r0, lsl #18
     b9c:	0b3a0803 	bleq	e82bb0 <__Stack_Size+0xe827b0>
     ba0:	1349053b 	movtne	r0, #38203	; 0x953b
     ba4:	00000b38 	andeq	r0, r0, r8, lsr fp
     ba8:	03000d0a 	movweq	r0, #3338	; 0xd0a
     bac:	3b0b3a0e 	blcc	2cf3ec <__Stack_Size+0x2cefec>
     bb0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     bb4:	0b00000b 	bleq	be8 <__Stack_Size+0x7e8>
     bb8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     bbc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     bc0:	00001349 	andeq	r1, r0, r9, asr #6
     bc4:	0b000f0c 	bleq	47fc <__Stack_Size+0x43fc>
     bc8:	0013490b 	andseq	r4, r3, fp, lsl #18
     bcc:	01040d00 	tsteq	r4, r0, lsl #26
     bd0:	0b0b0e03 	bleq	2c43e4 <__Stack_Size+0x2c3fe4>
     bd4:	0b3b0b3a 	bleq	ec38c4 <__Stack_Size+0xec34c4>
     bd8:	00001301 	andeq	r1, r0, r1, lsl #6
     bdc:	3f012e0e 	svccc	0x00012e0e
     be0:	3a0e0319 	bcc	38184c <__Stack_Size+0x38144c>
     be4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     be8:	010b2019 	tsteq	fp, r9, lsl r0
     bec:	0f000013 	svceq	0x00000013
     bf0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     bf4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     bf8:	00001349 	andeq	r1, r0, r9, asr #6
     bfc:	03012e10 	movweq	r2, #7696	; 0x1e10
     c00:	3b0b3a0e 	blcc	2cf440 <__Stack_Size+0x2cf040>
     c04:	11192705 	tstne	r9, r5, lsl #14
     c08:	40061201 	andmi	r1, r6, r1, lsl #4
     c0c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     c10:	00001301 	andeq	r1, r0, r1, lsl #6
     c14:	03000511 	movweq	r0, #1297	; 0x511
     c18:	3b0b3a0e 	blcc	2cf458 <__Stack_Size+0x2cf058>
     c1c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c20:	12000017 	andne	r0, r0, #23
     c24:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c2c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     c30:	05130000 	ldreq	r0, [r3, #-0]
     c34:	3a080300 	bcc	20183c <__Stack_Size+0x20143c>
     c38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c3c:	00180213 	andseq	r0, r8, r3, lsl r2
     c40:	00341400 	eorseq	r1, r4, r0, lsl #8
     c44:	0b3a0803 	bleq	e82c58 <__Stack_Size+0xe82858>
     c48:	1349053b 	movtne	r0, #38203	; 0x953b
     c4c:	00001702 	andeq	r1, r0, r2, lsl #14
     c50:	3f012e15 	svccc	0x00012e15
     c54:	3a0e0319 	bcc	3818c0 <__Stack_Size+0x3814c0>
     c58:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c5c:	11134919 	tstne	r3, r9, lsl r9
     c60:	40061201 	andmi	r1, r6, r1, lsl #4
     c64:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     c68:	00001301 	andeq	r1, r0, r1, lsl #6
     c6c:	03003416 	movweq	r3, #1046	; 0x416
     c70:	3b0b3a0e 	blcc	2cf4b0 <__Stack_Size+0x2cf0b0>
     c74:	1c13490b 	ldcne	9, cr4, [r3], {11}
     c78:	1700000b 	strne	r0, [r0, -fp]
     c7c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     c80:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c84:	0b590b58 	bleq	16439ec <__Stack_Size+0x16435ec>
     c88:	05180000 	ldreq	r0, [r8, #-0]
     c8c:	1c133100 	ldfnes	f3, [r3], {-0}
     c90:	1900000b 	stmdbne	r0, {r0, r1, r3}
     c94:	0111010b 	tsteq	r1, fp, lsl #2
     c98:	00000612 	andeq	r0, r0, r2, lsl r6
     c9c:	0182891a 	orreq	r8, r2, sl, lsl r9
     ca0:	31011101 	tstcc	r1, r1, lsl #2
     ca4:	1b000013 	blne	cf8 <__Stack_Size+0x8f8>
     ca8:	0001828a 	andeq	r8, r1, sl, lsl #5
     cac:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     cb0:	1c000018 	stcne	0, cr0, [r0], {24}
     cb4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     cb8:	0b3a0e03 	bleq	e844cc <__Stack_Size+0xe840cc>
     cbc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     cc0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     cc4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     cc8:	00130119 	andseq	r0, r3, r9, lsl r1
     ccc:	82891d00 	addhi	r1, r9, #0, 26
     cd0:	01110001 	tsteq	r1, r1
     cd4:	31194295 			; <UNDEFINED> instruction: 0x31194295
     cd8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     cdc:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     ce0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ce4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ce8:	00130119 	andseq	r0, r3, r9, lsl r1
     cec:	00051f00 	andeq	r1, r5, r0, lsl #30
     cf0:	17021331 	smladxne	r2, r1, r3, r1
     cf4:	0b200000 	bleq	800cfc <__Stack_Size+0x8008fc>
     cf8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     cfc:	00130106 	andseq	r0, r3, r6, lsl #2
     d00:	82892100 	addhi	r2, r9, #0, 2
     d04:	01110101 	tsteq	r1, r1, lsl #2
     d08:	31194295 			; <UNDEFINED> instruction: 0x31194295
     d0c:	22000013 	andcs	r0, r0, #19
     d10:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d14:	0b3a0e03 	bleq	e84528 <__Stack_Size+0xe84128>
     d18:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     d1c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d20:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     d24:	00130119 	andseq	r0, r3, r9, lsl r1
     d28:	00342300 	eorseq	r2, r4, r0, lsl #6
     d2c:	0b3a0e03 	bleq	e84540 <__Stack_Size+0xe84140>
     d30:	1349053b 	movtne	r0, #38203	; 0x953b
     d34:	00001702 	andeq	r1, r0, r2, lsl #14
     d38:	01828924 	orreq	r8, r2, r4, lsr #18
     d3c:	31011101 	tstcc	r1, r1, lsl #2
     d40:	00130113 	andseq	r0, r3, r3, lsl r1
     d44:	00052500 	andeq	r2, r5, r0, lsl #10
     d48:	0b3a0803 	bleq	e82d5c <__Stack_Size+0xe8295c>
     d4c:	1349053b 	movtne	r0, #38203	; 0x953b
     d50:	00001702 	andeq	r1, r0, r2, lsl #14
     d54:	03003426 	movweq	r3, #1062	; 0x426
     d58:	3b0b3a0e 	blcc	2cf598 <__Stack_Size+0x2cf198>
     d5c:	00134905 	andseq	r4, r3, r5, lsl #18
     d60:	00342700 	eorseq	r2, r4, r0, lsl #14
     d64:	0b3a0e03 	bleq	e84578 <__Stack_Size+0xe84178>
     d68:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d6c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     d70:	01280000 	teqeq	r8, r0
     d74:	01134901 	tsteq	r3, r1, lsl #18
     d78:	29000013 	stmdbcs	r0, {r0, r1, r4}
     d7c:	13490021 	movtne	r0, #36897	; 0x9021
     d80:	00000b2f 	andeq	r0, r0, pc, lsr #22
     d84:	0300342a 	movweq	r3, #1066	; 0x42a
     d88:	3b0b3a0e 	blcc	2cf5c8 <__Stack_Size+0x2cf1c8>
     d8c:	3f13490b 	svccc	0x0013490b
     d90:	00180219 	andseq	r0, r8, r9, lsl r2
     d94:	012e2b00 	teqeq	lr, r0, lsl #22
     d98:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d9c:	0b3b0b3a 	bleq	ec3a8c <__Stack_Size+0xec368c>
     da0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     da4:	00001301 	andeq	r1, r0, r1, lsl #6
     da8:	4900052c 	stmdbmi	r0, {r2, r3, r5, r8, sl}
     dac:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
     db0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     db4:	0b3a0e03 	bleq	e845c8 <__Stack_Size+0xe841c8>
     db8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     dbc:	1301193c 	movwne	r1, #6460	; 0x193c
     dc0:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
     dc4:	03193f01 	tsteq	r9, #1, 30
     dc8:	3b0b3a0e 	blcc	2cf608 <__Stack_Size+0x2cf208>
     dcc:	3c192705 	ldccc	7, cr2, [r9], {5}
     dd0:	00000019 	andeq	r0, r0, r9, lsl r0
     dd4:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     dd8:	030b130e 	movweq	r1, #45838	; 0xb30e
     ddc:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     de0:	10011117 	andne	r1, r1, r7, lsl r1
     de4:	02000017 	andeq	r0, r0, #23
     de8:	0b0b0024 	bleq	2c0e80 <__Stack_Size+0x2c0a80>
     dec:	0e030b3e 	vmoveq.16	d3[0], r0
     df0:	16030000 	strne	r0, [r3], -r0
     df4:	3a080300 	bcc	2019fc <__Stack_Size+0x2015fc>
     df8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     dfc:	04000013 	streq	r0, [r0], #-19
     e00:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     e04:	0b3b0b3a 	bleq	ec3af4 <__Stack_Size+0xec36f4>
     e08:	00001349 	andeq	r1, r0, r9, asr #6
     e0c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     e10:	06000013 			; <UNDEFINED> instruction: 0x06000013
     e14:	0b0b0104 	bleq	2c122c <__Stack_Size+0x2c0e2c>
     e18:	0b3b0b3a 	bleq	ec3b08 <__Stack_Size+0xec3708>
     e1c:	00001301 	andeq	r1, r0, r1, lsl #6
     e20:	03002807 	movweq	r2, #2055	; 0x807
     e24:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     e28:	00280800 	eoreq	r0, r8, r0, lsl #16
     e2c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     e30:	13090000 	movwne	r0, #36864	; 0x9000
     e34:	3a0b0b01 	bcc	2c3a40 <__Stack_Size+0x2c3640>
     e38:	01053b0b 	tsteq	r5, fp, lsl #22
     e3c:	0a000013 	beq	e90 <__Stack_Size+0xa90>
     e40:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     e44:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e48:	0b381349 	bleq	e05b74 <__Stack_Size+0xe05774>
     e4c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     e50:	3a0e0300 	bcc	381a58 <__Stack_Size+0x381658>
     e54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e58:	000b3813 	andeq	r3, fp, r3, lsl r8
     e5c:	00160c00 	andseq	r0, r6, r0, lsl #24
     e60:	0b3a0e03 	bleq	e84674 <__Stack_Size+0xe84274>
     e64:	1349053b 	movtne	r0, #38203	; 0x953b
     e68:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     e6c:	03193f01 	tsteq	r9, #1, 30
     e70:	3b0b3a0e 	blcc	2cf6b0 <__Stack_Size+0x2cf2b0>
     e74:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     e78:	010b2013 	tsteq	fp, r3, lsl r0
     e7c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     e80:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e84:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e88:	00001349 	andeq	r1, r0, r9, asr #6
     e8c:	3f012e0f 	svccc	0x00012e0f
     e90:	3a0e0319 	bcc	381afc <__Stack_Size+0x3816fc>
     e94:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e98:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     e9c:	97184006 	ldrls	r4, [r8, -r6]
     ea0:	13011942 	movwne	r1, #6466	; 0x1942
     ea4:	05100000 	ldreq	r0, [r0, #-0]
     ea8:	3a0e0300 	bcc	381ab0 <__Stack_Size+0x3816b0>
     eac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     eb0:	00170213 	andseq	r0, r7, r3, lsl r2
     eb4:	002e1100 	eoreq	r1, lr, r0, lsl #2
     eb8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ebc:	0b3b0b3a 	bleq	ec3bac <__Stack_Size+0xec37ac>
     ec0:	01111927 	tsteq	r1, r7, lsr #18
     ec4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     ec8:	00194297 	mulseq	r9, r7, r2
     ecc:	002e1200 	eoreq	r1, lr, r0, lsl #4
     ed0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ed4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ed8:	13491927 	movtne	r1, #39207	; 0x9927
     edc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ee0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ee4:	13000019 	movwne	r0, #25
     ee8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     eec:	0b3a0e03 	bleq	e84700 <__Stack_Size+0xe84300>
     ef0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     ef4:	01111349 	tsteq	r1, r9, asr #6
     ef8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     efc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f00:	14000013 	strne	r0, [r0], #-19
     f04:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f0c:	17021349 	strne	r1, [r2, -r9, asr #6]
     f10:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     f14:	03193f01 	tsteq	r9, #1, 30
     f18:	3b0b3a0e 	blcc	2cf758 <__Stack_Size+0x2cf358>
     f1c:	11192705 	tstne	r9, r5, lsl #14
     f20:	40061201 	andmi	r1, r6, r1, lsl #4
     f24:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f28:	00001301 	andeq	r1, r0, r1, lsl #6
     f2c:	03000516 	movweq	r0, #1302	; 0x516
     f30:	3b0b3a0e 	blcc	2cf770 <__Stack_Size+0x2cf370>
     f34:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f38:	17000017 	smladne	r0, r7, r0, r0
     f3c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f44:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     f48:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     f4c:	11133101 	tstne	r3, r1, lsl #2
     f50:	40061201 	andmi	r1, r6, r1, lsl #4
     f54:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f58:	00001301 	andeq	r1, r0, r1, lsl #6
     f5c:	31003419 	tstcc	r0, r9, lsl r4
     f60:	00170213 	andseq	r0, r7, r3, lsl r2
     f64:	010b1a00 	tsteq	fp, r0, lsl #20
     f68:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f6c:	341b0000 	ldrcc	r0, [fp], #-0
     f70:	00133100 	andseq	r3, r3, r0, lsl #2
     f74:	012e1c00 	teqeq	lr, r0, lsl #24
     f78:	0b3a0e03 	bleq	e8478c <__Stack_Size+0xe8438c>
     f7c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     f80:	13010b20 	movwne	r0, #6944	; 0x1b20
     f84:	341d0000 	ldrcc	r0, [sp], #-0
     f88:	3a080300 	bcc	201b90 <__Stack_Size+0x201790>
     f8c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f90:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     f94:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     f98:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f9c:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     fa0:	00001301 	andeq	r1, r0, r1, lsl #6
     fa4:	3100341f 	tstcc	r0, pc, lsl r4
     fa8:	00180213 	andseq	r0, r8, r3, lsl r2
     fac:	82892000 	addhi	r2, r9, #0
     fb0:	01110001 	tsteq	r1, r1
     fb4:	00001331 	andeq	r1, r0, r1, lsr r3
     fb8:	3f012e21 	svccc	0x00012e21
     fbc:	3a0e0319 	bcc	381c28 <__Stack_Size+0x381828>
     fc0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     fc4:	11134919 	tstne	r3, r9, lsl r9
     fc8:	40061201 	andmi	r1, r6, r1, lsl #4
     fcc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     fd0:	00001301 	andeq	r1, r0, r1, lsl #6
     fd4:	03003422 	movweq	r3, #1058	; 0x422
     fd8:	3b0b3a0e 	blcc	2cf818 <__Stack_Size+0x2cf418>
     fdc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     fe0:	23000017 	movwcs	r0, #23
     fe4:	01018289 	smlabbeq	r1, r9, r2, r8
     fe8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     fec:	00001301 	andeq	r1, r0, r1, lsl #6
     ff0:	01828a24 	orreq	r8, r2, r4, lsr #20
     ff4:	91180200 	tstls	r8, r0, lsl #4
     ff8:	00001842 	andeq	r1, r0, r2, asr #16
     ffc:	01828925 	orreq	r8, r2, r5, lsr #18
    1000:	31011101 	tstcc	r1, r1, lsl #2
    1004:	26000013 			; <UNDEFINED> instruction: 0x26000013
    1008:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    100c:	0b3a0e03 	bleq	e84820 <__Stack_Size+0xe84420>
    1010:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1014:	01111349 	tsteq	r1, r9, asr #6
    1018:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    101c:	00194297 	mulseq	r9, r7, r2
    1020:	11010000 	mrsne	r0, (UNDEF: 1)
    1024:	130e2501 	movwne	r2, #58625	; 0xe501
    1028:	1b0e030b 	blne	381c5c <__Stack_Size+0x38185c>
    102c:	1117550e 	tstne	r7, lr, lsl #10
    1030:	00171001 	andseq	r1, r7, r1
    1034:	00240200 	eoreq	r0, r4, r0, lsl #4
    1038:	0b3e0b0b 	bleq	f83c6c <__Stack_Size+0xf8386c>
    103c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1040:	03001603 	movweq	r1, #1539	; 0x603
    1044:	3b0b3a08 	blcc	2cf86c <__Stack_Size+0x2cf46c>
    1048:	0013490b 	andseq	r4, r3, fp, lsl #18
    104c:	00160400 	andseq	r0, r6, r0, lsl #8
    1050:	0b3a0e03 	bleq	e84864 <__Stack_Size+0xe84464>
    1054:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1058:	35050000 	strcc	r0, [r5, #-0]
    105c:	00134900 	andseq	r4, r3, r0, lsl #18
    1060:	01040600 	tsteq	r4, r0, lsl #12
    1064:	0b3a0b0b 	bleq	e83c98 <__Stack_Size+0xe83898>
    1068:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    106c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1070:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1074:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1078:	08030028 	stmdaeq	r3, {r3, r5}
    107c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1080:	0b011309 	bleq	45cac <__Stack_Size+0x458ac>
    1084:	3b0b3a0b 	blcc	2cf8b8 <__Stack_Size+0x2cf4b8>
    1088:	00130105 	andseq	r0, r3, r5, lsl #2
    108c:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1090:	0b3a0803 	bleq	e830a4 <__Stack_Size+0xe82ca4>
    1094:	1349053b 	movtne	r0, #38203	; 0x953b
    1098:	00000b38 	andeq	r0, r0, r8, lsr fp
    109c:	0300160b 	movweq	r1, #1547	; 0x60b
    10a0:	3b0b3a0e 	blcc	2cf8e0 <__Stack_Size+0x2cf4e0>
    10a4:	00134905 	andseq	r4, r3, r5, lsl #18
    10a8:	012e0c00 	teqeq	lr, r0, lsl #24
    10ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10b0:	0b3b0b3a 	bleq	ec3da0 <__Stack_Size+0xec39a0>
    10b4:	01111927 	tsteq	r1, r7, lsr #18
    10b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10bc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    10c0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    10c4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    10c8:	0b3b0b3a 	bleq	ec3db8 <__Stack_Size+0xec39b8>
    10cc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    10d0:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
    10d4:	03193f00 	tsteq	r9, #0, 30
    10d8:	3b0b3a0e 	blcc	2cf918 <__Stack_Size+0x2cf518>
    10dc:	1119270b 	tstne	r9, fp, lsl #14
    10e0:	40061201 	andmi	r1, r6, r1, lsl #4
    10e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10e8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    10ec:	03193f01 	tsteq	r9, #1, 30
    10f0:	3b0b3a0e 	blcc	2cf930 <__Stack_Size+0x2cf530>
    10f4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    10f8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    10fc:	97184006 	ldrls	r4, [r8, -r6]
    1100:	00001942 	andeq	r1, r0, r2, asr #18
    1104:	03000510 	movweq	r0, #1296	; 0x510
    1108:	3b0b3a0e 	blcc	2cf948 <__Stack_Size+0x2cf548>
    110c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1110:	11000017 	tstne	r0, r7, lsl r0
    1114:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1118:	0b3b0b3a 	bleq	ec3e08 <__Stack_Size+0xec3a08>
    111c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1120:	01000000 	mrseq	r0, (UNDEF: 0)
    1124:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1128:	0e030b13 	vmoveq.32	d3[0], r0
    112c:	17550e1b 	smmlane	r5, fp, lr, r0
    1130:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1134:	24020000 	strcs	r0, [r2], #-0
    1138:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    113c:	000e030b 	andeq	r0, lr, fp, lsl #6
    1140:	00160300 	andseq	r0, r6, r0, lsl #6
    1144:	0b3a0803 	bleq	e83158 <__Stack_Size+0xe82d58>
    1148:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    114c:	16040000 	strne	r0, [r4], -r0
    1150:	3a0e0300 	bcc	381d58 <__Stack_Size+0x381958>
    1154:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1158:	05000013 	streq	r0, [r0, #-19]
    115c:	13490035 	movtne	r0, #36917	; 0x9035
    1160:	04060000 	streq	r0, [r6], #-0
    1164:	3a0b0b01 	bcc	2c3d70 <__Stack_Size+0x2c3970>
    1168:	010b3b0b 	tsteq	fp, fp, lsl #22
    116c:	07000013 	smladeq	r0, r3, r0, r0
    1170:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1174:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1178:	0b011308 	bleq	45da0 <__Stack_Size+0x459a0>
    117c:	3b0b3a0b 	blcc	2cf9b0 <__Stack_Size+0x2cf5b0>
    1180:	00130105 	andseq	r0, r3, r5, lsl #2
    1184:	000d0900 	andeq	r0, sp, r0, lsl #18
    1188:	0b3a0803 	bleq	e8319c <__Stack_Size+0xe82d9c>
    118c:	1349053b 	movtne	r0, #38203	; 0x953b
    1190:	00000b38 	andeq	r0, r0, r8, lsr fp
    1194:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1198:	3b0b3a0e 	blcc	2cf9d8 <__Stack_Size+0x2cf5d8>
    119c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11a0:	0b00000b 	bleq	11d4 <__Stack_Size+0xdd4>
    11a4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    11a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11ac:	00001349 	andeq	r1, r0, r9, asr #6
    11b0:	4901010c 	stmdbmi	r1, {r2, r3, r8}
    11b4:	00130113 	andseq	r0, r3, r3, lsl r1
    11b8:	00210d00 	eoreq	r0, r1, r0, lsl #26
    11bc:	0b2f1349 	bleq	bc5ee8 <__Stack_Size+0xbc5ae8>
    11c0:	130e0000 	movwne	r0, #57344	; 0xe000
    11c4:	3a0b0b01 	bcc	2c3dd0 <__Stack_Size+0x2c39d0>
    11c8:	010b3b0b 	tsteq	fp, fp, lsl #22
    11cc:	0f000013 	svceq	0x00000013
    11d0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11d4:	0b3b0b3a 	bleq	ec3ec4 <__Stack_Size+0xec3ac4>
    11d8:	0b381349 	bleq	e05f04 <__Stack_Size+0xe05b04>
    11dc:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
    11e0:	03193f01 	tsteq	r9, #1, 30
    11e4:	3b0b3a0e 	blcc	2cfa24 <__Stack_Size+0x2cf624>
    11e8:	1119270b 	tstne	r9, fp, lsl #14
    11ec:	40061201 	andmi	r1, r6, r1, lsl #4
    11f0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    11f4:	00001301 	andeq	r1, r0, r1, lsl #6
    11f8:	03000511 	movweq	r0, #1297	; 0x511
    11fc:	3b0b3a0e 	blcc	2cfa3c <__Stack_Size+0x2cf63c>
    1200:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1204:	12000017 	andne	r0, r0, #23
    1208:	01018289 	smlabbeq	r1, r9, r2, r8
    120c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1210:	00001301 	andeq	r1, r0, r1, lsl #6
    1214:	01828a13 	orreq	r8, r2, r3, lsl sl
    1218:	91180200 	tstls	r8, r0, lsl #4
    121c:	00001842 	andeq	r1, r0, r2, asr #16
    1220:	01828914 	orreq	r8, r2, r4, lsl r9
    1224:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1228:	13311942 	teqne	r1, #1081344	; 0x108000
    122c:	0f150000 	svceq	0x00150000
    1230:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1234:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1238:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    123c:	0b3b0b3a 	bleq	ec3f2c <__Stack_Size+0xec3b2c>
    1240:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1244:	34170000 	ldrcc	r0, [r7], #-0
    1248:	3a0e0300 	bcc	381e50 <__Stack_Size+0x381a50>
    124c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1250:	00170213 	andseq	r0, r7, r3, lsl r2
    1254:	00341800 	eorseq	r1, r4, r0, lsl #16
    1258:	0b3a0803 	bleq	e8326c <__Stack_Size+0xe82e6c>
    125c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1260:	00001702 	andeq	r1, r0, r2, lsl #14
    1264:	3f012e19 	svccc	0x00012e19
    1268:	3a0e0319 	bcc	381ed4 <__Stack_Size+0x381ad4>
    126c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1270:	11134919 	tstne	r3, r9, lsl r9
    1274:	40061201 	andmi	r1, r6, r1, lsl #4
    1278:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    127c:	00001301 	andeq	r1, r0, r1, lsl #6
    1280:	3f012e1a 	svccc	0x00012e1a
    1284:	3a0e0319 	bcc	381ef0 <__Stack_Size+0x381af0>
    1288:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    128c:	11134919 	tstne	r3, r9, lsl r9
    1290:	40061201 	andmi	r1, r6, r1, lsl #4
    1294:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1298:	00001301 	andeq	r1, r0, r1, lsl #6
    129c:	0300051b 	movweq	r0, #1307	; 0x51b
    12a0:	3b0b3a0e 	blcc	2cfae0 <__Stack_Size+0x2cf6e0>
    12a4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12a8:	1c000017 	stcne	0, cr0, [r0], {23}
    12ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12b4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    12b8:	341d0000 	ldrcc	r0, [sp], #-0
    12bc:	3a0e0300 	bcc	381ec4 <__Stack_Size+0x381ac4>
    12c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12c4:	00170213 	andseq	r0, r7, r3, lsl r2
    12c8:	012e1e00 	teqeq	lr, r0, lsl #28
    12cc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12d4:	01111927 	tsteq	r1, r7, lsr #18
    12d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12e0:	1f000013 	svcne	0x00000013
    12e4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    12e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    12f0:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    12f4:	03193f01 	tsteq	r9, #1, 30
    12f8:	3b0b3a0e 	blcc	2cfb38 <__Stack_Size+0x2cf738>
    12fc:	3c192705 	ldccc	7, cr2, [r9], {5}
    1300:	21000019 	tstcs	r0, r9, lsl r0
    1304:	13490005 	movtne	r0, #36869	; 0x9005
    1308:	01000000 	mrseq	r0, (UNDEF: 0)
    130c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1310:	0e030b13 	vmoveq.32	d3[0], r0
    1314:	17550e1b 	smmlane	r5, fp, lr, r0
    1318:	17100111 			; <UNDEFINED> instruction: 0x17100111
    131c:	24020000 	strcs	r0, [r2], #-0
    1320:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1324:	000e030b 	andeq	r0, lr, fp, lsl #6
    1328:	00160300 	andseq	r0, r6, r0, lsl #6
    132c:	0b3a0803 	bleq	e83340 <__Stack_Size+0xe82f40>
    1330:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1334:	16040000 	strne	r0, [r4], -r0
    1338:	3a0e0300 	bcc	381f40 <__Stack_Size+0x381b40>
    133c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1340:	05000013 	streq	r0, [r0, #-19]
    1344:	13490035 	movtne	r0, #36917	; 0x9035
    1348:	26060000 	strcs	r0, [r6], -r0
    134c:	00134900 	andseq	r4, r3, r0, lsl #18
    1350:	01040700 	tsteq	r4, r0, lsl #14
    1354:	0b3a0b0b 	bleq	e83f88 <__Stack_Size+0xe83b88>
    1358:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    135c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1360:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1364:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1368:	08030028 	stmdaeq	r3, {r3, r5}
    136c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1370:	0b01130a 	bleq	45fa0 <__Stack_Size+0x45ba0>
    1374:	3b0b3a05 	blcc	2cfb90 <__Stack_Size+0x2cf790>
    1378:	00130105 	andseq	r0, r3, r5, lsl #2
    137c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1380:	0b3a0e03 	bleq	e84b94 <__Stack_Size+0xe84794>
    1384:	1349053b 	movtne	r0, #38203	; 0x953b
    1388:	00000b38 	andeq	r0, r0, r8, lsr fp
    138c:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1390:	3b0b3a0e 	blcc	2cfbd0 <__Stack_Size+0x2cf7d0>
    1394:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1398:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
    139c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    13a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13a4:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    13a8:	010e0000 	mrseq	r0, (UNDEF: 14)
    13ac:	01134901 	tsteq	r3, r1, lsl #18
    13b0:	0f000013 	svceq	0x00000013
    13b4:	13490021 	movtne	r0, #36897	; 0x9021
    13b8:	00000b2f 	andeq	r0, r0, pc, lsr #22
    13bc:	03001610 	movweq	r1, #1552	; 0x610
    13c0:	3b0b3a0e 	blcc	2cfc00 <__Stack_Size+0x2cf800>
    13c4:	00134905 	andseq	r4, r3, r5, lsl #18
    13c8:	01131100 	tsteq	r3, r0, lsl #2
    13cc:	0b3a0b0b 	bleq	e84000 <__Stack_Size+0xe83c00>
    13d0:	1301053b 	movwne	r0, #5435	; 0x153b
    13d4:	0d120000 	ldceq	0, cr0, [r2, #-0]
    13d8:	3a080300 	bcc	201fe0 <__Stack_Size+0x201be0>
    13dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13e0:	000b3813 	andeq	r3, fp, r3, lsl r8
    13e4:	01131300 	tsteq	r3, r0, lsl #6
    13e8:	0b3a0b0b 	bleq	e8401c <__Stack_Size+0xe83c1c>
    13ec:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    13f0:	0d140000 	ldceq	0, cr0, [r4, #-0]
    13f4:	3a0e0300 	bcc	381ffc <__Stack_Size+0x381bfc>
    13f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13fc:	000b3813 	andeq	r3, fp, r3, lsl r8
    1400:	012e1500 	teqeq	lr, r0, lsl #10
    1404:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1408:	0b3b0b3a 	bleq	ec40f8 <__Stack_Size+0xec3cf8>
    140c:	01111927 	tsteq	r1, r7, lsr #18
    1410:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1414:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1418:	16000013 			; <UNDEFINED> instruction: 0x16000013
    141c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1420:	0b3b0b3a 	bleq	ec4110 <__Stack_Size+0xec3d10>
    1424:	17021349 	strne	r1, [r2, -r9, asr #6]
    1428:	05170000 	ldreq	r0, [r7, #-0]
    142c:	3a0e0300 	bcc	382034 <__Stack_Size+0x381c34>
    1430:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1434:	00170213 	andseq	r0, r7, r3, lsl r2
    1438:	00051800 	andeq	r1, r5, r0, lsl #16
    143c:	0b3a0e03 	bleq	e84c50 <__Stack_Size+0xe84850>
    1440:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1444:	00001802 	andeq	r1, r0, r2, lsl #16
    1448:	0b000f19 	bleq	50b4 <__Stack_Size+0x4cb4>
    144c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1450:	82891a00 	addhi	r1, r9, #0, 20
    1454:	01110001 	tsteq	r1, r1
    1458:	31194295 			; <UNDEFINED> instruction: 0x31194295
    145c:	1b000013 	blne	14b0 <__Stack_Size+0x10b0>
    1460:	01018289 	smlabbeq	r1, r9, r2, r8
    1464:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1468:	00133119 	andseq	r3, r3, r9, lsl r1
    146c:	828a1c00 	addhi	r1, sl, #0, 24
    1470:	18020001 	stmdane	r2, {r0}
    1474:	00184291 	mulseq	r8, r1, r2
    1478:	012e1d00 	teqeq	lr, r0, lsl #26
    147c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1480:	0b3b0b3a 	bleq	ec4170 <__Stack_Size+0xec3d70>
    1484:	13491927 	movtne	r1, #39207	; 0x9927
    1488:	06120111 			; <UNDEFINED> instruction: 0x06120111
    148c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1490:	00130119 	andseq	r0, r3, r9, lsl r1
    1494:	002e1e00 	eoreq	r1, lr, r0, lsl #28
    1498:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    149c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    14a0:	13491927 	movtne	r1, #39207	; 0x9927
    14a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    14a8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    14ac:	1f000019 	svcne	0x00000019
    14b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    14b4:	0b3a0e03 	bleq	e84cc8 <__Stack_Size+0xe848c8>
    14b8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    14bc:	01111349 	tsteq	r1, r9, asr #6
    14c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    14c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    14c8:	20000013 	andcs	r0, r0, r3, lsl r0
    14cc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    14d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    14d4:	17021349 	strne	r1, [r2, -r9, asr #6]
    14d8:	34210000 	strtcc	r0, [r1], #-0
    14dc:	3a0e0300 	bcc	3820e4 <__Stack_Size+0x381ce4>
    14e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e4:	00170213 	andseq	r0, r7, r3, lsl r2
    14e8:	00342200 	eorseq	r2, r4, r0, lsl #4
    14ec:	0b3a0803 	bleq	e83500 <__Stack_Size+0xe83100>
    14f0:	1349053b 	movtne	r0, #38203	; 0x953b
    14f4:	00001702 	andeq	r1, r0, r2, lsl #14
    14f8:	3f012e23 	svccc	0x00012e23
    14fc:	3a0e0319 	bcc	382168 <__Stack_Size+0x381d68>
    1500:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1504:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1508:	97184006 	ldrls	r4, [r8, -r6]
    150c:	13011942 	movwne	r1, #6466	; 0x1942
    1510:	05240000 	streq	r0, [r4, #-0]!
    1514:	3a0e0300 	bcc	38211c <__Stack_Size+0x381d1c>
    1518:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    151c:	00180213 	andseq	r0, r8, r3, lsl r2
    1520:	82892500 	addhi	r2, r9, #0, 10
    1524:	01110001 	tsteq	r1, r1
    1528:	00001331 	andeq	r1, r0, r1, lsr r3
    152c:	3f002e26 	svccc	0x00002e26
    1530:	3a0e0319 	bcc	38219c <__Stack_Size+0x381d9c>
    1534:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1538:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    153c:	97184006 	ldrls	r4, [r8, -r6]
    1540:	00001942 	andeq	r1, r0, r2, asr #18
    1544:	3f002e27 	svccc	0x00002e27
    1548:	3a0e0319 	bcc	3821b4 <__Stack_Size+0x381db4>
    154c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1550:	00193c19 	andseq	r3, r9, r9, lsl ip
    1554:	012e2800 	teqeq	lr, r0, lsl #16
    1558:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    155c:	0b3b0b3a 	bleq	ec424c <__Stack_Size+0xec3e4c>
    1560:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1564:	00001301 	andeq	r1, r0, r1, lsl #6
    1568:	49000529 	stmdbmi	r0, {r0, r3, r5, r8, sl}
    156c:	2a000013 	bcs	15c0 <__Stack_Size+0x11c0>
    1570:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1574:	0b3a0e03 	bleq	e84d88 <__Stack_Size+0xe84988>
    1578:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    157c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1580:	01000000 	mrseq	r0, (UNDEF: 0)
    1584:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1588:	0e030b13 	vmoveq.32	d3[0], r0
    158c:	17550e1b 	smmlane	r5, fp, lr, r0
    1590:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1594:	24020000 	strcs	r0, [r2], #-0
    1598:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    159c:	000e030b 	andeq	r0, lr, fp, lsl #6
    15a0:	00160300 	andseq	r0, r6, r0, lsl #6
    15a4:	0b3a0803 	bleq	e835b8 <__Stack_Size+0xe831b8>
    15a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15ac:	26040000 	strcs	r0, [r4], -r0
    15b0:	00134900 	andseq	r4, r3, r0, lsl #18
    15b4:	00160500 	andseq	r0, r6, r0, lsl #10
    15b8:	0b3a0e03 	bleq	e84dcc <__Stack_Size+0xe849cc>
    15bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15c0:	35060000 	strcc	r0, [r6, #-0]
    15c4:	00134900 	andseq	r4, r3, r0, lsl #18
    15c8:	01040700 	tsteq	r4, r0, lsl #14
    15cc:	0b3a0b0b 	bleq	e84200 <__Stack_Size+0xe83e00>
    15d0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    15d4:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    15d8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    15dc:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    15e0:	08030028 	stmdaeq	r3, {r3, r5}
    15e4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    15e8:	0b01130a 	bleq	46218 <__Stack_Size+0x45e18>
    15ec:	3b0b3a0b 	blcc	2cfe20 <__Stack_Size+0x2cfa20>
    15f0:	00130105 	andseq	r0, r3, r5, lsl #2
    15f4:	000d0b00 	andeq	r0, sp, r0, lsl #22
    15f8:	0b3a0803 	bleq	e8360c <__Stack_Size+0xe8320c>
    15fc:	1349053b 	movtne	r0, #38203	; 0x953b
    1600:	00000b38 	andeq	r0, r0, r8, lsr fp
    1604:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1608:	3b0b3a0e 	blcc	2cfe48 <__Stack_Size+0x2cfa48>
    160c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1610:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1614:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1618:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    161c:	00001349 	andeq	r1, r0, r9, asr #6
    1620:	0b01130e 	bleq	46260 <__Stack_Size+0x45e60>
    1624:	3b0b3a0b 	blcc	2cfe58 <__Stack_Size+0x2cfa58>
    1628:	0013010b 	andseq	r0, r3, fp, lsl #2
    162c:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1630:	0b3a0e03 	bleq	e84e44 <__Stack_Size+0xe84a44>
    1634:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1638:	00000b38 	andeq	r0, r0, r8, lsr fp
    163c:	3f002e10 	svccc	0x00002e10
    1640:	3a0e0319 	bcc	3822ac <__Stack_Size+0x381eac>
    1644:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1648:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    164c:	97184006 	ldrls	r4, [r8, -r6]
    1650:	00001942 	andeq	r1, r0, r2, asr #18
    1654:	3f012e11 	svccc	0x00012e11
    1658:	3a0e0319 	bcc	3822c4 <__Stack_Size+0x381ec4>
    165c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1660:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1664:	97184006 	ldrls	r4, [r8, -r6]
    1668:	13011942 	movwne	r1, #6466	; 0x1942
    166c:	05120000 	ldreq	r0, [r2, #-0]
    1670:	3a0e0300 	bcc	382278 <__Stack_Size+0x381e78>
    1674:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1678:	00180213 	andseq	r0, r8, r3, lsl r2
    167c:	00051300 	andeq	r1, r5, r0, lsl #6
    1680:	0b3a0e03 	bleq	e84e94 <__Stack_Size+0xe84a94>
    1684:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1688:	00001702 	andeq	r1, r0, r2, lsl #14
    168c:	03003414 	movweq	r3, #1044	; 0x414
    1690:	3b0b3a0e 	blcc	2cfed0 <__Stack_Size+0x2cfad0>
    1694:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1698:	15000017 	strne	r0, [r0, #-23]
    169c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    16a0:	0b3a0e03 	bleq	e84eb4 <__Stack_Size+0xe84ab4>
    16a4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    16a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    16ac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    16b0:	00130119 	andseq	r0, r3, r9, lsl r1
    16b4:	00051600 	andeq	r1, r5, r0, lsl #12
    16b8:	0b3a0e03 	bleq	e84ecc <__Stack_Size+0xe84acc>
    16bc:	1349053b 	movtne	r0, #38203	; 0x953b
    16c0:	00001802 	andeq	r1, r0, r2, lsl #16
    16c4:	03000517 	movweq	r0, #1303	; 0x517
    16c8:	3b0b3a0e 	blcc	2cff08 <__Stack_Size+0x2cfb08>
    16cc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    16d0:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    16d4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16dc:	17021349 	strne	r1, [r2, -r9, asr #6]
    16e0:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    16e4:	03193f00 	tsteq	r9, #0, 30
    16e8:	3b0b3a0e 	blcc	2cff28 <__Stack_Size+0x2cfb28>
    16ec:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    16f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    16f4:	97184006 	ldrls	r4, [r8, -r6]
    16f8:	00001942 	andeq	r1, r0, r2, asr #18
    16fc:	0300341a 	movweq	r3, #1050	; 0x41a
    1700:	3b0b3a08 	blcc	2cff28 <__Stack_Size+0x2cfb28>
    1704:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1708:	1b000017 	blne	176c <__Stack_Size+0x136c>
    170c:	0b0b000f 	bleq	2c1750 <__Stack_Size+0x2c1350>
    1710:	00001349 	andeq	r1, r0, r9, asr #6
    1714:	3f012e1c 	svccc	0x00012e1c
    1718:	3a0e0319 	bcc	382384 <__Stack_Size+0x381f84>
    171c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1720:	11134919 	tstne	r3, r9, lsl r9
    1724:	40061201 	andmi	r1, r6, r1, lsl #4
    1728:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    172c:	00001301 	andeq	r1, r0, r1, lsl #6
    1730:	3f012e1d 	svccc	0x00012e1d
    1734:	3a0e0319 	bcc	3823a0 <__Stack_Size+0x381fa0>
    1738:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    173c:	11134919 	tstne	r3, r9, lsl r9
    1740:	40061201 	andmi	r1, r6, r1, lsl #4
    1744:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1748:	00001301 	andeq	r1, r0, r1, lsl #6
    174c:	0300341e 	movweq	r3, #1054	; 0x41e
    1750:	3b0b3a0e 	blcc	2cff90 <__Stack_Size+0x2cfb90>
    1754:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1758:	1f000018 	svcne	0x00000018
    175c:	01018289 	smlabbeq	r1, r9, r2, r8
    1760:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1764:	00001301 	andeq	r1, r0, r1, lsl #6
    1768:	01828a20 	orreq	r8, r2, r0, lsr #20
    176c:	91180200 	tstls	r8, r0, lsl #4
    1770:	00001842 	andeq	r1, r0, r2, asr #16
    1774:	01828921 	orreq	r8, r2, r1, lsr #18
    1778:	31011101 	tstcc	r1, r1, lsl #2
    177c:	22000013 	andcs	r0, r0, #19
    1780:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1784:	0b3a0e03 	bleq	e84f98 <__Stack_Size+0xe84b98>
    1788:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    178c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1790:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1794:	23000019 	movwcs	r0, #25
    1798:	13490101 	movtne	r0, #37121	; 0x9101
    179c:	00001301 	andeq	r1, r0, r1, lsl #6
    17a0:	49002124 	stmdbmi	r0, {r2, r5, r8, sp}
    17a4:	000b2f13 	andeq	r2, fp, r3, lsl pc
    17a8:	11010000 	mrsne	r0, (UNDEF: 1)
    17ac:	130e2501 	movwne	r2, #58625	; 0xe501
    17b0:	1b0e030b 	blne	3823e4 <__Stack_Size+0x381fe4>
    17b4:	1117550e 	tstne	r7, lr, lsl #10
    17b8:	00171001 	andseq	r1, r7, r1
    17bc:	00240200 	eoreq	r0, r4, r0, lsl #4
    17c0:	0b3e0b0b 	bleq	f843f4 <__Stack_Size+0xf83ff4>
    17c4:	00000e03 	andeq	r0, r0, r3, lsl #28
    17c8:	03001603 	movweq	r1, #1539	; 0x603
    17cc:	3b0b3a08 	blcc	2cfff4 <__Stack_Size+0x2cfbf4>
    17d0:	0013490b 	andseq	r4, r3, fp, lsl #18
    17d4:	00160400 	andseq	r0, r6, r0, lsl #8
    17d8:	0b3a0e03 	bleq	e84fec <__Stack_Size+0xe84bec>
    17dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17e0:	35050000 	strcc	r0, [r5, #-0]
    17e4:	00134900 	andseq	r4, r3, r0, lsl #18
    17e8:	01040600 	tsteq	r4, r0, lsl #12
    17ec:	0b3a0b0b 	bleq	e84420 <__Stack_Size+0xe84020>
    17f0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    17f4:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    17f8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    17fc:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1800:	08030028 	stmdaeq	r3, {r3, r5}
    1804:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1808:	0b011309 	bleq	46434 <__Stack_Size+0x46034>
    180c:	3b0b3a0b 	blcc	2d0040 <__Stack_Size+0x2cfc40>
    1810:	00130105 	andseq	r0, r3, r5, lsl #2
    1814:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1818:	0b3a0803 	bleq	e8382c <__Stack_Size+0xe8342c>
    181c:	1349053b 	movtne	r0, #38203	; 0x953b
    1820:	00000b38 	andeq	r0, r0, r8, lsr fp
    1824:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1828:	3b0b3a0e 	blcc	2d0068 <__Stack_Size+0x2cfc68>
    182c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1830:	0c00000b 	stceq	0, cr0, [r0], {11}
    1834:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1838:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    183c:	00001349 	andeq	r1, r0, r9, asr #6
    1840:	0b01130d 	bleq	4647c <__Stack_Size+0x4607c>
    1844:	3b0b3a0b 	blcc	2d0078 <__Stack_Size+0x2cfc78>
    1848:	0013010b 	andseq	r0, r3, fp, lsl #2
    184c:	000d0e00 	andeq	r0, sp, r0, lsl #28
    1850:	0b3a0e03 	bleq	e85064 <__Stack_Size+0xe84c64>
    1854:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1858:	00000b38 	andeq	r0, r0, r8, lsr fp
    185c:	3f012e0f 	svccc	0x00012e0f
    1860:	3a0e0319 	bcc	3824cc <__Stack_Size+0x3820cc>
    1864:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1868:	010b2019 	tsteq	fp, r9, lsl r0
    186c:	10000013 	andne	r0, r0, r3, lsl r0
    1870:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1874:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1878:	00001349 	andeq	r1, r0, r9, asr #6
    187c:	03003411 	movweq	r3, #1041	; 0x411
    1880:	3b0b3a0e 	blcc	2d00c0 <__Stack_Size+0x2cfcc0>
    1884:	00134905 	andseq	r4, r3, r5, lsl #18
    1888:	000f1200 	andeq	r1, pc, r0, lsl #4
    188c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1890:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1894:	3a0e0301 	bcc	3824a0 <__Stack_Size+0x3820a0>
    1898:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    189c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    18a0:	97184006 	ldrls	r4, [r8, -r6]
    18a4:	13011942 	movwne	r1, #6466	; 0x1942
    18a8:	05140000 	ldreq	r0, [r4, #-0]
    18ac:	3a0e0300 	bcc	3824b4 <__Stack_Size+0x3820b4>
    18b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18b4:	00180213 	andseq	r0, r8, r3, lsl r2
    18b8:	00051500 	andeq	r1, r5, r0, lsl #10
    18bc:	0b3a0e03 	bleq	e850d0 <__Stack_Size+0xe84cd0>
    18c0:	1349053b 	movtne	r0, #38203	; 0x953b
    18c4:	00001702 	andeq	r1, r0, r2, lsl #14
    18c8:	03003416 	movweq	r3, #1046	; 0x416
    18cc:	3b0b3a0e 	blcc	2d010c <__Stack_Size+0x2cfd0c>
    18d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18d4:	17000017 	smladne	r0, r7, r0, r0
    18d8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    18dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18e0:	17021349 	strne	r1, [r2, -r9, asr #6]
    18e4:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    18e8:	03193f01 	tsteq	r9, #1, 30
    18ec:	3b0b3a0e 	blcc	2d012c <__Stack_Size+0x2cfd2c>
    18f0:	1119270b 	tstne	r9, fp, lsl #14
    18f4:	40061201 	andmi	r1, r6, r1, lsl #4
    18f8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    18fc:	00001301 	andeq	r1, r0, r1, lsl #6
    1900:	03000519 	movweq	r0, #1305	; 0x519
    1904:	3b0b3a0e 	blcc	2d0144 <__Stack_Size+0x2cfd44>
    1908:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    190c:	1a000017 	bne	1970 <__Stack_Size+0x1570>
    1910:	01018289 	smlabbeq	r1, r9, r2, r8
    1914:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1918:	00001301 	andeq	r1, r0, r1, lsl #6
    191c:	01828a1b 	orreq	r8, r2, fp, lsl sl
    1920:	91180200 	tstls	r8, r0, lsl #4
    1924:	00001842 	andeq	r1, r0, r2, asr #16
    1928:	0182891c 	orreq	r8, r2, ip, lsl r9
    192c:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1930:	13311942 	teqne	r1, #1081344	; 0x108000
    1934:	00001301 	andeq	r1, r0, r1, lsl #6
    1938:	0182891d 	orreq	r8, r2, sp, lsl r9
    193c:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1940:	13311942 	teqne	r1, #1081344	; 0x108000
    1944:	051e0000 	ldreq	r0, [lr, #-0]
    1948:	3a0e0300 	bcc	382550 <__Stack_Size+0x382150>
    194c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1950:	00180213 	andseq	r0, r8, r3, lsl r2
    1954:	00341f00 	eorseq	r1, r4, r0, lsl #30
    1958:	0b3a0e03 	bleq	e8516c <__Stack_Size+0xe84d6c>
    195c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1960:	00001702 	andeq	r1, r0, r2, lsl #14
    1964:	3f012e20 	svccc	0x00012e20
    1968:	3a0e0319 	bcc	3825d4 <__Stack_Size+0x3821d4>
    196c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1970:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1974:	97184006 	ldrls	r4, [r8, -r6]
    1978:	13011942 	movwne	r1, #6466	; 0x1942
    197c:	1d210000 	stcne	0, cr0, [r1, #-0]
    1980:	11133101 	tstne	r3, r1, lsl #2
    1984:	58061201 	stmdapl	r6, {r0, r9, ip}
    1988:	0005590b 	andeq	r5, r5, fp, lsl #18
    198c:	00052200 	andeq	r2, r5, r0, lsl #4
    1990:	17021331 	smladxne	r2, r1, r3, r1
    1994:	05230000 	streq	r0, [r3, #-0]!
    1998:	02133100 	andseq	r3, r3, #0, 2
    199c:	24000018 	strcs	r0, [r0], #-24
    19a0:	0111010b 	tsteq	r1, fp, lsl #2
    19a4:	00000612 	andeq	r0, r0, r2, lsl r6
    19a8:	31003425 	tstcc	r0, r5, lsr #8
    19ac:	00170213 	andseq	r0, r7, r3, lsl r2
    19b0:	011d2600 	tsteq	sp, r0, lsl #12
    19b4:	01111331 	tsteq	r1, r1, lsr r3
    19b8:	0b580612 	bleq	1603208 <__Stack_Size+0x1602e08>
    19bc:	13010559 	movwne	r0, #5465	; 0x1559
    19c0:	89270000 	stmdbhi	r7!, {}	; <UNPREDICTABLE>
    19c4:	11000182 	smlabbne	r0, r2, r1, r0
    19c8:	00133101 	andseq	r3, r3, r1, lsl #2
    19cc:	82892800 	addhi	r2, r9, #0, 16
    19d0:	01110101 	tsteq	r1, r1, lsl #2
    19d4:	00001331 	andeq	r1, r0, r1, lsr r3
    19d8:	31012e29 	tstcc	r1, r9, lsr #28
    19dc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    19e0:	97184006 	ldrls	r4, [r8, -r6]
    19e4:	13011942 	movwne	r1, #6466	; 0x1942
    19e8:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    19ec:	3a0e0301 	bcc	3825f8 <__Stack_Size+0x3821f8>
    19f0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    19f4:	010b2019 	tsteq	fp, r9, lsl r0
    19f8:	2b000013 	blcs	1a4c <__Stack_Size+0x164c>
    19fc:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1a00:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a04:	00001349 	andeq	r1, r0, r9, asr #6
    1a08:	31011d2c 	tstcc	r1, ip, lsr #26
    1a0c:	55015213 	strpl	r5, [r1, #-531]	; 0x213
    1a10:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1a14:	00130105 	andseq	r0, r3, r5, lsl #2
    1a18:	010b2d00 	tsteq	fp, r0, lsl #26
    1a1c:	00001755 	andeq	r1, r0, r5, asr r7
    1a20:	3f012e2e 	svccc	0x00012e2e
    1a24:	3a0e0319 	bcc	382690 <__Stack_Size+0x382290>
    1a28:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1a2c:	11134919 	tstne	r3, r9, lsl r9
    1a30:	40061201 	andmi	r1, r6, r1, lsl #4
    1a34:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1a38:	00001301 	andeq	r1, r0, r1, lsl #6
    1a3c:	3f012e2f 	svccc	0x00012e2f
    1a40:	3a0e0319 	bcc	3826ac <__Stack_Size+0x3822ac>
    1a44:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1a48:	01193c19 	tsteq	r9, r9, lsl ip
    1a4c:	30000013 	andcc	r0, r0, r3, lsl r0
    1a50:	13490005 	movtne	r0, #36869	; 0x9005
    1a54:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
    1a58:	03193f01 	tsteq	r9, #1, 30
    1a5c:	3b0b3a0e 	blcc	2d029c <__Stack_Size+0x2cfe9c>
    1a60:	3c192705 	ldccc	7, cr2, [r9], {5}
    1a64:	00000019 	andeq	r0, r0, r9, lsl r0
    1a68:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1a6c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1a70:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1a74:	10011117 	andne	r1, r1, r7, lsl r1
    1a78:	02000017 	andeq	r0, r0, #23
    1a7c:	0b0b0024 	bleq	2c1b14 <__Stack_Size+0x2c1714>
    1a80:	0e030b3e 	vmoveq.16	d3[0], r0
    1a84:	16030000 	strne	r0, [r3], -r0
    1a88:	3a080300 	bcc	202690 <__Stack_Size+0x202290>
    1a8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a90:	04000013 	streq	r0, [r0], #-19
    1a94:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1a98:	0b3b0b3a 	bleq	ec4788 <__Stack_Size+0xec4388>
    1a9c:	00001349 	andeq	r1, r0, r9, asr #6
    1aa0:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1aa4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1aa8:	13490026 	movtne	r0, #36902	; 0x9026
    1aac:	04070000 	streq	r0, [r7], #-0
    1ab0:	3a0b0b01 	bcc	2c46bc <__Stack_Size+0x2c42bc>
    1ab4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1ab8:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1abc:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1ac0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1ac4:	03002809 	movweq	r2, #2057	; 0x809
    1ac8:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1acc:	01130a00 	tsteq	r3, r0, lsl #20
    1ad0:	0b3a0b0b 	bleq	e84704 <__Stack_Size+0xe84304>
    1ad4:	1301053b 	movwne	r0, #5435	; 0x153b
    1ad8:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1adc:	3a0e0300 	bcc	3826e4 <__Stack_Size+0x3822e4>
    1ae0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ae4:	000b3813 	andeq	r3, fp, r3, lsl r8
    1ae8:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1aec:	0b3a0803 	bleq	e83b00 <__Stack_Size+0xe83700>
    1af0:	1349053b 	movtne	r0, #38203	; 0x953b
    1af4:	00000b38 	andeq	r0, r0, r8, lsr fp
    1af8:	0300160d 	movweq	r1, #1549	; 0x60d
    1afc:	3b0b3a0e 	blcc	2d033c <__Stack_Size+0x2cff3c>
    1b00:	00134905 	andseq	r4, r3, r5, lsl #18
    1b04:	012e0e00 	teqeq	lr, r0, lsl #28
    1b08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1b0c:	0b3b0b3a 	bleq	ec47fc <__Stack_Size+0xec43fc>
    1b10:	01111927 	tsteq	r1, r7, lsr #18
    1b14:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1b18:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1b1c:	0f000013 	svceq	0x00000013
    1b20:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1b24:	0b3b0b3a 	bleq	ec4814 <__Stack_Size+0xec4414>
    1b28:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1b2c:	05100000 	ldreq	r0, [r0, #-0]
    1b30:	3a0e0300 	bcc	382738 <__Stack_Size+0x382338>
    1b34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b38:	00170213 	andseq	r0, r7, r3, lsl r2
    1b3c:	002e1100 	eoreq	r1, lr, r0, lsl #2
    1b40:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1b44:	0b3b0b3a 	bleq	ec4834 <__Stack_Size+0xec4434>
    1b48:	13491927 	movtne	r1, #39207	; 0x9927
    1b4c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1b50:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1b54:	12000019 	andne	r0, r0, #25
    1b58:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1b5c:	0b3a0e03 	bleq	e85370 <__Stack_Size+0xe84f70>
    1b60:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1b64:	01111349 	tsteq	r1, r9, asr #6
    1b68:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1b6c:	00194297 	mulseq	r9, r7, r2
    1b70:	00341300 	eorseq	r1, r4, r0, lsl #6
    1b74:	0b3a0e03 	bleq	e85388 <__Stack_Size+0xe84f88>
    1b78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b7c:	00001702 	andeq	r1, r0, r2, lsl #14
    1b80:	03003414 	movweq	r3, #1044	; 0x414
    1b84:	3b0b3a08 	blcc	2d03ac <__Stack_Size+0x2cffac>
    1b88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b8c:	00000017 	andeq	r0, r0, r7, lsl r0
    1b90:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1b94:	030b130e 	movweq	r1, #45838	; 0xb30e
    1b98:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1b9c:	10011117 	andne	r1, r1, r7, lsl r1
    1ba0:	02000017 	andeq	r0, r0, #23
    1ba4:	0b0b0024 	bleq	2c1c3c <__Stack_Size+0x2c183c>
    1ba8:	0e030b3e 	vmoveq.16	d3[0], r0
    1bac:	16030000 	strne	r0, [r3], -r0
    1bb0:	3a080300 	bcc	2027b8 <__Stack_Size+0x2023b8>
    1bb4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bb8:	04000013 	streq	r0, [r0], #-19
    1bbc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1bc0:	0b3b0b3a 	bleq	ec48b0 <__Stack_Size+0xec44b0>
    1bc4:	00001349 	andeq	r1, r0, r9, asr #6
    1bc8:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1bcc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1bd0:	0b0b0104 	bleq	2c1fe8 <__Stack_Size+0x2c1be8>
    1bd4:	0b3b0b3a 	bleq	ec48c4 <__Stack_Size+0xec44c4>
    1bd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1bdc:	03002807 	movweq	r2, #2055	; 0x807
    1be0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1be4:	00280800 	eoreq	r0, r8, r0, lsl #16
    1be8:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1bec:	13090000 	movwne	r0, #36864	; 0x9000
    1bf0:	3a0b0b01 	bcc	2c47fc <__Stack_Size+0x2c43fc>
    1bf4:	01053b0b 	tsteq	r5, fp, lsl #22
    1bf8:	0a000013 	beq	1c4c <__Stack_Size+0x184c>
    1bfc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1c00:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c04:	0b381349 	bleq	e06930 <__Stack_Size+0xe06530>
    1c08:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1c0c:	3a0e0300 	bcc	382814 <__Stack_Size+0x382414>
    1c10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c14:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c18:	00160c00 	andseq	r0, r6, r0, lsl #24
    1c1c:	0b3a0e03 	bleq	e85430 <__Stack_Size+0xe85030>
    1c20:	1349053b 	movtne	r0, #38203	; 0x953b
    1c24:	130d0000 	movwne	r0, #53248	; 0xd000
    1c28:	3a0b0b01 	bcc	2c4834 <__Stack_Size+0x2c4434>
    1c2c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c30:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1c34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c38:	0b3b0b3a 	bleq	ec4928 <__Stack_Size+0xec4528>
    1c3c:	0b381349 	bleq	e06968 <__Stack_Size+0xe06568>
    1c40:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    1c44:	03193f01 	tsteq	r9, #1, 30
    1c48:	3b0b3a0e 	blcc	2d0488 <__Stack_Size+0x2d0088>
    1c4c:	1119270b 	tstne	r9, fp, lsl #14
    1c50:	40061201 	andmi	r1, r6, r1, lsl #4
    1c54:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1c58:	00001301 	andeq	r1, r0, r1, lsl #6
    1c5c:	03000510 	movweq	r0, #1296	; 0x510
    1c60:	3b0b3a0e 	blcc	2d04a0 <__Stack_Size+0x2d00a0>
    1c64:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1c68:	11000017 	tstne	r0, r7, lsl r0
    1c6c:	01018289 	smlabbeq	r1, r9, r2, r8
    1c70:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1c74:	00001301 	andeq	r1, r0, r1, lsl #6
    1c78:	01828a12 	orreq	r8, r2, r2, lsl sl
    1c7c:	91180200 	tstls	r8, r0, lsl #4
    1c80:	00001842 	andeq	r1, r0, r2, asr #16
    1c84:	01828913 	orreq	r8, r2, r3, lsl r9
    1c88:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1c8c:	13311942 	teqne	r1, #1081344	; 0x108000
    1c90:	00001301 	andeq	r1, r0, r1, lsl #6
    1c94:	01828914 	orreq	r8, r2, r4, lsl r9
    1c98:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1c9c:	13311942 	teqne	r1, #1081344	; 0x108000
    1ca0:	0f150000 	svceq	0x00150000
    1ca4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1ca8:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1cac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1cb0:	0b3b0b3a 	bleq	ec49a0 <__Stack_Size+0xec45a0>
    1cb4:	17021349 	strne	r1, [r2, -r9, asr #6]
    1cb8:	34170000 	ldrcc	r0, [r7], #-0
    1cbc:	3a0e0300 	bcc	3828c4 <__Stack_Size+0x3824c4>
    1cc0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cc4:	00180213 	andseq	r0, r8, r3, lsl r2
    1cc8:	82891800 	addhi	r1, r9, #0, 16
    1ccc:	01110101 	tsteq	r1, r1, lsl #2
    1cd0:	00001331 	andeq	r1, r0, r1, lsr r3
    1cd4:	03000519 	movweq	r0, #1305	; 0x519
    1cd8:	3b0b3a0e 	blcc	2d0518 <__Stack_Size+0x2d0118>
    1cdc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ce0:	1a000018 	bne	1d48 <__Stack_Size+0x1948>
    1ce4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1ce8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1cec:	17021349 	strne	r1, [r2, -r9, asr #6]
    1cf0:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
    1cf4:	03193f01 	tsteq	r9, #1, 30
    1cf8:	3b0b3a0e 	blcc	2d0538 <__Stack_Size+0x2d0138>
    1cfc:	11192705 	tstne	r9, r5, lsl #14
    1d00:	40061201 	andmi	r1, r6, r1, lsl #4
    1d04:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1d08:	00001301 	andeq	r1, r0, r1, lsl #6
    1d0c:	0300051c 	movweq	r0, #1308	; 0x51c
    1d10:	3b0b3a0e 	blcc	2d0550 <__Stack_Size+0x2d0150>
    1d14:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1d18:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    1d1c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1d20:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d24:	17021349 	strne	r1, [r2, -r9, asr #6]
    1d28:	341e0000 	ldrcc	r0, [lr], #-0
    1d2c:	3a0e0300 	bcc	382934 <__Stack_Size+0x382534>
    1d30:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d34:	00180213 	andseq	r0, r8, r3, lsl r2
    1d38:	012e1f00 	teqeq	lr, r0, lsl #30
    1d3c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d44:	13491927 	movtne	r1, #39207	; 0x9927
    1d48:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1d4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1d50:	00130119 	andseq	r0, r3, r9, lsl r1
    1d54:	00342000 	eorseq	r2, r4, r0
    1d58:	0b3a0e03 	bleq	e8556c <__Stack_Size+0xe8516c>
    1d5c:	1349053b 	movtne	r0, #38203	; 0x953b
    1d60:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    1d64:	03193f01 	tsteq	r9, #1, 30
    1d68:	3b0b3a0e 	blcc	2d05a8 <__Stack_Size+0x2d01a8>
    1d6c:	3c192705 	ldccc	7, cr2, [r9], {5}
    1d70:	00130119 	andseq	r0, r3, r9, lsl r1
    1d74:	00052200 	andeq	r2, r5, r0, lsl #4
    1d78:	00001349 	andeq	r1, r0, r9, asr #6
    1d7c:	00110100 	andseq	r0, r1, r0, lsl #2
    1d80:	01110610 	tsteq	r1, r0, lsl r6
    1d84:	08030112 	stmdaeq	r3, {r1, r4, r8}
    1d88:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    1d8c:	00000513 	andeq	r0, r0, r3, lsl r5
    1d90:	01110100 	tsteq	r1, r0, lsl #2
    1d94:	0b130e25 	bleq	4c5630 <__Stack_Size+0x4c5230>
    1d98:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1d9c:	01111755 	tsteq	r1, r5, asr r7
    1da0:	00001710 	andeq	r1, r0, r0, lsl r7
    1da4:	3f012e02 	svccc	0x00012e02
    1da8:	3a0e0319 	bcc	382a14 <__Stack_Size+0x382614>
    1dac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1db0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1db4:	97184006 	ldrls	r4, [r8, -r6]
    1db8:	13011942 	movwne	r1, #6466	; 0x1942
    1dbc:	34030000 	strcc	r0, [r3], #-0
    1dc0:	3a0e0300 	bcc	3829c8 <__Stack_Size+0x3825c8>
    1dc4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1dc8:	04000013 	streq	r0, [r0], #-19
    1dcc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1dd0:	0b3b0b3a 	bleq	ec4ac0 <__Stack_Size+0xec46c0>
    1dd4:	17021349 	strne	r1, [r2, -r9, asr #6]
    1dd8:	89050000 	stmdbhi	r5, {}	; <UNPREDICTABLE>
    1ddc:	11000182 	smlabbne	r0, r2, r1, r0
    1de0:	00133101 	andseq	r3, r3, r1, lsl #2
    1de4:	000f0600 	andeq	r0, pc, r0, lsl #12
    1de8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1dec:	24070000 	strcs	r0, [r7], #-0
    1df0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1df4:	000e030b 	andeq	r0, lr, fp, lsl #6
    1df8:	00340800 	eorseq	r0, r4, r0, lsl #16
    1dfc:	0b3a0e03 	bleq	e85610 <__Stack_Size+0xe85210>
    1e00:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e04:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1e08:	34090000 	strcc	r0, [r9], #-0
    1e0c:	3a0e0300 	bcc	382a14 <__Stack_Size+0x382614>
    1e10:	3f0b3b0b 	svccc	0x000b3b0b
    1e14:	00193c19 	andseq	r3, r9, r9, lsl ip
    1e18:	01010a00 	tsteq	r1, r0, lsl #20
    1e1c:	13011349 	movwne	r1, #4937	; 0x1349
    1e20:	210b0000 	mrscs	r0, (UNDEF: 11)
    1e24:	2f134900 	svccs	0x00134900
    1e28:	0c00000b 	stceq	0, cr0, [r0], {11}
    1e2c:	19270015 	stmdbne	r7!, {r0, r2, r4}
    1e30:	340d0000 	strcc	r0, [sp], #-0
    1e34:	3a0e0300 	bcc	382a3c <__Stack_Size+0x38263c>
    1e38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e3c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    1e40:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    1e44:	13490026 	movtne	r0, #36902	; 0x9026
    1e48:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    1e4c:	03193f00 	tsteq	r9, #0, 30
    1e50:	3b0b3a0e 	blcc	2d0690 <__Stack_Size+0x2d0290>
    1e54:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1e58:	00193c13 	andseq	r3, r9, r3, lsl ip
    1e5c:	00241000 	eoreq	r1, r4, r0
    1e60:	0b3e0b0b 	bleq	f84a94 <__Stack_Size+0xf84694>
    1e64:	00000803 	andeq	r0, r0, r3, lsl #16
    1e68:	01110100 	tsteq	r1, r0, lsl #2
    1e6c:	0b130e25 	bleq	4c5708 <__Stack_Size+0x4c5308>
    1e70:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1e74:	01111755 	tsteq	r1, r5, asr r7
    1e78:	00001710 	andeq	r1, r0, r0, lsl r7
    1e7c:	0b002402 	bleq	ae8c <__Stack_Size+0xaa8c>
    1e80:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1e84:	0300000e 	movweq	r0, #14
    1e88:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1e8c:	0b3b0b3a 	bleq	ec4b7c <__Stack_Size+0xec477c>
    1e90:	00001349 	andeq	r1, r0, r9, asr #6
    1e94:	0b000f04 	bleq	5aac <__Stack_Size+0x56ac>
    1e98:	0013490b 	andseq	r4, r3, fp, lsl #18
    1e9c:	01040500 	tsteq	r4, r0, lsl #10
    1ea0:	0b0b0e03 	bleq	2c56b4 <__Stack_Size+0x2c52b4>
    1ea4:	0b3b0b3a 	bleq	ec4b94 <__Stack_Size+0xec4794>
    1ea8:	00001301 	andeq	r1, r0, r1, lsl #6
    1eac:	03002806 	movweq	r2, #2054	; 0x806
    1eb0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1eb4:	00160700 	andseq	r0, r6, r0, lsl #14
    1eb8:	0b3a0e03 	bleq	e856cc <__Stack_Size+0xe852cc>
    1ebc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ec0:	13080000 	movwne	r0, #32768	; 0x8000
    1ec4:	0b0e0301 	bleq	382ad0 <__Stack_Size+0x3826d0>
    1ec8:	3b0b3a0b 	blcc	2d06fc <__Stack_Size+0x2d02fc>
    1ecc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1ed0:	000d0900 	andeq	r0, sp, r0, lsl #18
    1ed4:	0b3a0e03 	bleq	e856e8 <__Stack_Size+0xe852e8>
    1ed8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1edc:	00000b38 	andeq	r0, r0, r8, lsr fp
    1ee0:	2701150a 	strcs	r1, [r1, -sl, lsl #10]
    1ee4:	01134919 	tsteq	r3, r9, lsl r9
    1ee8:	0b000013 	bleq	1f3c <__Stack_Size+0x1b3c>
    1eec:	13490005 	movtne	r0, #36869	; 0x9005
    1ef0:	130c0000 	movwne	r0, #49152	; 0xc000
    1ef4:	0b080301 	bleq	202b00 <__Stack_Size+0x202700>
    1ef8:	3b0b3a0b 	blcc	2d072c <__Stack_Size+0x2d032c>
    1efc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1f00:	000d0d00 	andeq	r0, sp, r0, lsl #26
    1f04:	0b3a0803 	bleq	e83f18 <__Stack_Size+0xe83b18>
    1f08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f0c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1f10:	0b01170e 	bleq	47b50 <__Stack_Size+0x47750>
    1f14:	3b0b3a0b 	blcc	2d0748 <__Stack_Size+0x2d0348>
    1f18:	0013010b 	andseq	r0, r3, fp, lsl #2
    1f1c:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1f20:	0b3a0803 	bleq	e83f34 <__Stack_Size+0xe83b34>
    1f24:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f28:	15100000 	ldrne	r0, [r0, #-0]
    1f2c:	00192700 	andseq	r2, r9, r0, lsl #14
    1f30:	000f1100 	andeq	r1, pc, r0, lsl #2
    1f34:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1f38:	3f002e12 	svccc	0x00002e12
    1f3c:	3a0e0319 	bcc	382ba8 <__Stack_Size+0x3827a8>
    1f40:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1f44:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1f48:	00184006 	andseq	r4, r8, r6
    1f4c:	00341300 	eorseq	r1, r4, r0, lsl #6
    1f50:	0b3a0e03 	bleq	e85764 <__Stack_Size+0xe85364>
    1f54:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f58:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1f5c:	34140000 	ldrcc	r0, [r4], #-0
    1f60:	3a0e0300 	bcc	382b68 <__Stack_Size+0x382768>
    1f64:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f68:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    1f6c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f70:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1f74:	030b130e 	movweq	r1, #45838	; 0xb30e
    1f78:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1f7c:	10011117 	andne	r1, r1, r7, lsl r1
    1f80:	02000017 	andeq	r0, r0, #23
    1f84:	0b0b0024 	bleq	2c201c <__Stack_Size+0x2c1c1c>
    1f88:	0e030b3e 	vmoveq.16	d3[0], r0
    1f8c:	16030000 	strne	r0, [r3], -r0
    1f90:	3a080300 	bcc	202b98 <__Stack_Size+0x202798>
    1f94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f98:	04000013 	streq	r0, [r0], #-19
    1f9c:	0b0b0104 	bleq	2c23b4 <__Stack_Size+0x2c1fb4>
    1fa0:	0b3b0b3a 	bleq	ec4c90 <__Stack_Size+0xec4890>
    1fa4:	00001301 	andeq	r1, r0, r1, lsl #6
    1fa8:	03002805 	movweq	r2, #2053	; 0x805
    1fac:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1fb0:	00160600 	andseq	r0, r6, r0, lsl #12
    1fb4:	0b3a0e03 	bleq	e857c8 <__Stack_Size+0xe853c8>
    1fb8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fbc:	04070000 	streq	r0, [r7], #-0
    1fc0:	0b0e0301 	bleq	382bcc <__Stack_Size+0x3827cc>
    1fc4:	3b0b3a0b 	blcc	2d07f8 <__Stack_Size+0x2d03f8>
    1fc8:	0013010b 	andseq	r0, r3, fp, lsl #2
    1fcc:	01130800 	tsteq	r3, r0, lsl #16
    1fd0:	0b0b0e03 	bleq	2c57e4 <__Stack_Size+0x2c53e4>
    1fd4:	0b3b0b3a 	bleq	ec4cc4 <__Stack_Size+0xec48c4>
    1fd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1fdc:	03000d09 	movweq	r0, #3337	; 0xd09
    1fe0:	3b0b3a0e 	blcc	2d0820 <__Stack_Size+0x2d0420>
    1fe4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1fe8:	0a00000b 	beq	201c <__Stack_Size+0x1c1c>
    1fec:	0b0b000f 	bleq	2c2030 <__Stack_Size+0x2c1c30>
    1ff0:	00001349 	andeq	r1, r0, r9, asr #6
    1ff4:	2701150b 	strcs	r1, [r1, -fp, lsl #10]
    1ff8:	01134919 	tsteq	r3, r9, lsl r9
    1ffc:	0c000013 	stceq	0, cr0, [r0], {19}
    2000:	13490005 	movtne	r0, #36869	; 0x9005
    2004:	130d0000 	movwne	r0, #53248	; 0xd000
    2008:	0b080301 	bleq	202c14 <__Stack_Size+0x202814>
    200c:	3b0b3a0b 	blcc	2d0840 <__Stack_Size+0x2d0440>
    2010:	0013010b 	andseq	r0, r3, fp, lsl #2
    2014:	000d0e00 	andeq	r0, sp, r0, lsl #28
    2018:	0b3a0803 	bleq	e8402c <__Stack_Size+0xe83c2c>
    201c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2020:	00000b38 	andeq	r0, r0, r8, lsr fp
    2024:	0b01170f 	bleq	47c68 <__Stack_Size+0x47868>
    2028:	3b0b3a0b 	blcc	2d085c <__Stack_Size+0x2d045c>
    202c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2030:	000d1000 	andeq	r1, sp, r0
    2034:	0b3a0803 	bleq	e84048 <__Stack_Size+0xe83c48>
    2038:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    203c:	15110000 	ldrne	r0, [r1, #-0]
    2040:	00192700 	andseq	r2, r9, r0, lsl #14
    2044:	000f1200 	andeq	r1, pc, r0, lsl #4
    2048:	00000b0b 	andeq	r0, r0, fp, lsl #22
    204c:	3f012e13 	svccc	0x00012e13
    2050:	3a0e0319 	bcc	382cbc <__Stack_Size+0x3828bc>
    2054:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2058:	20134919 	andscs	r4, r3, r9, lsl r9
    205c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2060:	00341400 	eorseq	r1, r4, r0, lsl #8
    2064:	0b3a0803 	bleq	e84078 <__Stack_Size+0xe83c78>
    2068:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    206c:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    2070:	03193f01 	tsteq	r9, #1, 30
    2074:	3b0b3a0e 	blcc	2d08b4 <__Stack_Size+0x2d04b4>
    2078:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    207c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2080:	96184006 	ldrls	r4, [r8], -r6
    2084:	13011942 	movwne	r1, #6466	; 0x1942
    2088:	05160000 	ldreq	r0, [r6, #-0]
    208c:	3a0e0300 	bcc	382c94 <__Stack_Size+0x382894>
    2090:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2094:	00170213 	andseq	r0, r7, r3, lsl r2
    2098:	010b1700 	tsteq	fp, r0, lsl #14
    209c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    20a0:	00001301 	andeq	r1, r0, r1, lsl #6
    20a4:	03003418 	movweq	r3, #1048	; 0x418
    20a8:	3b0b3a0e 	blcc	2d08e8 <__Stack_Size+0x2d04e8>
    20ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    20b0:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    20b4:	0111010b 	tsteq	r1, fp, lsl #2
    20b8:	00000612 	andeq	r0, r0, r2, lsl r6
    20bc:	03012e1a 	movweq	r2, #7706	; 0x1e1a
    20c0:	3b0b3a0e 	blcc	2d0900 <__Stack_Size+0x2d0500>
    20c4:	11192705 	tstne	r9, r5, lsl #14
    20c8:	40061201 	andmi	r1, r6, r1, lsl #4
    20cc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    20d0:	00001301 	andeq	r1, r0, r1, lsl #6
    20d4:	0300341b 	movweq	r3, #1051	; 0x41b
    20d8:	3b0b3a0e 	blcc	2d0918 <__Stack_Size+0x2d0518>
    20dc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    20e0:	1c000017 	stcne	0, cr0, [r0], {23}
    20e4:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
    20e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20ec:	00000111 	andeq	r0, r0, r1, lsl r1
    20f0:	0182891d 	orreq	r8, r2, sp, lsl r9
    20f4:	01011101 	tsteq	r1, r1, lsl #2
    20f8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    20fc:	0001828a 	andeq	r8, r1, sl, lsl #5
    2100:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    2104:	1f000018 	svcne	0x00000018
    2108:	01018289 	smlabbeq	r1, r9, r2, r8
    210c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2110:	00001301 	andeq	r1, r0, r1, lsl #6
    2114:	01828920 	orreq	r8, r2, r0, lsr #18
    2118:	31011101 	tstcc	r1, r1, lsl #2
    211c:	21000013 	tstcs	r0, r3, lsl r0
    2120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2124:	0b3a0e03 	bleq	e85938 <__Stack_Size+0xe85538>
    2128:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    212c:	01111349 	tsteq	r1, r9, asr #6
    2130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2134:	00194296 	mulseq	r9, r6, r2
    2138:	012e2200 	teqeq	lr, r0, lsl #4
    213c:	01111331 	tsteq	r1, r1, lsr r3
    2140:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2144:	01194296 			; <UNDEFINED> instruction: 0x01194296
    2148:	23000013 	movwcs	r0, #19
    214c:	13310034 	teqne	r1, #52	; 0x34
    2150:	00001702 	andeq	r1, r0, r2, lsl #14
    2154:	31003424 	tstcc	r0, r4, lsr #8
    2158:	25000013 	strcs	r0, [r0, #-19]
    215c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2160:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2164:	00001349 	andeq	r1, r0, r9, asr #6
    2168:	03003426 	movweq	r3, #1062	; 0x426
    216c:	3b0b3a08 	blcc	2d0994 <__Stack_Size+0x2d0594>
    2170:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2174:	27000017 	smladcs	r0, r7, r0, r0
    2178:	00018289 	andeq	r8, r1, r9, lsl #5
    217c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2180:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    2184:	03193f01 	tsteq	r9, #1, 30
    2188:	3b0b3a0e 	blcc	2d09c8 <__Stack_Size+0x2d05c8>
    218c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    2190:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2194:	96184006 	ldrls	r4, [r8], -r6
    2198:	13011942 	movwne	r1, #6466	; 0x1942
    219c:	0b290000 	bleq	a421a4 <__Stack_Size+0xa41da4>
    21a0:	01175501 	tsteq	r7, r1, lsl #10
    21a4:	2a000013 	bcs	21f8 <__Stack_Size+0x1df8>
    21a8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    21ac:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
    21b0:	03193f00 	tsteq	r9, #0, 30
    21b4:	3b0b3a0e 	blcc	2d09f4 <__Stack_Size+0x2d05f4>
    21b8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    21bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    21c0:	96184006 	ldrls	r4, [r8], -r6
    21c4:	00001942 	andeq	r1, r0, r2, asr #18
    21c8:	3f012e2c 	svccc	0x00012e2c
    21cc:	3a0e0319 	bcc	382e38 <__Stack_Size+0x382a38>
    21d0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    21d4:	11134919 	tstne	r3, r9, lsl r9
    21d8:	40061201 	andmi	r1, r6, r1, lsl #4
    21dc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    21e0:	00001301 	andeq	r1, r0, r1, lsl #6
    21e4:	0300052d 	movweq	r0, #1325	; 0x52d
    21e8:	3b0b3a0e 	blcc	2d0a28 <__Stack_Size+0x2d0628>
    21ec:	02134905 	andseq	r4, r3, #81920	; 0x14000
    21f0:	2e000017 	mcrcs	0, 0, r0, cr0, cr7, {0}
    21f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    21f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21fc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2200:	342f0000 	strtcc	r0, [pc], #-0	; 2208 <__Stack_Size+0x1e08>
    2204:	3a0e0300 	bcc	382e0c <__Stack_Size+0x382a0c>
    2208:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    220c:	00180213 	andseq	r0, r8, r3, lsl r2
    2210:	012e3000 	teqeq	lr, r0
    2214:	0b3a0e03 	bleq	e85a28 <__Stack_Size+0xe85628>
    2218:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    221c:	13010b20 	movwne	r0, #6944	; 0x1b20
    2220:	0a310000 	beq	c42228 <__Stack_Size+0xc41e28>
    2224:	3a0e0300 	bcc	382e2c <__Stack_Size+0x382a2c>
    2228:	00053b0b 	andeq	r3, r5, fp, lsl #22
    222c:	010b3200 	mrseq	r3, R11_fiq
    2230:	00001301 	andeq	r1, r0, r1, lsl #6
    2234:	00010b33 	andeq	r0, r1, r3, lsr fp
    2238:	00353400 	eorseq	r3, r5, r0, lsl #8
    223c:	00001349 	andeq	r1, r0, r9, asr #6
    2240:	0b011735 	bleq	47f1c <__Stack_Size+0x47b1c>
    2244:	3b0b3a0b 	blcc	2d0a78 <__Stack_Size+0x2d0678>
    2248:	00130105 	andseq	r0, r3, r5, lsl #2
    224c:	000d3600 	andeq	r3, sp, r0, lsl #12
    2250:	0b3a0803 	bleq	e84264 <__Stack_Size+0xe83e64>
    2254:	1349053b 	movtne	r0, #38203	; 0x953b
    2258:	34370000 	ldrtcc	r0, [r7], #-0
    225c:	3a0e0300 	bcc	382e64 <__Stack_Size+0x382a64>
    2260:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2264:	000b1c13 	andeq	r1, fp, r3, lsl ip
    2268:	011d3800 	tsteq	sp, r0, lsl #16
    226c:	01111331 	tsteq	r1, r1, lsr r3
    2270:	0b580612 	bleq	1603ac0 <__Stack_Size+0x16036c0>
    2274:	13010559 	movwne	r0, #5465	; 0x1559
    2278:	0a390000 	beq	e42280 <__Stack_Size+0xe41e80>
    227c:	11133100 	tstne	r3, r0, lsl #2
    2280:	3a000001 	bcc	228c <__Stack_Size+0x1e8c>
    2284:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    2288:	17550152 			; <UNDEFINED> instruction: 0x17550152
    228c:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    2290:	00001301 	andeq	r1, r0, r1, lsl #6
    2294:	3100343b 	tstcc	r0, fp, lsr r4
    2298:	00180213 	andseq	r0, r8, r3, lsl r2
    229c:	82893c00 	addhi	r3, r9, #0, 24
    22a0:	01110101 	tsteq	r1, r1, lsl #2
    22a4:	893d0000 	ldmdbhi	sp!, {}	; <UNPREDICTABLE>
    22a8:	11000182 	smlabbne	r0, r2, r1, r0
    22ac:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    22b0:	00001331 	andeq	r1, r0, r1, lsr r3
    22b4:	3f012e3e 	svccc	0x00012e3e
    22b8:	3a0e0319 	bcc	382f24 <__Stack_Size+0x382b24>
    22bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    22c0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    22c4:	97184006 	ldrls	r4, [r8, -r6]
    22c8:	13011942 	movwne	r1, #6466	; 0x1942
    22cc:	053f0000 	ldreq	r0, [pc, #-0]!	; 22d4 <__Stack_Size+0x1ed4>
    22d0:	3a080300 	bcc	202ed8 <__Stack_Size+0x202ad8>
    22d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    22d8:	00170213 	andseq	r0, r7, r3, lsl r2
    22dc:	00344000 	eorseq	r4, r4, r0
    22e0:	0b3a0803 	bleq	e842f4 <__Stack_Size+0xe83ef4>
    22e4:	1349053b 	movtne	r0, #38203	; 0x953b
    22e8:	00001802 	andeq	r1, r0, r2, lsl #16
    22ec:	3f002e41 	svccc	0x00002e41
    22f0:	3a0e0319 	bcc	382f5c <__Stack_Size+0x382b5c>
    22f4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    22f8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    22fc:	97184006 	ldrls	r4, [r8, -r6]
    2300:	00001942 	andeq	r1, r0, r2, asr #18
    2304:	03003442 	movweq	r3, #1090	; 0x442
    2308:	3b0b3a0e 	blcc	2d0b48 <__Stack_Size+0x2d0748>
    230c:	3f13490b 	svccc	0x0013490b
    2310:	00193c19 	andseq	r3, r9, r9, lsl ip
    2314:	00344300 	eorseq	r4, r4, r0, lsl #6
    2318:	0b3a0e03 	bleq	e85b2c <__Stack_Size+0xe8572c>
    231c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2320:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2324:	2e440000 	cdpcs	0, 4, cr0, cr4, cr0, {0}
    2328:	03193f01 	tsteq	r9, #1, 30
    232c:	3b0b3a0e 	blcc	2d0b6c <__Stack_Size+0x2d076c>
    2330:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    2334:	01193c13 	tsteq	r9, r3, lsl ip
    2338:	45000013 	strmi	r0, [r0, #-19]
    233c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2340:	0b3a0e03 	bleq	e85b54 <__Stack_Size+0xe85754>
    2344:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2348:	1301193c 	movwne	r1, #6460	; 0x193c
    234c:	2e460000 	cdpcs	0, 4, cr0, cr6, cr0, {0}
    2350:	03193f01 	tsteq	r9, #1, 30
    2354:	3b0b3a0e 	blcc	2d0b94 <__Stack_Size+0x2d0794>
    2358:	3c192705 	ldccc	7, cr2, [r9], {5}
    235c:	00130119 	andseq	r0, r3, r9, lsl r1
    2360:	012e4700 	teqeq	lr, r0, lsl #14
    2364:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2368:	0b3b0b3a 	bleq	ec5058 <__Stack_Size+0xec4c58>
    236c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    2370:	01000000 	mrseq	r0, (UNDEF: 0)
    2374:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2378:	0e030b13 	vmoveq.32	d3[0], r0
    237c:	17550e1b 	smmlane	r5, fp, lr, r0
    2380:	17100111 			; <UNDEFINED> instruction: 0x17100111
    2384:	24020000 	strcs	r0, [r2], #-0
    2388:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    238c:	000e030b 	andeq	r0, lr, fp, lsl #6
    2390:	00160300 	andseq	r0, r6, r0, lsl #6
    2394:	0b3a0803 	bleq	e843a8 <__Stack_Size+0xe83fa8>
    2398:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    239c:	0f040000 	svceq	0x00040000
    23a0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    23a4:	05000013 	streq	r0, [r0, #-19]
    23a8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    23ac:	0b3a0e03 	bleq	e85bc0 <__Stack_Size+0xe857c0>
    23b0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    23b4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    23b8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    23bc:	00130119 	andseq	r0, r3, r9, lsl r1
    23c0:	00050600 	andeq	r0, r5, r0, lsl #12
    23c4:	0b3a0e03 	bleq	e85bd8 <__Stack_Size+0xe857d8>
    23c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    23cc:	00001702 	andeq	r1, r0, r2, lsl #14
    23d0:	03003407 	movweq	r3, #1031	; 0x407
    23d4:	3b0b3a08 	blcc	2d0bfc <__Stack_Size+0x2d07fc>
    23d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    23dc:	08000018 	stmdaeq	r0, {r3, r4}
    23e0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    23e4:	0b3b0b3a 	bleq	ec50d4 <__Stack_Size+0xec4cd4>
    23e8:	17021349 	strne	r1, [r2, -r9, asr #6]
    23ec:	34090000 	strcc	r0, [r9], #-0
    23f0:	3a0e0300 	bcc	382ff8 <__Stack_Size+0x382bf8>
    23f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23f8:	00170213 	andseq	r0, r7, r3, lsl r2
    23fc:	11010000 	mrsne	r0, (UNDEF: 1)
    2400:	130e2501 	movwne	r2, #58625	; 0xe501
    2404:	1b0e030b 	blne	383038 <__Stack_Size+0x382c38>
    2408:	1117550e 	tstne	r7, lr, lsl #10
    240c:	00171001 	andseq	r1, r7, r1
    2410:	00240200 	eoreq	r0, r4, r0, lsl #4
    2414:	0b3e0b0b 	bleq	f85048 <__Stack_Size+0xf84c48>
    2418:	00000e03 	andeq	r0, r0, r3, lsl #28
    241c:	03001603 	movweq	r1, #1539	; 0x603
    2420:	3b0b3a08 	blcc	2d0c48 <__Stack_Size+0x2d0848>
    2424:	0013490b 	andseq	r4, r3, fp, lsl #18
    2428:	01040400 	tsteq	r4, r0, lsl #8
    242c:	0b0b0e03 	bleq	2c5c40 <__Stack_Size+0x2c5840>
    2430:	0b3b0b3a 	bleq	ec5120 <__Stack_Size+0xec4d20>
    2434:	00001301 	andeq	r1, r0, r1, lsl #6
    2438:	03002805 	movweq	r2, #2053	; 0x805
    243c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    2440:	00160600 	andseq	r0, r6, r0, lsl #12
    2444:	0b3a0e03 	bleq	e85c58 <__Stack_Size+0xe85858>
    2448:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    244c:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
    2450:	03193f01 	tsteq	r9, #1, 30
    2454:	3b0b3a0e 	blcc	2d0c94 <__Stack_Size+0x2d0894>
    2458:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    245c:	010b2013 	tsteq	fp, r3, lsl r0
    2460:	08000013 	stmdaeq	r0, {r0, r1, r4}
    2464:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2468:	0b3b0b3a 	bleq	ec5158 <__Stack_Size+0xec4d58>
    246c:	00001349 	andeq	r1, r0, r9, asr #6
    2470:	3f012e09 	svccc	0x00012e09
    2474:	3a0e0319 	bcc	3830e0 <__Stack_Size+0x382ce0>
    2478:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    247c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2480:	97184006 	ldrls	r4, [r8, -r6]
    2484:	13011942 	movwne	r1, #6466	; 0x1942
    2488:	050a0000 	streq	r0, [sl, #-0]
    248c:	3a0e0300 	bcc	383094 <__Stack_Size+0x382c94>
    2490:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2494:	00180213 	andseq	r0, r8, r3, lsl r2
    2498:	002e0b00 	eoreq	r0, lr, r0, lsl #22
    249c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    24a0:	0b3b0b3a 	bleq	ec5190 <__Stack_Size+0xec4d90>
    24a4:	13491927 	movtne	r1, #39207	; 0x9927
    24a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    24ac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    24b0:	0c000019 	stceq	0, cr0, [r0], {25}
    24b4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    24b8:	0b3b0b3a 	bleq	ec51a8 <__Stack_Size+0xec4da8>
    24bc:	17021349 	strne	r1, [r2, -r9, asr #6]
    24c0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    24c4:	11133101 	tstne	r3, r1, lsl #2
    24c8:	40061201 	andmi	r1, r6, r1, lsl #4
    24cc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    24d0:	00001301 	andeq	r1, r0, r1, lsl #6
    24d4:	3100050e 	tstcc	r0, lr, lsl #10
    24d8:	00170213 	andseq	r0, r7, r3, lsl r2
    24dc:	012e0f00 	teqeq	lr, r0, lsl #30
    24e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    24e4:	0b3b0b3a 	bleq	ec51d4 <__Stack_Size+0xec4dd4>
    24e8:	13491927 	movtne	r1, #39207	; 0x9927
    24ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
    24f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    24f4:	00130119 	andseq	r0, r3, r9, lsl r1
    24f8:	010b1000 	mrseq	r1, (UNDEF: 11)
    24fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2500:	34110000 	ldrcc	r0, [r1], #-0
    2504:	3a0e0300 	bcc	38310c <__Stack_Size+0x382d0c>
    2508:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    250c:	00170213 	andseq	r0, r7, r3, lsl r2
    2510:	00341200 	eorseq	r1, r4, r0, lsl #4
    2514:	0b3a0e03 	bleq	e85d28 <__Stack_Size+0xe85928>
    2518:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    251c:	1d130000 	ldcne	0, cr0, [r3, #-0]
    2520:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    2524:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    2528:	000b590b 	andeq	r5, fp, fp, lsl #18
    252c:	012e1400 	teqeq	lr, r0, lsl #8
    2530:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2534:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2538:	01111927 	tsteq	r1, r7, lsr #18
    253c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2540:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2544:	15000013 	strne	r0, [r0, #-19]
    2548:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    254c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2550:	17021349 	strne	r1, [r2, -r9, asr #6]
    2554:	34160000 	ldrcc	r0, [r6], #-0
    2558:	3a0e0300 	bcc	383160 <__Stack_Size+0x382d60>
    255c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2560:	00170213 	andseq	r0, r7, r3, lsl r2
    2564:	012e1700 	teqeq	lr, r0, lsl #14
    2568:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    256c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2570:	13491927 	movtne	r1, #39207	; 0x9927
    2574:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2578:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    257c:	00130119 	andseq	r0, r3, r9, lsl r1
    2580:	00051800 	andeq	r1, r5, r0, lsl #16
    2584:	0b3a0e03 	bleq	e85d98 <__Stack_Size+0xe85998>
    2588:	1349053b 	movtne	r0, #38203	; 0x953b
    258c:	00001802 	andeq	r1, r0, r2, lsl #16
    2590:	0b000f19 	bleq	61fc <__Stack_Size+0x5dfc>
    2594:	0013490b 	andseq	r4, r3, fp, lsl #18
    2598:	00341a00 	eorseq	r1, r4, r0, lsl #20
    259c:	0b3a0e03 	bleq	e85db0 <__Stack_Size+0xe859b0>
    25a0:	1349053b 	movtne	r0, #38203	; 0x953b
    25a4:	00001802 	andeq	r1, r0, r2, lsl #16
    25a8:	55010b1b 	strpl	r0, [r1, #-2843]	; 0xb1b
    25ac:	1c000017 	stcne	0, cr0, [r0], {23}
    25b0:	0111010b 	tsteq	r1, fp, lsl #2
    25b4:	13010612 	movwne	r0, #5650	; 0x1612
    25b8:	051d0000 	ldreq	r0, [sp, #-0]
    25bc:	3a080300 	bcc	2031c4 <__Stack_Size+0x202dc4>
    25c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    25c4:	00170213 	andseq	r0, r7, r3, lsl r2
    25c8:	00051e00 	andeq	r1, r5, r0, lsl #28
    25cc:	0b3a0803 	bleq	e845e0 <__Stack_Size+0xe841e0>
    25d0:	1349053b 	movtne	r0, #38203	; 0x953b
    25d4:	00001802 	andeq	r1, r0, r2, lsl #16
    25d8:	3f012e1f 	svccc	0x00012e1f
    25dc:	3a0e0319 	bcc	383248 <__Stack_Size+0x382e48>
    25e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    25e4:	11134919 	tstne	r3, r9, lsl r9
    25e8:	40061201 	andmi	r1, r6, r1, lsl #4
    25ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    25f0:	01000000 	mrseq	r0, (UNDEF: 0)
    25f4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    25f8:	0e030b13 	vmoveq.32	d3[0], r0
    25fc:	17550e1b 	smmlane	r5, fp, lr, r0
    2600:	17100111 			; <UNDEFINED> instruction: 0x17100111
    2604:	24020000 	strcs	r0, [r2], #-0
    2608:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    260c:	000e030b 	andeq	r0, lr, fp, lsl #6
    2610:	00160300 	andseq	r0, r6, r0, lsl #6
    2614:	0b3a0803 	bleq	e84628 <__Stack_Size+0xe84228>
    2618:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    261c:	0f040000 	svceq	0x00040000
    2620:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2624:	05000013 	streq	r0, [r0, #-19]
    2628:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    262c:	0b3a0e03 	bleq	e85e40 <__Stack_Size+0xe85a40>
    2630:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2634:	01111349 	tsteq	r1, r9, asr #6
    2638:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    263c:	00194297 	mulseq	r9, r7, r2
    2640:	012e0600 	teqeq	lr, r0, lsl #12
    2644:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2648:	0b3b0b3a 	bleq	ec5338 <__Stack_Size+0xec4f38>
    264c:	13491927 	movtne	r1, #39207	; 0x9927
    2650:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2654:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2658:	00130119 	andseq	r0, r3, r9, lsl r1
    265c:	00050700 	andeq	r0, r5, r0, lsl #14
    2660:	0b3a0e03 	bleq	e85e74 <__Stack_Size+0xe85a74>
    2664:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2668:	00001702 	andeq	r1, r0, r2, lsl #14
    266c:	03003408 	movweq	r3, #1032	; 0x408
    2670:	3b0b3a0e 	blcc	2d0eb0 <__Stack_Size+0x2d0ab0>
    2674:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2678:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
    267c:	01018289 	smlabbeq	r1, r9, r2, r8
    2680:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2684:	00001301 	andeq	r1, r0, r1, lsl #6
    2688:	01828a0a 	orreq	r8, r2, sl, lsl #20
    268c:	91180200 	tstls	r8, r0, lsl #4
    2690:	00001842 	andeq	r1, r0, r2, asr #16
    2694:	0182890b 	orreq	r8, r2, fp, lsl #18
    2698:	31011101 	tstcc	r1, r1, lsl #2
    269c:	0c000013 	stceq	0, cr0, [r0], {19}
    26a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    26a4:	0b3b0b3a 	bleq	ec5394 <__Stack_Size+0xec4f94>
    26a8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    26ac:	0000193c 	andeq	r1, r0, ip, lsr r9
    26b0:	3f012e0d 	svccc	0x00012e0d
    26b4:	3a0e0319 	bcc	383320 <__Stack_Size+0x382f20>
    26b8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    26bc:	3c134919 	ldccc	9, cr4, [r3], {25}
    26c0:	00130119 	andseq	r0, r3, r9, lsl r1
    26c4:	00050e00 	andeq	r0, r5, r0, lsl #28
    26c8:	00001349 	andeq	r1, r0, r9, asr #6
    26cc:	3f012e0f 	svccc	0x00012e0f
    26d0:	3a0e0319 	bcc	38333c <__Stack_Size+0x382f3c>
    26d4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    26d8:	00193c19 	andseq	r3, r9, r9, lsl ip
    26dc:	11010000 	mrsne	r0, (UNDEF: 1)
    26e0:	130e2501 	movwne	r2, #58625	; 0xe501
    26e4:	1b0e030b 	blne	383318 <__Stack_Size+0x382f18>
    26e8:	1117550e 	tstne	r7, lr, lsl #10
    26ec:	00171001 	andseq	r1, r7, r1
    26f0:	00240200 	eoreq	r0, r4, r0, lsl #4
    26f4:	0b3e0b0b 	bleq	f85328 <__Stack_Size+0xf84f28>
    26f8:	00000e03 	andeq	r0, r0, r3, lsl #28
    26fc:	03001603 	movweq	r1, #1539	; 0x603
    2700:	3b0b3a08 	blcc	2d0f28 <__Stack_Size+0x2d0b28>
    2704:	0013490b 	andseq	r4, r3, fp, lsl #18
    2708:	00150400 	andseq	r0, r5, r0, lsl #8
    270c:	00001927 	andeq	r1, r0, r7, lsr #18
    2710:	0b000f05 	bleq	632c <__Stack_Size+0x5f2c>
    2714:	0013490b 	andseq	r4, r3, fp, lsl #18
    2718:	012e0600 	teqeq	lr, r0, lsl #12
    271c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2720:	0b3b0b3a 	bleq	ec5410 <__Stack_Size+0xec5010>
    2724:	01111927 	tsteq	r1, r7, lsr #18
    2728:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    272c:	01194296 			; <UNDEFINED> instruction: 0x01194296
    2730:	07000013 	smladeq	r0, r3, r0, r0
    2734:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2738:	0b3b0b3a 	bleq	ec5428 <__Stack_Size+0xec5028>
    273c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2740:	0b080000 	bleq	202748 <__Stack_Size+0x202348>
    2744:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    2748:	00130106 	andseq	r0, r3, r6, lsl #2
    274c:	00340900 	eorseq	r0, r4, r0, lsl #18
    2750:	0b3a0e03 	bleq	e85f64 <__Stack_Size+0xe85b64>
    2754:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2758:	00001702 	andeq	r1, r0, r2, lsl #14
    275c:	0182890a 	orreq	r8, r2, sl, lsl #18
    2760:	31011100 	mrscc	r1, (UNDEF: 17)
    2764:	0b000013 	bleq	27b8 <__Stack_Size+0x23b8>
    2768:	13490035 	movtne	r0, #36917	; 0x9035
    276c:	340c0000 	strcc	r0, [ip], #-0
    2770:	3a0e0300 	bcc	383378 <__Stack_Size+0x382f78>
    2774:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2778:	3c193f13 	ldccc	15, cr3, [r9], {19}
    277c:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    2780:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2784:	0b3b0b3a 	bleq	ec5474 <__Stack_Size+0xec5074>
    2788:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    278c:	00001802 	andeq	r1, r0, r2, lsl #16
    2790:	0300340e 	movweq	r3, #1038	; 0x40e
    2794:	3b0b3a0e 	blcc	2d0fd4 <__Stack_Size+0x2d0bd4>
    2798:	3f13490b 	svccc	0x0013490b
    279c:	00193c19 	andseq	r3, r9, r9, lsl ip
    27a0:	01010f00 	tsteq	r1, r0, lsl #30
    27a4:	13011349 	movwne	r1, #4937	; 0x1349
    27a8:	21100000 	tstcs	r0, r0
    27ac:	2f134900 	svccs	0x00134900
    27b0:	1100000b 	tstne	r0, fp
    27b4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    27b8:	0b3a0e03 	bleq	e85fcc <__Stack_Size+0xe85bcc>
    27bc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    27c0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    27c4:	Address 0x00000000000027c4 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	000005b5 			; <UNDEFINED> instruction: 0x000005b5
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	01280002 	teqeq	r8, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      break; 
      
    default:
      break;
  }
}
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	73750000 	cmnvc	r5, #0
      cc:	6f635f62 	svcvs	0x00635f62
      d0:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
      d4:	00000200 	andeq	r0, r0, r0, lsl #4
      d8:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
      dc:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
      e0:	00000068 	andeq	r0, r0, r8, rrx
      e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      e8:	31663233 	cmncc	r6, r3, lsr r2
      ec:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
      f0:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
      f4:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
      f8:	00000100 	andeq	r0, r0, r0, lsl #2
      fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     100:	30316632 	eorscc	r6, r1, r2, lsr r6
     104:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     108:	00682e63 	rsbeq	r2, r8, r3, ror #28
     10c:	73000001 	movwvc	r0, #1
     110:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     114:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     118:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0x95f
     11c:	00682e67 	rsbeq	r2, r8, r7, ror #28
     120:	75000001 	strvc	r0, [r0, #-1]
     124:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     128:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     12c:	00020068 	andeq	r0, r2, r8, rrx
     130:	05000000 	streq	r0, [r0, #-0]
     134:	0001a402 	andeq	sl, r1, r2, lsl #8
     138:	02bd0308 	adcseq	r0, sp, #8, 6	; 0x20000000
     13c:	06021401 	streq	r1, [r2], -r1, lsl #8
     140:	00010100 	andeq	r0, r1, r0, lsl #2
     144:	01b00205 	lslseq	r0, r5, #4
     148:	c2030800 	andgt	r0, r3, #0, 16
     14c:	33160102 	tstcc	r6, #-2147483648	; 0x80000000
     150:	01000802 	tsteq	r0, r2, lsl #16
     154:	02050001 	andeq	r0, r5, #1
     158:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     15c:	0102cf03 	tsteq	r2, r3, lsl #30
     160:	06024b13 			; <UNDEFINED> instruction: 0x06024b13
     164:	00010100 	andeq	r0, r1, r0, lsl #2
     168:	01d80205 	bicseq	r0, r8, r5, lsl #4
     16c:	d5030800 	strle	r0, [r3, #-2048]	; 0x800
     170:	43240102 	teqmi	r4, #-2147483648	; 0x80000000
     174:	2f29251b 	svccs	0x0029251b
     178:	33302f2f 	teqcc	r0, #47, 30	; 0xbc
     17c:	026d5d77 	rsbeq	r5, sp, #7616	; 0x1dc0
     180:	01010003 	tsteq	r1, r3
     184:	00020500 	andeq	r0, r2, r0, lsl #10
     188:	03000000 	movweq	r0, #0
     18c:	130102f6 	movwne	r0, #4854	; 0x12f6
     190:	01000a02 	tsteq	r0, r2, lsl #20
     194:	02050001 	andeq	r0, r5, #1
     198:	00000000 	andeq	r0, r0, r0
     19c:	0102fb03 	tsteq	r2, r3, lsl #22
     1a0:	1c032f13 	stcne	15, cr2, [r3], {19}
     1a4:	58640390 	stmdapl	r4!, {r4, r7, r8, r9}^
     1a8:	022e1e03 	eoreq	r1, lr, #3, 28	; 0x30
     1ac:	01010006 	tsteq	r1, r6
     1b0:	28020500 	stmdacs	r2, {r8, sl}
     1b4:	03080002 	movweq	r0, #32770	; 0x8002
     1b8:	200103c9 	andcs	r0, r1, r9, asr #7
     1bc:	02004b26 	andeq	r4, r0, #38912	; 0x9800
     1c0:	684b0104 	stmdavs	fp, {r2, r8}^
     1c4:	01000402 	tsteq	r0, r2, lsl #8
     1c8:	02050001 	andeq	r0, r5, #1
     1cc:	00000000 	andeq	r0, r0, r0
     1d0:	0103d503 	tsteq	r3, r3, lsl #10
     1d4:	59233a22 	stmdbpl	r3!, {r1, r5, r9, fp, ip, sp}
     1d8:	59593d75 	ldmdbpl	r9, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp}^
     1dc:	02022d3d 	andeq	r2, r2, #3904	; 0xf40
     1e0:	00010100 	andeq	r0, r1, r0, lsl #2
     1e4:	02500205 	subseq	r0, r0, #1342177280	; 0x50000000
     1e8:	e1030800 	tst	r3, r0, lsl #16
     1ec:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
     1f0:	00300104 	eorseq	r0, r0, r4, lsl #2
     1f4:	3e030402 	cdpcc	4, 0, cr0, cr3, cr2, {0}
     1f8:	0001023e 	andeq	r0, r1, lr, lsr r2
     1fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
     200:	00026202 	andeq	r6, r2, r2, lsl #4
     204:	03ea0308 	mvneq	r0, #8, 6	; 0x20000000
     208:	4b232001 	blmi	8c8214 <__Stack_Size+0x8c7e14>
     20c:	2f3e2c4d 	svccs	0x003e2c4d
     210:	022d214b 	eoreq	r2, sp, #-1073741806	; 0xc0000012
     214:	01010002 	tsteq	r1, r2
     218:	96020500 	strls	r0, [r2], -r0, lsl #10
     21c:	03080002 	movweq	r0, #32770	; 0x8002
     220:	200103f7 	strdcs	r0, [r1], -r7
     224:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     228:	01000202 	tsteq	r0, r2, lsl #4
     22c:	02050001 	andeq	r0, r5, #1
     230:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     234:	0103fd03 	tsteq	r3, r3, lsl #26
     238:	213d2120 	teqcs	sp, r0, lsr #2
     23c:	0002022d 	andeq	r0, r2, sp, lsr #4
     240:	05000101 	streq	r0, [r0, #-257]	; 0x101
     244:	00000002 	andeq	r0, r0, r2
     248:	04840300 	streq	r0, [r4], #768	; 0x300
     24c:	233a2201 	teqcs	sl, #268435456	; 0x10000000
     250:	593d7559 	ldmdbpl	sp!, {r0, r3, r4, r6, r8, sl, ip, sp, lr}
     254:	022d3d59 	eoreq	r3, sp, #5696	; 0x1640
     258:	01010002 	tsteq	r1, r2
     25c:	be020500 	cfsh32lt	mvfx0, mvfx2, #0
     260:	03080002 	movweq	r0, #32770	; 0x8002
     264:	00010491 	muleq	r1, r1, r4
     268:	30010402 	andcc	r0, r1, r2, lsl #8
     26c:	03040200 	movweq	r0, #16896	; 0x4200
     270:	01023e3e 	tsteq	r2, lr, lsr lr
     274:	00010100 	andeq	r0, r1, r0, lsl #2
     278:	00000205 	andeq	r0, r0, r5, lsl #4
     27c:	9a030000 	bls	c0284 <__Stack_Size+0xbfe84>
     280:	23200104 	teqcs	r0, #4, 2
     284:	3e2c4d4b 	cdpcc	13, 2, cr4, cr12, cr11, {2}
     288:	2d214b2f 	fstmdbxcs	r1!, {d4-d26}	;@ Deprecated
     28c:	01000202 	tsteq	r0, r2, lsl #4
     290:	02050001 	andeq	r0, r5, #1
     294:	00000000 	andeq	r0, r0, r0
     298:	0104a703 	tsteq	r4, r3, lsl #14
     29c:	213d2120 	teqcs	sp, r0, lsr #2
     2a0:	0002022d 	andeq	r0, r2, sp, lsr #4
     2a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     2a8:	00000002 	andeq	r0, r0, r2
     2ac:	04ad0300 	strteq	r0, [sp], #768	; 0x300
     2b0:	3d212001 	stccc	0, cr2, [r1, #-4]!
     2b4:	02022d21 	andeq	r2, r2, #2112	; 0x840
     2b8:	00010100 	andeq	r0, r1, r0, lsl #2
     2bc:	00000205 	andeq	r0, r0, r5, lsl #4
     2c0:	b4030000 	strlt	r0, [r3], #-0
     2c4:	9f130104 	svcls	0x00130104
     2c8:	01000602 	tsteq	r0, r2, lsl #12
     2cc:	02050001 	andeq	r0, r5, #1
     2d0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     2d4:	0104c003 	tsteq	r4, r3
     2d8:	003e2220 	eorseq	r2, lr, r0, lsr #4
     2dc:	30010402 	andcc	r0, r1, r2, lsl #8
     2e0:	2d214c3f 	stccs	12, cr4, [r1, #-252]!	; 0xffffff04
     2e4:	01000502 	tsteq	r0, r2, lsl #10
     2e8:	02050001 	andeq	r0, r5, #1
     2ec:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     2f0:	01089103 	tsteq	r8, r3, lsl #2
     2f4:	211f7731 	tstcs	pc, r1, lsr r7	; <UNPREDICTABLE>
     2f8:	04020022 	streq	r0, [r2], #-34	; 0x22
     2fc:	002e0601 	eoreq	r0, lr, r1, lsl #12
     300:	3c040402 	cfstrscc	mvf0, [r4], {2}
     304:	2122063c 	teqcs	r2, ip, lsr r6
     308:	01000102 	tsteq	r0, r2, lsl #2
     30c:	02050001 	andeq	r0, r5, #1
     310:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     314:	01089f03 	tsteq	r8, r3, lsl #30
     318:	0200595c 	andeq	r5, r0, #92, 18	; 0x170000
     31c:	42390204 	eorsmi	r0, r9, #4, 4	; 0x40000000
     320:	01000202 	tsteq	r0, r2, lsl #4
     324:	02050001 	andeq	r0, r5, #1
     328:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     32c:	0108e603 	tsteq	r8, r3, lsl #12
     330:	2f3d3f4d 	svccs	0x003d3f4d
     334:	291e312f 	ldmdbcs	lr, {r0, r1, r2, r3, r5, r8, ip, sp}
     338:	3d223025 	stccc	0, cr3, [r2, #-148]!	; 0xffffff6c
     33c:	3f6a4d3e 	svccc	0x006a4d3e
     340:	4d3e3d30 	ldcmi	13, cr3, [lr, #-192]!	; 0xffffff40
     344:	3d313169 	ldfccs	f3, [r1, #-420]!	; 0xfffffe5c
     348:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248	; 0xffffff08
     34c:	01000802 	tsteq	r0, r2, lsl #16
     350:	02050001 	andeq	r0, r5, #1
     354:	08000408 	stmdaeq	r0, {r3, sl}
     358:	0104d303 	tsteq	r4, r3, lsl #6
     35c:	02001b33 	andeq	r1, r0, #52224	; 0xcc00
     360:	00260304 	eoreq	r0, r6, r4, lsl #6
     364:	3b030402 	blcc	c1374 <__Stack_Size+0xc0f74>
     368:	200a0339 	andcs	r0, sl, r9, lsr r3
     36c:	4b2f2c22 	blmi	bcb3fc <__Stack_Size+0xbcaffc>
     370:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
     374:	0d030104 	stfeqs	f0, [r3, #-16]
     378:	66170320 	ldrvs	r0, [r7], -r0, lsr #6
     37c:	1b334b49 	blne	cd30a8 <__Stack_Size+0xcd2ca8>
     380:	04020033 	streq	r0, [r2], #-51	; 0x33
     384:	02003003 	andeq	r3, r0, #3
     388:	51570304 	cmppl	r7, r4, lsl #6
     38c:	01040200 	mrseq	r0, R12_usr
     390:	02005806 	andeq	r5, r0, #393216	; 0x60000
     394:	063c0204 	ldrteq	r0, [ip], -r4, lsl #4
     398:	820c035b 	andhi	r0, ip, #1811939329	; 0x6c000001
     39c:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     3a0:	1d033e2f 	stcne	14, cr3, [r3, #-188]	; 0xffffff44
     3a4:	2e630320 	cdpcs	3, 6, cr0, cr3, cr0, {1}
     3a8:	3c150321 	ldccc	3, cr0, [r5], {33}	; 0x21
     3ac:	33324e30 	teqcc	r2, #48, 28	; 0x300
     3b0:	25312b1b 	ldrcs	r2, [r1, #-2843]!	; 0xb1b
     3b4:	01040200 	mrseq	r0, R12_usr
     3b8:	04020034 	streq	r0, [r2], #-52	; 0x34
     3bc:	063c0603 	ldrteq	r0, [ip], -r3, lsl #12
     3c0:	0402004d 	streq	r0, [r2], #-77	; 0x4d
     3c4:	02009202 	andeq	r9, r0, #536870912	; 0x20000000
     3c8:	00670204 	rsbeq	r0, r7, r4, lsl #4
     3cc:	1f020402 	svcne	0x00020402
     3d0:	02040200 	andeq	r0, r4, #0, 4
     3d4:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     3d8:	2e7a0302 	cdpcs	3, 7, cr0, cr10, cr2, {0}
     3dc:	02040200 	andeq	r0, r4, #0, 4
     3e0:	04020034 	streq	r0, [r2], #-52	; 0x34
     3e4:	0a033d02 	beq	cf7f4 <__Stack_Size+0xcf3f4>
     3e8:	232f4c4a 	teqcs	pc, #18944	; 0x4a00
     3ec:	212d213d 	teqcs	sp, sp, lsr r1
     3f0:	4b4b422f 	blmi	12d0cb4 <__Stack_Size+0x12d08b4>
     3f4:	033a304b 	teqeq	sl, #75	; 0x4b
     3f8:	032e7ccd 	teqeq	lr, #52480	; 0xcd00
     3fc:	032e03b5 	teqeq	lr, #-738197502	; 0xd4000002
     400:	77032e0b 	strvc	r2, [r3, -fp, lsl #28]
     404:	4a090358 	bmi	24116c <__Stack_Size+0x240d6c>
     408:	3f2f5021 	svccc	0x002f5021
     40c:	01040200 	mrseq	r0, R12_usr
     410:	4b065806 	blmi	196430 <__Stack_Size+0x196030>
     414:	034d3e31 	movteq	r3, #56881	; 0xde31
     418:	3624660c 	strtcc	r6, [r4], -ip, lsl #12
     41c:	6a303d32 	bvs	c0f8ec <__Stack_Size+0xc0f4ec>
     420:	003d863e 	eorseq	r8, sp, lr, lsr r6
     424:	06010402 	streq	r0, [r1], -r2, lsl #8
     428:	3d3e064a 	ldccc	6, cr0, [lr, #-296]!	; 0xfffffed8
     42c:	02002f86 	andeq	r2, r0, #536	; 0x218
     430:	66060104 	strvs	r0, [r6], -r4, lsl #2
     434:	01040200 	mrseq	r0, R12_usr
     438:	09035906 	stmdbeq	r3, {r1, r2, r8, fp, ip, lr}
     43c:	c8033074 	stmdagt	r3, {r2, r4, r5, r6, ip, sp}
     440:	b803207c 	stmdalt	r3, {r2, r3, r4, r5, r6, sp}
     444:	50802e03 	addpl	r2, r0, r3, lsl #28
     448:	3d304723 	ldccc	7, cr4, [r0, #-140]!	; 0xffffff74
     44c:	005e324b 	subseq	r3, lr, fp, asr #4
     450:	06010402 	streq	r0, [r1], -r2, lsl #8
     454:	04020058 	streq	r0, [r2], #-88	; 0x58
     458:	3f063c02 	svccc	0x00063c02
     45c:	4b213d1f 	blmi	84f8e0 <__Stack_Size+0x84f4e0>
     460:	02004b22 	andeq	r4, r0, #34816	; 0x8800
     464:	2e060104 	adfcss	f0, f6, f4
     468:	02005906 	andeq	r5, r0, #98304	; 0x18000
     46c:	00670104 	rsbeq	r0, r7, r4, lsl #2
     470:	64020402 	strvs	r0, [r2], #-1026	; 0x402
     474:	21163402 	tstcs	r6, r2, lsl #8
     478:	6732212d 	ldrvs	r2, [r2, -sp, lsr #2]!
     47c:	675e9f68 	ldrbvs	r9, [lr, -r8, ror #30]
     480:	02004e31 	andeq	r4, r0, #784	; 0x310
     484:	2e060104 	adfcss	f0, f6, f4
     488:	003f4b06 	eorseq	r4, pc, r6, lsl #22
     48c:	30030402 	andcc	r0, r3, r2, lsl #8
     490:	03040200 	movweq	r0, #16896	; 0x4200
     494:	13023f2d 	movwne	r3, #12077	; 0x2f2d
     498:	00010100 	andeq	r0, r1, r0, lsl #2
     49c:	08040205 	stmdaeq	r4, {r0, r2, r9}
     4a0:	cb030800 	blgt	c24a8 <__Stack_Size+0xc20a8>
     4a4:	31220109 	teqcc	r2, r9, lsl #2
     4a8:	301e3e4d 	andscc	r3, lr, sp, asr #28
     4ac:	03202803 	teqeq	r0, #196608	; 0x30000
     4b0:	78035813 	stmdavc	r3, {r0, r1, r4, fp, ip, lr}
     4b4:	4a50032e 	bmi	1401174 <__Stack_Size+0x1400d74>
     4b8:	3f3f3f3f 	svccc	0x003f3f3f
     4bc:	0200694d 	andeq	r6, r0, #1261568	; 0x134000
     4c0:	5c3f0104 	ldfpls	f0, [pc], #-16	; 4b8 <__Stack_Size+0xb8>
     4c4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     4c8:	09023e01 	stmdbeq	r2, {r0, r9, sl, fp, ip, sp}
     4cc:	00010100 	andeq	r0, r1, r0, lsl #2
     4d0:	08900205 	ldmeq	r0, {r0, r2, r9}
     4d4:	9c030800 	stcls	8, cr0, [r3], {-0}
     4d8:	0b03010a 	bleq	c0908 <__Stack_Size+0xc0508>
     4dc:	031f262e 	tsteq	pc, #48234496	; 0x2e00000
     4e0:	21212e78 	teqcs	r1, r8, ror lr
     4e4:	2c2f2c21 	stccs	12, cr2, [pc], #-132	; 468 <__Stack_Size+0x68>
     4e8:	3a223231 	bcc	88cdb4 <__Stack_Size+0x88c9b4>
     4ec:	3429342f 	strtcc	r3, [r9], #-1071	; 0x42f
     4f0:	2f2f2f39 	svccs	0x002f2f39
     4f4:	1e302c34 	mrcne	12, 1, r2, cr0, cr4, {1}
     4f8:	31312f2f 	teqcc	r1, pc, lsr #30
     4fc:	2e0d0339 	mcrcs	3, 0, r0, cr13, cr9, {1}
     500:	2f207403 	svccs	0x00207403
     504:	2e19032f 	cdpcs	3, 1, cr0, cr9, cr15, {1}
     508:	3f2e7403 	svccc	0x002e7403
     50c:	2f207a03 	svccs	0x00207a03
     510:	3f342f2f 	svccc	0x00342f2f
     514:	2f2e7a03 	svccs	0x002e7a03
     518:	22322f2f 	eorscs	r2, r2, #47, 30	; 0xbc
     51c:	2f302d2c 	svccs	0x00302d2c
     520:	4a140330 	bmi	5011e8 <__Stack_Size+0x500de8>
     524:	024d4f4b 	subeq	r4, sp, #300	; 0x12c
     528:	0101000b 	tsteq	r1, fp
     52c:	98020500 	stmdals	r2, {r8, sl}
     530:	03080009 	movweq	r0, #32777	; 0x8009
     534:	03010b81 	movweq	r0, #7041	; 0x1b81
     538:	355d200b 	ldrbcc	r2, [sp, #-11]
     53c:	33207903 	teqcc	r0, #49152	; 0xc000
     540:	2f1c241f 	svccs	0x001c241f
     544:	312f2f2f 	teqcc	pc, pc, lsr #30
     548:	2f2f1c24 	svccs	0x002f1c24
     54c:	24312f2f 	ldrtcs	r2, [r1], #-3887	; 0xf2f
     550:	2f2f2f1c 	svccs	0x002f2f1c
     554:	1c24302f 	stcne	0, cr3, [r4], #-188	; 0xffffff44
     558:	2f2f2f2f 	svccs	0x002f2f2f
     55c:	00020230 	andeq	r0, r2, r0, lsr r2
     560:	05000101 	streq	r0, [r0, #-257]	; 0x101
     564:	000a1402 	andeq	r1, sl, r2, lsl #8
     568:	01cf0308 	biceq	r0, pc, r8, lsl #6
     56c:	1f342201 	svcne	0x00342201
     570:	21214b1f 	teqcs	r1, pc, lsl fp
     574:	3031402f 	eorscc	r4, r1, pc, lsr #32
     578:	4c3e4d31 	ldcmi	13, cr4, [lr], #-196	; 0xffffff3c
     57c:	3c0c033e 	stccc	3, cr0, [ip], {62}	; 0x3e
     580:	211f4b59 	tstcs	pc, r9, asr fp	; <UNPREDICTABLE>
     584:	673f3131 			; <UNDEFINED> instruction: 0x673f3131
     588:	251b2544 	ldrcs	r2, [fp, #-1348]	; 0x544
     58c:	02002f4e 	andeq	r2, r0, #312	; 0x138
     590:	001b0104 	andseq	r0, fp, r4, lsl #2
     594:	06020402 	streq	r0, [r2], -r2, lsl #8
     598:	12030666 	andne	r0, r3, #106954752	; 0x6600000
     59c:	3d3d222e 	lfmcc	f2, 4, [sp, #-184]!	; 0xffffff48
     5a0:	412f3d3f 	teqmi	pc, pc, lsr sp	; <UNPREDICTABLE>
     5a4:	213d1f21 	teqcs	sp, r1, lsr #30
     5a8:	00222421 	eoreq	r2, r2, r1, lsr #8
     5ac:	03010402 	movweq	r0, #5122	; 0x1402
     5b0:	3e4c2e5c 	mcrcc	14, 2, r2, cr12, cr12, {2}
     5b4:	01002202 	tsteq	r0, r2, lsl #4
     5b8:	0004e001 	andeq	lr, r4, r1
     5bc:	7c000200 	sfmvc	f0, 4, [r0], {-0}
     5c0:	02000000 	andeq	r0, r0, #0
     5c4:	0d0efb01 	vstreq	d15, [lr, #-4]
     5c8:	01010100 	mrseq	r0, (UNDEF: 17)
     5cc:	00000001 	andeq	r0, r0, r1
     5d0:	01000001 	tsteq	r0, r1
     5d4:	2f62696c 	svccs	0x0062696c
     5d8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     5dc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5e0:	31663233 	cmncc	r6, r3, lsr r2
     5e4:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     5e8:	00632e74 	rsbeq	r2, r3, r4, ror lr
     5ec:	73000000 	movwvc	r0, #0
     5f0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     5f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5f8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     5fc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     600:	73000001 	movwvc	r0, #1
     604:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     608:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     60c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     610:	0100682e 	tsteq	r0, lr, lsr #16
     614:	74730000 	ldrbtvc	r0, [r3], #-0
     618:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     61c:	5f783031 	svcpl	0x00783031
     620:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
     624:	00010068 	andeq	r0, r1, r8, rrx
     628:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     62c:	31663233 	cmncc	r6, r3, lsr r2
     630:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffe08 <SCS_BASE+0x1fff1e08>
     634:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     638:	0100682e 	tsteq	r0, lr, lsr #16
     63c:	00000000 	andeq	r0, r0, r0
     640:	0b480205 	bleq	1200e5c <__Stack_Size+0x1200a5c>
     644:	29030800 	stmdbcs	r3, {fp}
     648:	00010201 	andeq	r0, r1, r1, lsl #4
     64c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     650:	000b4a02 	andeq	r4, fp, r2, lsl #20
     654:	01350308 	teqeq	r5, r8, lsl #6
     658:	01000102 	tsteq	r0, r2, lsl #2
     65c:	02050001 	andeq	r0, r5, #1
     660:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     664:	0100c403 	tsteq	r0, r3, lsl #8
     668:	01000102 	tsteq	r0, r2, lsl #2
     66c:	02050001 	andeq	r0, r5, #1
     670:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
     674:	0100d103 	tsteq	r0, r3, lsl #2
     678:	01000102 	tsteq	r0, r2, lsl #2
     67c:	02050001 	andeq	r0, r5, #1
     680:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
     684:	0100de03 	tsteq	r0, r3, lsl #28
     688:	01000102 	tsteq	r0, r2, lsl #2
     68c:	02050001 	andeq	r0, r5, #1
     690:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
     694:	0100eb03 	tsteq	r0, r3, lsl #22
     698:	01000102 	tsteq	r0, r2, lsl #2
     69c:	02050001 	andeq	r0, r5, #1
     6a0:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
     6a4:	0100f603 	tsteq	r0, r3, lsl #12
     6a8:	01000102 	tsteq	r0, r2, lsl #2
     6ac:	02050001 	andeq	r0, r5, #1
     6b0:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
     6b4:	01018103 	tsteq	r1, r3, lsl #2
     6b8:	01000102 	tsteq	r0, r2, lsl #2
     6bc:	02050001 	andeq	r0, r5, #1
     6c0:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
     6c4:	01018c03 	tsteq	r1, r3, lsl #24
     6c8:	07023e17 	smladeq	r2, r7, lr, r3
     6cc:	00010100 	andeq	r0, r1, r0, lsl #2
     6d0:	0b6c0205 	bleq	1b00eec <__Stack_Size+0x1b00aec>
     6d4:	9f030800 	svcls	0x00030800
     6d8:	01020101 	tsteq	r2, r1, lsl #2
     6dc:	00010100 	andeq	r0, r1, r0, lsl #2
     6e0:	0b6e0205 	bleq	1b80efc <__Stack_Size+0x1b80afc>
     6e4:	aa030800 	bge	c26ec <__Stack_Size+0xc22ec>
     6e8:	01020101 	tsteq	r2, r1, lsl #2
     6ec:	00010100 	andeq	r0, r1, r0, lsl #2
     6f0:	0b700205 	bleq	1c00f0c <__Stack_Size+0x1c00b0c>
     6f4:	b5030800 	strlt	r0, [r3, #-2048]	; 0x800
     6f8:	01020101 	tsteq	r2, r1, lsl #2
     6fc:	00010100 	andeq	r0, r1, r0, lsl #2
     700:	0b720205 	bleq	1c80f1c <__Stack_Size+0x1c80b1c>
     704:	c0030800 	andgt	r0, r3, r0, lsl #16
     708:	01020101 	tsteq	r2, r1, lsl #2
     70c:	00010100 	andeq	r0, r1, r0, lsl #2
     710:	0b740205 	bleq	1d00f2c <__Stack_Size+0x1d00b2c>
     714:	cb030800 	blgt	c271c <__Stack_Size+0xc231c>
     718:	01020101 	tsteq	r2, r1, lsl #2
     71c:	00010100 	andeq	r0, r1, r0, lsl #2
     720:	0b760205 	bleq	1d80f3c <__Stack_Size+0x1d80b3c>
     724:	d6030800 	strle	r0, [r3], -r0, lsl #16
     728:	01020101 	tsteq	r2, r1, lsl #2
     72c:	00010100 	andeq	r0, r1, r0, lsl #2
     730:	0b780205 	bleq	1e00f4c <__Stack_Size+0x1e00b4c>
     734:	e1030800 	tst	r3, r0, lsl #16
     738:	01020101 	tsteq	r2, r1, lsl #2
     73c:	00010100 	andeq	r0, r1, r0, lsl #2
     740:	0b7a0205 	bleq	1e80f5c <__Stack_Size+0x1e80b5c>
     744:	ec030800 	stc	8, cr0, [r3], {-0}
     748:	01020101 	tsteq	r2, r1, lsl #2
     74c:	00010100 	andeq	r0, r1, r0, lsl #2
     750:	0b7c0205 	bleq	1f00f6c <__Stack_Size+0x1f00b6c>
     754:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
     758:	01020101 	tsteq	r2, r1, lsl #2
     75c:	00010100 	andeq	r0, r1, r0, lsl #2
     760:	0b7e0205 	bleq	1f80f7c <__Stack_Size+0x1f80b7c>
     764:	82030800 	andhi	r0, r3, #0, 16
     768:	01020102 	tsteq	r2, r2, lsl #2
     76c:	00010100 	andeq	r0, r1, r0, lsl #2
     770:	0b800205 	bleq	fe000f8c <SCS_BASE+0x1dff2f8c>
     774:	8d030800 	stchi	8, cr0, [r3, #-0]
     778:	01020102 	tsteq	r2, r2, lsl #2
     77c:	00010100 	andeq	r0, r1, r0, lsl #2
     780:	00000205 	andeq	r0, r0, r5, lsl #4
     784:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
     788:	01020102 	tsteq	r2, r2, lsl #2
     78c:	00010100 	andeq	r0, r1, r0, lsl #2
     790:	00000205 	andeq	r0, r0, r5, lsl #4
     794:	a3030000 	movwge	r0, #12288	; 0x3000
     798:	01020102 	tsteq	r2, r2, lsl #2
     79c:	00010100 	andeq	r0, r1, r0, lsl #2
     7a0:	00000205 	andeq	r0, r0, r5, lsl #4
     7a4:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
     7a8:	01020102 	tsteq	r2, r2, lsl #2
     7ac:	00010100 	andeq	r0, r1, r0, lsl #2
     7b0:	00000205 	andeq	r0, r0, r5, lsl #4
     7b4:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
     7b8:	01020102 	tsteq	r2, r2, lsl #2
     7bc:	00010100 	andeq	r0, r1, r0, lsl #2
     7c0:	00000205 	andeq	r0, r0, r5, lsl #4
     7c4:	c4030000 	strgt	r0, [r3], #-0
     7c8:	01020102 	tsteq	r2, r2, lsl #2
     7cc:	00010100 	andeq	r0, r1, r0, lsl #2
     7d0:	00000205 	andeq	r0, r0, r5, lsl #4
     7d4:	cf030000 	svcgt	0x00030000
     7d8:	01020102 	tsteq	r2, r2, lsl #2
     7dc:	00010100 	andeq	r0, r1, r0, lsl #2
     7e0:	00000205 	andeq	r0, r0, r5, lsl #4
     7e4:	da030000 	ble	c07ec <__Stack_Size+0xc03ec>
     7e8:	01020102 	tsteq	r2, r2, lsl #2
     7ec:	00010100 	andeq	r0, r1, r0, lsl #2
     7f0:	0b820205 	bleq	fe08100c <SCS_BASE+0x1e07300c>
     7f4:	e5030800 	str	r0, [r3, #-2048]	; 0x800
     7f8:	01020102 	tsteq	r2, r2, lsl #2
     7fc:	00010100 	andeq	r0, r1, r0, lsl #2
     800:	0b840205 	bleq	fe10101c <SCS_BASE+0x1e0f301c>
     804:	f1030800 			; <UNDEFINED> instruction: 0xf1030800
     808:	01020102 	tsteq	r2, r2, lsl #2
     80c:	00010100 	andeq	r0, r1, r0, lsl #2
     810:	0b860205 	bleq	fe18102c <SCS_BASE+0x1e17302c>
     814:	fd030800 	stc2	8, cr0, [r3, #-0]
     818:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
     81c:	01010002 	tsteq	r1, r2
     820:	8a020500 	bhi	81c28 <__Stack_Size+0x81828>
     824:	0308000b 	movweq	r0, #32779	; 0x800b
     828:	02010389 	andeq	r0, r1, #603979778	; 0x24000002
     82c:	01010001 	tsteq	r1, r1
     830:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
     834:	0308000b 	movweq	r0, #32779	; 0x800b
     838:	02010394 	andeq	r0, r1, #148, 6	; 0x50000002
     83c:	01010001 	tsteq	r1, r1
     840:	8e020500 	cfsh32hi	mvfx0, mvfx2, #0
     844:	0308000b 	movweq	r0, #32779	; 0x800b
     848:	0201039f 	andeq	r0, r1, #2080374786	; 0x7c000002
     84c:	01010001 	tsteq	r1, r1
     850:	90020500 	andls	r0, r2, r0, lsl #10
     854:	0308000b 	movweq	r0, #32779	; 0x800b
     858:	020103aa 	andeq	r0, r1, #-1476395006	; 0xa8000002
     85c:	01010001 	tsteq	r1, r1
     860:	92020500 	andls	r0, r2, #0, 10
     864:	0308000b 	movweq	r0, #32779	; 0x800b
     868:	020103b6 	andeq	r0, r1, #-671088638	; 0xd8000002
     86c:	01010001 	tsteq	r1, r1
     870:	94020500 	strls	r0, [r2], #-1280	; 0x500
     874:	0308000b 	movweq	r0, #32779	; 0x800b
     878:	020103c2 	andeq	r0, r1, #134217731	; 0x8000003
     87c:	01010001 	tsteq	r1, r1
     880:	96020500 	strls	r0, [r2], -r0, lsl #10
     884:	0308000b 	movweq	r0, #32779	; 0x800b
     888:	020103cd 	andeq	r0, r1, #872415235	; 0x34000003
     88c:	01010001 	tsteq	r1, r1
     890:	98020500 	stmdals	r2, {r8, sl}
     894:	0308000b 	movweq	r0, #32779	; 0x800b
     898:	010103dc 	ldrdeq	r0, [r1, -ip]
     89c:	022c5e23 	eoreq	r5, ip, #560	; 0x230
     8a0:	01010002 	tsteq	r1, r2
     8a4:	ac020500 	cfstr32ge	mvfx0, [r2], {-0}
     8a8:	0308000b 	movweq	r0, #32779	; 0x800b
     8ac:	020103ef 	andeq	r0, r1, #-1140850685	; 0xbc000003
     8b0:	01010001 	tsteq	r1, r1
     8b4:	ae020500 	cfsh32ge	mvfx0, mvfx2, #0
     8b8:	0308000b 	movweq	r0, #32779	; 0x800b
     8bc:	020103fa 	andeq	r0, r1, #-402653181	; 0xe8000003
     8c0:	01010001 	tsteq	r1, r1
     8c4:	b0020500 	andlt	r0, r2, r0, lsl #10
     8c8:	0308000b 	movweq	r0, #32779	; 0x800b
     8cc:	02010485 	andeq	r0, r1, #-2063597568	; 0x85000000
     8d0:	01010001 	tsteq	r1, r1
     8d4:	b2020500 	andlt	r0, r2, #0, 10
     8d8:	0308000b 	movweq	r0, #32779	; 0x800b
     8dc:	02010490 	andeq	r0, r1, #144, 8	; 0x90000000
     8e0:	01010001 	tsteq	r1, r1
     8e4:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
     8e8:	0308000b 	movweq	r0, #32779	; 0x800b
     8ec:	0201049b 	andeq	r0, r1, #-1694498816	; 0x9b000000
     8f0:	01010001 	tsteq	r1, r1
     8f4:	b6020500 	strlt	r0, [r2], -r0, lsl #10
     8f8:	0308000b 	movweq	r0, #32779	; 0x800b
     8fc:	020104a6 	andeq	r0, r1, #-1509949440	; 0xa6000000
     900:	01010001 	tsteq	r1, r1
     904:	b8020500 	stmdalt	r2, {r8, sl}
     908:	0308000b 	movweq	r0, #32779	; 0x800b
     90c:	020104b1 	andeq	r0, r1, #-1325400064	; 0xb1000000
     910:	01010001 	tsteq	r1, r1
     914:	ba020500 	blt	81d1c <__Stack_Size+0x8191c>
     918:	0308000b 	movweq	r0, #32779	; 0x800b
     91c:	020104bc 	andeq	r0, r1, #188, 8	; 0xbc000000
     920:	01010001 	tsteq	r1, r1
     924:	bc020500 	cfstr32lt	mvfx0, [r2], {-0}
     928:	0308000b 	movweq	r0, #32779	; 0x800b
     92c:	010104cd 	smlabteq	r1, sp, r4, r0
     930:	13026721 	movwne	r6, #10017	; 0x2721
     934:	00010100 	andeq	r0, r1, r0, lsl #2
     938:	0bf00205 	bleq	ffc01154 <SCS_BASE+0x1fbf3154>
     93c:	dd030800 	stcle	8, cr0, [r3, #-0]
     940:	03180104 	tsteq	r8, #4, 2
     944:	d726207a 			; <UNDEFINED> instruction: 0xd726207a
     948:	01000e02 	tsteq	r0, r2, lsl #28
     94c:	02050001 	andeq	r0, r5, #1
     950:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
     954:	0104f303 	tsteq	r4, r3, lsl #6
     958:	01000102 	tsteq	r0, r2, lsl #2
     95c:	02050001 	andeq	r0, r5, #1
     960:	08000c2e 	stmdaeq	r0, {r1, r2, r3, r5, sl, fp}
     964:	0104ff03 	tsteq	r4, r3, lsl #30
     968:	01000102 	tsteq	r0, r2, lsl #2
     96c:	02050001 	andeq	r0, r5, #1
     970:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
     974:	01058a03 	tsteq	r5, r3, lsl #20
     978:	01000102 	tsteq	r0, r2, lsl #2
     97c:	02050001 	andeq	r0, r5, #1
     980:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
     984:	01059503 	tsteq	r5, r3, lsl #10
     988:	01000102 	tsteq	r0, r2, lsl #2
     98c:	02050001 	andeq	r0, r5, #1
     990:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
     994:	0105a003 	tsteq	r5, r3
     998:	01000102 	tsteq	r0, r2, lsl #2
     99c:	02050001 	andeq	r0, r5, #1
     9a0:	08000c36 	stmdaeq	r0, {r1, r2, r4, r5, sl, fp}
     9a4:	0105ac03 	tsteq	r5, r3, lsl #24
     9a8:	01000102 	tsteq	r0, r2, lsl #2
     9ac:	02050001 	andeq	r0, r5, #1
     9b0:	08000c38 	stmdaeq	r0, {r3, r4, r5, sl, fp}
     9b4:	0105b803 	tsteq	r5, r3, lsl #16
     9b8:	01000102 	tsteq	r0, r2, lsl #2
     9bc:	02050001 	andeq	r0, r5, #1
     9c0:	08000c3a 	stmdaeq	r0, {r1, r3, r4, r5, sl, fp}
     9c4:	0105c303 	tsteq	r5, r3, lsl #6
     9c8:	01000102 	tsteq	r0, r2, lsl #2
     9cc:	02050001 	andeq	r0, r5, #1
     9d0:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
     9d4:	0105ce03 	tsteq	r5, r3, lsl #28
     9d8:	01000102 	tsteq	r0, r2, lsl #2
     9dc:	02050001 	andeq	r0, r5, #1
     9e0:	08000c3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, sl, fp}
     9e4:	0105d903 	tsteq	r5, r3, lsl #18
     9e8:	01000102 	tsteq	r0, r2, lsl #2
     9ec:	02050001 	andeq	r0, r5, #1
     9f0:	08000c40 	stmdaeq	r0, {r6, sl, fp}
     9f4:	0105e403 	tsteq	r5, r3, lsl #8
     9f8:	01000102 	tsteq	r0, r2, lsl #2
     9fc:	02050001 	andeq	r0, r5, #1
     a00:	08000c42 	stmdaeq	r0, {r1, r6, sl, fp}
     a04:	0105ef03 	tsteq	r5, r3, lsl #30
     a08:	01000102 	tsteq	r0, r2, lsl #2
     a0c:	02050001 	andeq	r0, r5, #1
     a10:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
     a14:	0105fa03 	tsteq	r5, r3, lsl #20
     a18:	01000102 	tsteq	r0, r2, lsl #2
     a1c:	02050001 	andeq	r0, r5, #1
     a20:	08000c46 	stmdaeq	r0, {r1, r2, r6, sl, fp}
     a24:	01068503 	tsteq	r6, r3, lsl #10
     a28:	01000102 	tsteq	r0, r2, lsl #2
     a2c:	02050001 	andeq	r0, r5, #1
     a30:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
     a34:	01069003 	tsteq	r6, r3
     a38:	01000102 	tsteq	r0, r2, lsl #2
     a3c:	02050001 	andeq	r0, r5, #1
     a40:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
     a44:	01069b03 	tsteq	r6, r3, lsl #22
     a48:	01000102 	tsteq	r0, r2, lsl #2
     a4c:	02050001 	andeq	r0, r5, #1
     a50:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
     a54:	0106a603 	tsteq	r6, r3, lsl #12
     a58:	01000102 	tsteq	r0, r2, lsl #2
     a5c:	02050001 	andeq	r0, r5, #1
     a60:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
     a64:	0106b103 	tsteq	r6, r3, lsl #2
     a68:	01000102 	tsteq	r0, r2, lsl #2
     a6c:	02050001 	andeq	r0, r5, #1
     a70:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
     a74:	0106bc03 	tsteq	r6, r3, lsl #24
     a78:	01000102 	tsteq	r0, r2, lsl #2
     a7c:	02050001 	andeq	r0, r5, #1
     a80:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
     a84:	0106c703 	tsteq	r6, r3, lsl #14
     a88:	01000102 	tsteq	r0, r2, lsl #2
     a8c:	02050001 	andeq	r0, r5, #1
     a90:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
     a94:	0106d303 	tsteq	r6, r3, lsl #6
     a98:	01000102 	tsteq	r0, r2, lsl #2
     a9c:	00004301 	andeq	r4, r0, r1, lsl #6
     aa0:	3d000200 	sfmcc	f0, 4, [r0, #-0]
     aa4:	02000000 	andeq	r0, r0, #0
     aa8:	0d0efb01 	vstreq	d15, [lr, #-4]
     aac:	01010100 	mrseq	r0, (UNDEF: 17)
     ab0:	00000001 	andeq	r0, r0, r1
     ab4:	01000001 	tsteq	r0, r1
     ab8:	2f62696c 	svccs	0x0062696c
     abc:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ac0:	62737500 	rsbsvs	r7, r3, #0, 10
     ac4:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     ac8:	00632e63 	rsbeq	r2, r3, r3, ror #28
     acc:	73000000 	movwvc	r0, #0
     ad0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     ad4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ad8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     adc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     ae0:	00000001 	andeq	r0, r0, r1
     ae4:	00000161 	andeq	r0, r0, r1, ror #2
     ae8:	008c0002 	addeq	r0, ip, r2
     aec:	01020000 	mrseq	r0, (UNDEF: 2)
     af0:	000d0efb 	strdeq	r0, [sp], -fp
     af4:	01010101 	tsteq	r1, r1, lsl #2
     af8:	01000000 	mrseq	r0, (UNDEF: 0)
     afc:	6c010000 	stcvs	0, cr0, [r1], {-0}
     b00:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     b04:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     b08:	552f6269 	strpl	r6, [pc, #-617]!	; 8a7 <__Stack_Size+0x4a7>
     b0c:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     b10:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     b14:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
     b18:	73750000 	cmnvc	r5, #0
     b1c:	6e655f62 	cdpvs	15, 6, cr5, cr5, cr2, {3}
     b20:	632e7064 	teqvs	lr, #100	; 0x64
     b24:	00000000 	andeq	r0, r0, r0
     b28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b2c:	30316632 	eorscc	r6, r1, r2, lsr r6
     b30:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     b34:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     b38:	00000100 	andeq	r0, r0, r0, lsl #2
     b3c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b40:	30316632 	eorscc	r6, r1, r2, lsr r6
     b44:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     b48:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     b4c:	00010068 	andeq	r0, r1, r8, rrx
     b50:	62737500 	rsbsvs	r7, r3, #0, 10
     b54:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
     b58:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     b5c:	53550000 	cmppl	r5, #0
     b60:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     b64:	00682e74 	rsbeq	r2, r8, r4, ror lr
     b68:	75000003 	strvc	r0, [r0, #-3]
     b6c:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
     b70:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
     b74:	00020068 	andeq	r0, r2, r8, rrx
     b78:	05000000 	streq	r0, [r0, #-0]
     b7c:	000c5802 	andeq	r5, ip, r2, lsl #16
     b80:	00c10308 	sbceq	r0, r1, r8, lsl #6
     b84:	06021401 	streq	r1, [r2], -r1, lsl #8
     b88:	00010100 	andeq	r0, r1, r0, lsl #2
     b8c:	0c640205 	sfmeq	f0, 2, [r4], #-20	; 0xffffffec
     b90:	f5030800 			; <UNDEFINED> instruction: 0xf5030800
     b94:	03340100 	teqeq	r4, #0, 2
     b98:	0326207a 	teqeq	r6, #122	; 0x7a
     b9c:	0326207a 	teqeq	r6, #122	; 0x7a
     ba0:	2326207a 	teqcs	r6, #122	; 0x7a
     ba4:	0402005a 	streq	r0, [r2], #-90	; 0x5a
     ba8:	06200601 	strteq	r0, [r0], -r1, lsl #12
     bac:	764b0836 			; <UNDEFINED> instruction: 0x764b0836
     bb0:	325a301e 	subscc	r3, sl, #30
     bb4:	4c233d4c 	stcmi	13, cr3, [r3], #-304	; 0xfffffed0
     bb8:	02040200 	andeq	r0, r4, #0, 4
     bbc:	04020031 	streq	r0, [r2], #-49	; 0x31
     bc0:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
     bc4:	001e0204 	andseq	r0, lr, r4, lsl #4
     bc8:	30020402 	andcc	r0, r2, r2, lsl #8
     bcc:	02040200 	andeq	r0, r4, #0, 4
     bd0:	00826203 	addeq	r6, r2, r3, lsl #4
     bd4:	03020402 	movweq	r0, #9218	; 0x2402
     bd8:	0200201e 	andeq	r2, r0, #30
     bdc:	62030204 	andvs	r0, r3, #4, 4	; 0x40000000
     be0:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     be4:	201e0302 	andscs	r0, lr, r2, lsl #6
     be8:	02040200 	andeq	r0, r4, #0, 4
     bec:	04020030 	streq	r0, [r2], #-48	; 0x30
     bf0:	02001e02 	andeq	r1, r0, #2, 28
     bf4:	4e220204 	cdpmi	2, 2, cr0, cr2, cr4, {0}
     bf8:	1e4c4d30 	mcrne	13, 2, r4, cr12, cr0, {1}
     bfc:	031e301e 	tsteq	lr, #30
     c00:	14022009 	strne	r2, [r2], #-9
     c04:	00010100 	andeq	r0, r1, r0, lsl #2
     c08:	0d680205 	sfmeq	f0, 2, [r8, #-20]!	; 0xffffffec
     c0c:	d9030800 	stmdble	r3, {fp}
     c10:	03230100 	teqeq	r3, #0, 2
     c14:	77034a09 	strvc	r4, [r3, -r9, lsl #20]
     c18:	20090320 	andcs	r0, r9, r0, lsr #6
     c1c:	03207703 	teqeq	r0, #786432	; 0xc0000
     c20:	77032009 	strvc	r2, [r3, -r9]
     c24:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
     c28:	265b2f21 	ldrbcs	r2, [fp], -r1, lsr #30
     c2c:	a6207a03 	strtge	r7, [r0], -r3, lsl #20
     c30:	000c022c 	andeq	r0, ip, ip, lsr #4
     c34:	05000101 	streq	r0, [r0, #-257]	; 0x101
     c38:	00000002 	andeq	r0, r0, r2
     c3c:	01be0300 			; <UNDEFINED> instruction: 0x01be0300
     c40:	5b4c1501 	blpl	130604c <__Stack_Size+0x1305c4c>
     c44:	01000702 	tsteq	r0, r2, lsl #14
     c48:	00008e01 	andeq	r8, r0, r1, lsl #28
     c4c:	68000200 	stmdavs	r0, {r9}
     c50:	02000000 	andeq	r0, r0, #0
     c54:	0d0efb01 	vstreq	d15, [lr, #-4]
     c58:	01010100 	mrseq	r0, (UNDEF: 17)
     c5c:	00000001 	andeq	r0, r0, r1
     c60:	01000001 	tsteq	r0, r1
     c64:	2f62696c 	svccs	0x0062696c
     c68:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c6c:	2f62696c 	svccs	0x0062696c
     c70:	5f425355 	svcpl	0x00425355
     c74:	2f62696c 	svccs	0x0062696c
     c78:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c7c:	62737500 	rsbsvs	r7, r3, #0, 10
     c80:	7473695f 	ldrbtvc	r6, [r3], #-2399	; 0x95f
     c84:	00632e72 	rsbeq	r2, r3, r2, ror lr
     c88:	73000000 	movwvc	r0, #0
     c8c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     c90:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c94:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     c98:	00682e65 	rsbeq	r2, r8, r5, ror #28
     c9c:	75000001 	strvc	r0, [r0, #-1]
     ca0:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
     ca4:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
     ca8:	00020068 	andeq	r0, r2, r8, rrx
     cac:	62737500 	rsbsvs	r7, r3, #0, 10
     cb0:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
     cb4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     cb8:	00000000 	andeq	r0, r0, r0
     cbc:	0dc40205 	sfmeq	f0, 2, [r4, #20]
     cc0:	3e030800 	cdpcc	8, 0, cr0, cr3, cr0, {0}
     cc4:	435b2201 	cmpmi	fp, #268435456	; 0x10000000
     cc8:	50211f2f 	eorpl	r1, r1, pc, lsr #30
     ccc:	344a0903 	strbcc	r0, [sl], #-2307	; 0x903
     cd0:	35433d44 	strbcc	r3, [r3, #-3396]	; 0xd44
     cd4:	0e023650 	mcreq	6, 0, r3, cr2, cr0, {2}
     cd8:	0f010100 	svceq	0x00010100
     cdc:	02000002 	andeq	r0, r0, #2
     ce0:	0000ba00 	andeq	fp, r0, r0, lsl #20
     ce4:	fb010200 	blx	414ee <__Stack_Size+0x410ee>
     ce8:	01000d0e 	tsteq	r0, lr, lsl #26
     cec:	00010101 	andeq	r0, r1, r1, lsl #2
     cf0:	00010000 	andeq	r0, r1, r0
     cf4:	696c0100 	stmdbvs	ip!, {r8}^
     cf8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     cfc:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     d00:	53552f62 	cmppl	r5, #392	; 0x188
     d04:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     d08:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     d0c:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     d10:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
     d14:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
     d18:	00000063 	andeq	r0, r0, r3, rrx
     d1c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     d20:	31663233 	cmncc	r6, r3, lsr r2
     d24:	745f7830 	ldrbvc	r7, [pc], #-2096	; d2c <__Stack_Size+0x92c>
     d28:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     d2c:	00010068 	andeq	r0, r1, r8, rrx
     d30:	62737500 	rsbsvs	r7, r3, #0, 10
     d34:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     d38:	00682e65 	rsbeq	r2, r8, r5, ror #28
     d3c:	75000002 	strvc	r0, [r0, #-2]
     d40:	645f6273 	ldrbvs	r6, [pc], #-627	; d48 <__Stack_Size+0x948>
     d44:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
     d48:	00000200 	andeq	r0, r0, r0, lsl #4
     d4c:	5f627375 	svcpl	0x00627375
     d50:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
     d54:	0000682e 	andeq	r6, r0, lr, lsr #16
     d58:	53550000 	cmppl	r5, #0
     d5c:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     d60:	00682e74 	rsbeq	r2, r8, r4, ror lr
     d64:	75000000 	strvc	r0, [r0, #-0]
     d68:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     d6c:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     d70:	00020068 	andeq	r0, r2, r8, rrx
     d74:	62737500 	rsbsvs	r7, r3, #0, 10
     d78:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     d7c:	00682e63 	rsbeq	r2, r8, r3, ror #28
     d80:	75000000 	strvc	r0, [r0, #-0]
     d84:	735f6273 	cmpvc	pc, #805306375	; 0x30000007
     d88:	682e6c69 	stmdavs	lr!, {r0, r3, r5, r6, sl, fp, sp, lr}
     d8c:	00000200 	andeq	r0, r0, r0, lsl #4
     d90:	5f627375 	svcpl	0x00627375
     d94:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     d98:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d9c:	00000000 	andeq	r0, r0, r0
     da0:	0e300205 	cdpeq	2, 3, cr0, cr0, cr5, {0}
     da4:	c9030800 	stmdbgt	r3, {fp}
     da8:	3f150101 	svccc	0x00150101
     dac:	01000902 	tsteq	r0, r2, lsl #18
     db0:	02050001 	andeq	r0, r5, #1
     db4:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     db8:	0101db03 	tsteq	r1, r3, lsl #22
     dbc:	00060213 	andeq	r0, r6, r3, lsl r2
     dc0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     dc4:	000e5402 	andeq	r5, lr, r2, lsl #8
     dc8:	01e80308 	mvneq	r0, r8, lsl #6
     dcc:	02411301 	subeq	r1, r1, #67108864	; 0x4000000
     dd0:	01010007 	tsteq	r1, r7
     dd4:	68020500 	stmdavs	r2, {r8, sl}
     dd8:	0308000e 	movweq	r0, #32782	; 0x800e
     ddc:	020101fb 	andeq	r0, r1, #-1073741762	; 0xc000003e
     de0:	01010001 	tsteq	r1, r1
     de4:	6c020500 	cfstr32vs	mvfx0, [r2], {-0}
     de8:	0308000e 	movweq	r0, #32782	; 0x800e
     dec:	19010288 	stmdbne	r1, {r3, r7, r9}
     df0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     df4:	74100322 	ldrvc	r0, [r0], #-802	; 0x322
     df8:	302e7503 	eorcc	r7, lr, r3, lsl #10
     dfc:	1c321c24 	ldcne	12, cr1, [r2], #-144	; 0xffffff70
     e00:	74034f30 	strvc	r4, [r3], #-3888	; 0xf30
     e04:	2011032e 	andscs	r0, r1, lr, lsr #6
     e08:	1e221f21 	cdpne	15, 2, cr1, cr2, cr1, {1}
     e0c:	21212121 	teqcs	r1, r1, lsr #2
     e10:	01000a02 	tsteq	r0, r2, lsl #20
     e14:	02050001 	andeq	r0, r5, #1
     e18:	08000ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp}
     e1c:	0102b403 	tsteq	r2, r3, lsl #8
     e20:	76011203 	strvc	r1, [r1], -r3, lsl #4
     e24:	0221523e 	eoreq	r5, r1, #-536870909	; 0xe0000003
     e28:	01010003 	tsteq	r1, r3
     e2c:	ec020500 	cfstr32	mvfx0, [r2], {-0}
     e30:	0308000e 	movweq	r0, #32782	; 0x800e
     e34:	1401038e 	strne	r0, [r1], #-910	; 0x38e
     e38:	7a032424 	bvc	c9ed0 <__Stack_Size+0xc9ad0>
     e3c:	0102274a 	tsteq	r2, sl, asr #14
     e40:	00010100 	andeq	r0, r1, r0, lsl #2
     e44:	0efc0205 	cdpeq	2, 15, cr0, cr12, cr5, {0}
     e48:	a3030800 	movwge	r0, #14336	; 0x3800
     e4c:	0e030103 	adfeqs	f0, f3, f3
     e50:	224b2201 	subcs	r2, fp, #268435456	; 0x10000000
     e54:	00050221 	andeq	r0, r5, r1, lsr #4
     e58:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e5c:	000f1402 	andeq	r1, pc, r2, lsl #8
     e60:	03c10308 	biceq	r0, r1, #8, 6	; 0x20000000
     e64:	4c4c1601 	mcrrmi	6, 0, r1, ip, cr1
     e68:	21234b22 	teqcs	r3, r2, lsr #22
     e6c:	01000702 	tsteq	r0, r2, lsl #14
     e70:	02050001 	andeq	r0, r5, #1
     e74:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
     e78:	0100ea03 	tsteq	r0, r3, lsl #20
     e7c:	314d3024 	cmpcc	sp, r4, lsr #32
     e80:	00070230 	andeq	r0, r7, r0, lsr r2
     e84:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e88:	000f6402 	andeq	r6, pc, r2, lsl #8
     e8c:	01840308 	orreq	r0, r4, r8, lsl #6
     e90:	1d231401 	cfstrsne	mvf1, [r3, #-4]!
     e94:	23221b23 	teqcs	r2, #35840	; 0x8c00
     e98:	0f03261d 	svceq	0x0003261d
     e9c:	4b593f20 	blmi	1650b24 <__Stack_Size+0x1650724>
     ea0:	673d4b4b 	ldrvs	r4, [sp, -fp, asr #22]!
     ea4:	4b4b4b3f 	blmi	12d3ba8 <__Stack_Size+0x12d37a8>
     ea8:	4b59594d 	blmi	16573e4 <__Stack_Size+0x1656fe4>
     eac:	4b594b4d 	blmi	1653be8 <__Stack_Size+0x16537e8>
     eb0:	023f4d59 	eorseq	r4, pc, #5696	; 0x1640
     eb4:	0101000c 	tsteq	r1, ip
     eb8:	44020500 	strmi	r0, [r2], #-1280	; 0x500
     ebc:	03080010 	movweq	r0, #32784	; 0x8010
     ec0:	140102dd 	strne	r0, [r1], #-733	; 0x2dd
     ec4:	01000602 	tsteq	r0, r2, lsl #12
     ec8:	02050001 	andeq	r0, r5, #1
     ecc:	08001050 	stmdaeq	r0, {r4, r6, ip}
     ed0:	0102ea03 	tsteq	r2, r3, lsl #20
     ed4:	00060214 	andeq	r0, r6, r4, lsl r2
     ed8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     edc:	00105c02 	andseq	r5, r0, r2, lsl #24
     ee0:	02f70308 	rscseq	r0, r7, #8, 6	; 0x20000000
     ee4:	343d1401 	ldrtcc	r1, [sp], #-1025	; 0x401
     ee8:	0006025a 	andeq	r0, r6, sl, asr r2
     eec:	01830101 	orreq	r0, r3, r1, lsl #2
     ef0:	00020000 	andeq	r0, r2, r0
     ef4:	000000c5 	andeq	r0, r0, r5, asr #1
     ef8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     efc:	0101000d 	tsteq	r1, sp
     f00:	00000101 	andeq	r0, r0, r1, lsl #2
     f04:	00000100 	andeq	r0, r0, r0, lsl #2
     f08:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     f0c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f10:	62696c00 	rsbvs	r6, r9, #0, 24
     f14:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     f18:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     f1c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f20:	53550000 	cmppl	r5, #0
     f24:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     f28:	00632e74 	rsbeq	r2, r3, r4, ror lr
     f2c:	73000000 	movwvc	r0, #0
     f30:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f34:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f38:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     f3c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f40:	73000001 	movwvc	r0, #1
     f44:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f48:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f4c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     f50:	0100682e 	tsteq	r0, lr, lsr #16
     f54:	73750000 	cmnvc	r5, #0
     f58:	6f635f62 	svcvs	0x00635f62
     f5c:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
     f60:	00000200 	andeq	r0, r0, r0, lsl #4
     f64:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     f68:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     f6c:	00000068 	andeq	r0, r0, r8, rrx
     f70:	62737500 	rsbsvs	r7, r3, #0, 10
     f74:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     f78:	00682e74 	rsbeq	r2, r8, r4, ror lr
     f7c:	75000002 	strvc	r0, [r0, #-2]
     f80:	645f6273 	ldrbvs	r6, [pc], #-627	; f88 <__Stack_Size+0xb88>
     f84:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     f88:	00000068 	andeq	r0, r0, r8, rrx
     f8c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f90:	31663233 	cmncc	r6, r3, lsr r2
     f94:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     f98:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     f9c:	00010068 	andeq	r0, r1, r8, rrx
     fa0:	62737500 	rsbsvs	r7, r3, #0, 10
     fa4:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
     fa8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fac:	73750000 	cmnvc	r5, #0
     fb0:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     fb4:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     fb8:	00000200 	andeq	r0, r0, r0, lsl #4
     fbc:	02050000 	andeq	r0, r5, #0
     fc0:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     fc4:	0102f303 	tsteq	r2, r3, lsl #6
     fc8:	04020023 	streq	r0, [r2], #-35	; 0x23
     fcc:	06200601 	strteq	r0, [r0], -r1, lsl #12
     fd0:	4132303e 	teqmi	r2, lr, lsr r0
     fd4:	023e223a 	eorseq	r2, lr, #-1610612733	; 0xa0000003
     fd8:	01010001 	tsteq	r1, r1
     fdc:	a4020500 	strge	r0, [r2], #-1280	; 0x500
     fe0:	03080010 	movweq	r0, #32784	; 0x8010
     fe4:	83030127 	movwhi	r0, #12583	; 0x3127
     fe8:	86032002 	strhi	r2, [r3], -r2
     fec:	1e42587e 	mcrne	8, 2, r5, cr2, cr14, {3}
     ff0:	22221c24 	eorcs	r1, r2, #36, 24	; 0x2400
     ff4:	0a02243d 	beq	8a0f0 <__Stack_Size+0x89cf0>
     ff8:	00010100 	andeq	r0, r1, r0, lsl #2
     ffc:	00000205 	andeq	r0, r0, r5, lsl #4
    1000:	da030000 	ble	c1008 <__Stack_Size+0xc0c08>
    1004:	02130100 	andseq	r0, r3, #0, 2
    1008:	01010002 	tsteq	r1, r2
    100c:	dc020500 	cfstr32le	mvfx0, [r2], {-0}
    1010:	03080010 	movweq	r0, #32784	; 0x8010
    1014:	130102a6 	movwne	r0, #4774	; 0x12a6
    1018:	08025d23 	stmdaeq	r2, {r0, r1, r5, r8, sl, fp, ip, lr}
    101c:	00010100 	andeq	r0, r1, r0, lsl #2
    1020:	10f80205 	rscsne	r0, r8, r5, lsl #4
    1024:	c7030800 	strgt	r0, [r3, -r0, lsl #16]
    1028:	3e230100 	sufccs	f0, f3, f0
    102c:	02353e3e 	eorseq	r3, r5, #992	; 0x3e0
    1030:	01010006 	tsteq	r1, r6
    1034:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
    1038:	03080011 	movweq	r0, #32785	; 0x8011
    103c:	130100df 	movwne	r0, #4319	; 0x10df
    1040:	01000202 	tsteq	r0, r2, lsl #4
    1044:	02050001 	andeq	r0, r5, #1
    1048:	08001120 	stmdaeq	r0, {r5, r8, ip}
    104c:	0102bb03 	tsteq	r2, r3, lsl #22
    1050:	21231d15 	teqcs	r3, r5, lsl sp
    1054:	4b303221 	blmi	c0d8e0 <__Stack_Size+0xc0d4e0>
    1058:	0b022b23 	bleq	8bcec <__Stack_Size+0x8b8ec>
    105c:	00010100 	andeq	r0, r1, r0, lsl #2
    1060:	11540205 	cmpne	r4, r5, lsl #4
    1064:	dd030800 	stcle	8, cr0, [r3, #-0]
    1068:	40200102 	eormi	r0, r0, r2, lsl #2
    106c:	3e4b593e 	mcrcc	9, 2, r5, cr11, cr14, {1}
    1070:	01000202 	tsteq	r0, r2, lsl #4
    1074:	00030e01 	andeq	r0, r3, r1, lsl #28
    1078:	74000200 	strvc	r0, [r0], #-512	; 0x200
    107c:	02000000 	andeq	r0, r0, #0
    1080:	0d0efb01 	vstreq	d15, [lr, #-4]
    1084:	01010100 	mrseq	r0, (UNDEF: 17)
    1088:	00000001 	andeq	r0, r0, r1
    108c:	01000001 	tsteq	r0, r1
    1090:	2f62696c 	svccs	0x0062696c
    1094:	00637273 	rsbeq	r7, r3, r3, ror r2
    1098:	2f62696c 	svccs	0x0062696c
    109c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    10a0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10a4:	31663233 	cmncc	r6, r3, lsr r2
    10a8:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    10ac:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    10b0:	0100632e 	tsteq	r0, lr, lsr #6
    10b4:	74730000 	ldrbtvc	r0, [r3], #-0
    10b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10bc:	5f783031 	svcpl	0x00783031
    10c0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    10c4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10c8:	74730000 	ldrbtvc	r0, [r3], #-0
    10cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10d0:	5f783031 	svcpl	0x00783031
    10d4:	2e70616d 	rpwcssz	f6, f0, #5.0
    10d8:	00020068 	andeq	r0, r2, r8, rrx
    10dc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10e0:	31663233 	cmncc	r6, r3, lsr r2
    10e4:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    10e8:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    10ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	11800205 	orrne	r0, r0, r5, lsl #4
    10f8:	d6030800 	strle	r0, [r3], -r0, lsl #16
    10fc:	59170100 	ldmdbpl	r7, {r8}
    1100:	01000702 	tsteq	r0, r2, lsl #14
    1104:	02050001 	andeq	r0, r5, #1
    1108:	00000000 	andeq	r0, r0, r0
    110c:	0100ea03 	tsteq	r0, r3, lsl #20
    1110:	07025917 	smladeq	r2, r7, r9, r5
    1114:	00010100 	andeq	r0, r1, r0, lsl #2
    1118:	11980205 	orrsne	r0, r8, r5, lsl #4
    111c:	fe030800 	cdp2	8, 0, cr0, cr3, cr0, {0}
    1120:	59170100 	ldmdbpl	r7, {r8}
    1124:	01000702 	tsteq	r0, r2, lsl #14
    1128:	02050001 	andeq	r0, r5, #1
    112c:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
    1130:	01019003 	tsteq	r1, r3
    1134:	09023d14 	stmdbeq	r2, {r2, r4, r8, sl, fp, ip, sp}
    1138:	00010100 	andeq	r0, r1, r0, lsl #2
    113c:	11c80205 	bicne	r0, r8, r5, lsl #4
    1140:	9e030800 	cdpls	8, 0, cr0, cr3, cr0, {0}
    1144:	02140101 	andseq	r0, r4, #1073741824	; 0x40000000
    1148:	01010008 	tsteq	r1, r8
    114c:	00020500 	andeq	r0, r2, r0, lsl #10
    1150:	03000000 	movweq	r0, #0
    1154:	14010596 	strne	r0, [r1], #-1430	; 0x596
    1158:	0004022f 	andeq	r0, r4, pc, lsr #4
    115c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1160:	00000002 	andeq	r0, r0, r2
    1164:	05a30300 	streq	r0, [r3, #768]!	; 0x300
    1168:	022f1401 	eoreq	r1, pc, #16777216	; 0x1000000
    116c:	01010004 	tsteq	r1, r4
    1170:	00020500 	andeq	r0, r2, r0, lsl #10
    1174:	03000000 	movweq	r0, #0
    1178:	150105b1 	strne	r0, [r1, #-1457]	; 0x5b1
    117c:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    1180:	01010006 	tsteq	r1, r6
    1184:	00020500 	andeq	r0, r2, r0, lsl #10
    1188:	03000000 	movweq	r0, #0
    118c:	150105c7 	strne	r0, [r1, #-1479]	; 0x5c7
    1190:	022e0a03 	eoreq	r0, lr, #12288	; 0x3000
    1194:	01010006 	tsteq	r1, r6
    1198:	00020500 	andeq	r0, r2, r0, lsl #10
    119c:	03000000 	movweq	r0, #0
    11a0:	280105e2 	stmdacs	r1, {r1, r5, r6, r7, r8, sl}
    11a4:	0233231d 	eorseq	r2, r3, #1946157056	; 0x74000000
    11a8:	01010007 	tsteq	r1, r7
    11ac:	00020500 	andeq	r0, r2, r0, lsl #10
    11b0:	03000000 	movweq	r0, #0
    11b4:	18010681 	stmdane	r1, {r0, r7, r9, sl}
    11b8:	2941263e 	stmdbcs	r1, {r1, r2, r3, r4, r5, r9, sl, sp}^
    11bc:	023c1003 	eorseq	r1, ip, #3
    11c0:	01010004 	tsteq	r1, r4
    11c4:	d8020500 	stmdale	r2, {r8, sl}
    11c8:	03080011 	movweq	r0, #32785	; 0x8011
    11cc:	170106ae 	strne	r0, [r1, -lr, lsr #13]
    11d0:	01000602 	tsteq	r0, r2, lsl #12
    11d4:	02050001 	andeq	r0, r5, #1
    11d8:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
    11dc:	0106bf03 	tsteq	r6, r3, lsl #30
    11e0:	42425015 	submi	r5, r2, #21
    11e4:	344a7003 	strbcc	r7, [sl], #-3
    11e8:	02201003 	eoreq	r1, r0, #3
    11ec:	01010003 	tsteq	r1, r3
    11f0:	0c020500 	cfstr32eq	mvfx0, [r2], {-0}
    11f4:	03080012 	movweq	r0, #32786	; 0x8012
    11f8:	200106e6 	andcs	r0, r1, r6, ror #13
    11fc:	02003124 	andeq	r3, r0, #36, 2
    1200:	2e060104 	adfcss	f0, f6, f4
    1204:	20190306 	andscs	r0, r9, r6, lsl #6
    1208:	74680330 	strbtvc	r0, [r8], #-816	; 0x330
    120c:	025d332f 	subseq	r3, sp, #-1140850688	; 0xbc000000
    1210:	01010002 	tsteq	r1, r2
    1214:	44020500 	strmi	r0, [r2], #-1280	; 0x500
    1218:	03080012 	movweq	r0, #32786	; 0x8012
    121c:	200101ad 	andcs	r0, r1, sp, lsr #3
    1220:	25314c27 	ldrcs	r4, [r1, #-3111]!	; 0xc27
    1224:	4d214b29 	fstmdbxmi	r1!, {d4-d23}	;@ Deprecated
    1228:	026b2330 	rsbeq	r2, fp, #48, 6	; 0xc0000000
    122c:	01010003 	tsteq	r1, r3
    1230:	00020500 	andeq	r0, r2, r0, lsl #10
    1234:	03000000 	movweq	r0, #0
    1238:	240101d4 	strcs	r0, [r1], #-468	; 0x1d4
    123c:	2a24314c 	bcs	90d774 <__Stack_Size+0x90d374>
    1240:	23304d4b 	teqcs	r0, #4800	; 0x12c0
    1244:	0003026b 	andeq	r0, r3, fp, ror #4
    1248:	05000101 	streq	r0, [r0, #-257]	; 0x101
    124c:	00000002 	andeq	r0, r0, r2
    1250:	01f70300 	mvnseq	r0, r0, lsl #6
    1254:	314c2401 	cmpcc	ip, r1, lsl #8
    1258:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
    125c:	4d4b3f21 	stclmi	15, cr3, [fp, #-132]	; 0xffffff7c
    1260:	09033130 	stmdbeq	r3, {r4, r5, r8, ip, sp}
    1264:	2077033c 	rsbscs	r0, r7, ip, lsr r3
    1268:	3f1d2331 	svccc	0x001d2331
    126c:	2e0a0331 	mcrcs	3, 0, r0, cr10, cr1, {1}
    1270:	07026c23 	streq	r6, [r2, -r3, lsr #24]
    1274:	00010100 	andeq	r0, r1, r0, lsl #2
    1278:	12840205 	addne	r0, r4, #1342177280	; 0x50000000
    127c:	b6030800 	strlt	r0, [r3], -r0, lsl #16
    1280:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    1284:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1288:	1b253230 	blne	94db50 <__Stack_Size+0x94d750>
    128c:	3230314c 	eorscc	r3, r0, #76, 2
    1290:	3c0a0331 	stccc	3, cr0, [sl], {49}	; 0x31
    1294:	04026c23 	streq	r6, [r2], #-3107	; 0xc23
    1298:	00010100 	andeq	r0, r1, r0, lsl #2
    129c:	00000205 	andeq	r0, r0, r5, lsl #4
    12a0:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    12a4:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    12a8:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    12ac:	1c243130 	stfnes	f3, [r4], #-192	; 0xffffff40
    12b0:	2330224c 	teqcs	r0, #76, 4	; 0xc0000004
    12b4:	0004026b 	andeq	r0, r4, fp, ror #4
    12b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    12bc:	00000002 	andeq	r0, r0, r2
    12c0:	03990300 	orrseq	r0, r9, #0, 6
    12c4:	03262001 	teqeq	r6, #1
    12c8:	3026207a 	eorcc	r2, r6, sl, ror r0
    12cc:	211b3331 	tstcs	fp, r1, lsr r3
    12d0:	3d1c243f 	cfldrscc	mvf2, [ip, #-252]	; 0xffffff04
    12d4:	6b233023 	blvs	8cd368 <__Stack_Size+0x8ccf68>
    12d8:	01000602 	tsteq	r0, r2, lsl #12
    12dc:	02050001 	andeq	r0, r5, #1
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	0103ca03 	tsteq	r3, r3, lsl #20
    12e8:	200f0320 	andcs	r0, pc, r0, lsr #6
    12ec:	2e77033e 	mrccs	3, 3, r0, cr7, cr14, {1}
    12f0:	03200c03 	teqeq	r0, #768	; 0x300
    12f4:	0b032e75 	bleq	cccd0 <__Stack_Size+0xcc8d0>
    12f8:	223d2120 	eorscs	r2, sp, #32, 2
    12fc:	72033e1e 	andvc	r3, r3, #480	; 0x1e0
    1300:	2e150320 	cdpcs	3, 1, cr0, cr5, cr0, {1}
    1304:	231d2337 	tstcs	sp, #-603979776	; 0xdc000000
    1308:	69033e30 	stmdbvs	r3, {r4, r5, r9, sl, fp, ip, sp}
    130c:	20170320 	andscs	r0, r7, r0, lsr #6
    1310:	64033f23 	strvs	r3, [r3], #-3875	; 0xf23
    1314:	2e1c032e 	cdpcs	3, 1, cr0, cr12, cr14, {1}
    1318:	20620330 	rsbcs	r0, r2, r0, lsr r3
    131c:	23201e03 	teqcs	r0, #3, 28	; 0x30
    1320:	2e5d033f 	mrccs	3, 2, r0, cr13, cr15, {1}
    1324:	4c202303 	stcmi	3, cr2, [r0], #-12
    1328:	03205b03 	teqeq	r0, #3072	; 0xc00
    132c:	3f232025 	svccc	0x00232025
    1330:	07026b31 	smladxeq	r2, r1, fp, r6
    1334:	00010100 	andeq	r0, r1, r0, lsl #2
    1338:	00000205 	andeq	r0, r0, r5, lsl #4
    133c:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    1340:	26200104 	strtcs	r0, [r0], -r4, lsl #2
    1344:	0335314c 	teqeq	r5, #76, 2
    1348:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
    134c:	31304d4b 	teqcc	r0, fp, asr #26
    1350:	32225a5b 	eorcc	r5, r2, #372736	; 0x5b000
    1354:	79314c32 	ldmdbvc	r1!, {r1, r4, r5, sl, fp, lr}
    1358:	07026c23 	streq	r6, [r2, -r3, lsr #24]
    135c:	00010100 	andeq	r0, r1, r0, lsl #2
    1360:	00000205 	andeq	r0, r0, r5, lsl #4
    1364:	ea030000 	b	c136c <__Stack_Size+0xc0f6c>
    1368:	09030104 	stmdbeq	r3, {r2, r8}
    136c:	2e770320 	cdpcs	3, 7, cr0, cr7, cr0, {1}
    1370:	21200903 	teqcs	r0, r3, lsl #18
    1374:	2073033f 	rsbscs	r0, r3, pc, lsr r3
    1378:	302e0d03 	eorcc	r0, lr, r3, lsl #26
    137c:	3e3f7631 	mrccc	6, 1, r7, cr15, cr1, {1}
    1380:	07026b23 	streq	r6, [r2, -r3, lsr #22]
    1384:	cc010100 	stfgts	f0, [r1], {-0}
    1388:	02000000 	andeq	r0, r0, #0
    138c:	00005e00 	andeq	r5, r0, r0, lsl #28
    1390:	fb010200 	blx	41b9a <__Stack_Size+0x4179a>
    1394:	01000d0e 	tsteq	r0, lr, lsl #26
    1398:	00010101 	andeq	r0, r1, r1, lsl #2
    139c:	00010000 	andeq	r0, r1, r0
    13a0:	696c0100 	stmdbvs	ip!, {r8}^
    13a4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    13a8:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    13ac:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    13b0:	73000063 	movwvc	r0, #99	; 0x63
    13b4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13b8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13bc:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0x95f
    13c0:	00632e67 	rsbeq	r2, r3, r7, ror #28
    13c4:	73000001 	movwvc	r0, #1
    13c8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13d0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    13d4:	00682e65 	rsbeq	r2, r8, r5, ror #28
    13d8:	73000002 	movwvc	r0, #2
    13dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13e4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    13e8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    13ec:	00000000 	andeq	r0, r0, r0
    13f0:	12cc0205 	sbcne	r0, ip, #1342177280	; 0x50000000
    13f4:	2d030800 	stccs	8, cr0, [r3, #-0]
    13f8:	06021601 	streq	r1, [r2], -r1, lsl #12
    13fc:	00010100 	andeq	r0, r1, r0, lsl #2
    1400:	12d80205 	sbcsne	r0, r8, #1342177280	; 0x50000000
    1404:	c4030800 	strgt	r0, [r3], #-2048	; 0x800
    1408:	02160100 	andseq	r0, r6, #0, 2
    140c:	01010006 	tsteq	r1, r6
    1410:	e4020500 	str	r0, [r2], #-1280	; 0x500
    1414:	03080012 	movweq	r0, #32786	; 0x8012
    1418:	160100d4 			; <UNDEFINED> instruction: 0x160100d4
    141c:	01000602 	tsteq	r0, r2, lsl #12
    1420:	02050001 	andeq	r0, r5, #1
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0100e403 	tsteq	r0, r3, lsl #8
    142c:	00080213 	andeq	r0, r8, r3, lsl r2
    1430:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1434:	00000002 	andeq	r0, r0, r2
    1438:	00f10300 	rscseq	r0, r1, r0, lsl #6
    143c:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    1440:	00010100 	andeq	r0, r1, r0, lsl #2
    1444:	00000205 	andeq	r0, r0, r5, lsl #4
    1448:	80030000 	andhi	r0, r3, r0
    144c:	03180101 	tsteq	r8, #1073741824	; 0x40000000
    1450:	07023c0b 	streq	r3, [r2, -fp, lsl #24]
    1454:	3a010100 	bcc	4185c <__Stack_Size+0x4145c>
    1458:	02000002 	andeq	r0, r0, #2
    145c:	00008500 	andeq	r8, r0, r0, lsl #10
    1460:	fb010200 	blx	41c6a <__Stack_Size+0x4186a>
    1464:	01000d0e 	tsteq	r0, lr, lsl #26
    1468:	00010101 	andeq	r0, r1, r1, lsl #2
    146c:	00010000 	andeq	r0, r1, r0
    1470:	696c0100 	stmdbvs	ip!, {r8}^
    1474:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1478:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    147c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1480:	73000063 	movwvc	r0, #99	; 0x63
    1484:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1488:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    148c:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1490:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1494:	73000001 	movwvc	r0, #1
    1498:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    149c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14a0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    14a4:	00682e65 	rsbeq	r2, r8, r5, ror #28
    14a8:	73000002 	movwvc	r0, #2
    14ac:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14b0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14b4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    14b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14bc:	74730000 	ldrbtvc	r0, [r3], #-0
    14c0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    14c4:	5f783031 	svcpl	0x00783031
    14c8:	6f697067 	svcvs	0x00697067
    14cc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14d0:	74730000 	ldrbtvc	r0, [r3], #-0
    14d4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    14d8:	5f783031 	svcpl	0x00783031
    14dc:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    14e0:	00020068 	andeq	r0, r2, r8, rrx
    14e4:	05000000 	streq	r0, [r0, #-0]
    14e8:	00000002 	andeq	r0, r0, r2
    14ec:	01330300 	teqeq	r3, r0, lsl #6
    14f0:	2a4bf524 	bcs	12fe988 <__Stack_Size+0x12fe588>
    14f4:	4bac1703 	blmi	feb07108 <SCS_BASE+0x1eaf9108>
    14f8:	4b2e7003 	blmi	b9d50c <__Stack_Size+0xb9d10c>
    14fc:	4b324b32 	blmi	c941cc <__Stack_Size+0xc93dcc>
    1500:	4b2e0903 	blmi	b83914 <__Stack_Size+0xb83514>
    1504:	03425932 	movteq	r5, #10546	; 0x2932
    1508:	08022e7a 	stmdaeq	r2, {r1, r3, r4, r5, r6, r9, sl, fp, sp}
    150c:	00010100 	andeq	r0, r1, r0, lsl #2
    1510:	00000205 	andeq	r0, r0, r5, lsl #4
    1514:	eb030000 	bl	c151c <__Stack_Size+0xc111c>
    1518:	4c210100 	stfmis	f0, [r1], #-0
    151c:	0004022d 	andeq	r0, r4, sp, lsr #4
    1520:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1524:	0012f002 	andseq	pc, r2, r2
    1528:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    152c:	010a0301 	tsteq	sl, r1, lsl #6
    1530:	03207603 	teqeq	r0, #3145728	; 0x300000
    1534:	3325200c 	teqcc	r5, #12
    1538:	35207403 	strcc	r7, [r0, #-1027]!	; 0x403
    153c:	22223e33 	eorcs	r3, r2, #816	; 0x330
    1540:	30303030 	eorscc	r3, r0, r0, lsr r0
    1544:	4d1d343d 	cfldrsmi	mvf3, [sp, #-244]	; 0xffffff0c
    1548:	00223322 	eoreq	r3, r2, r2, lsr #6
    154c:	03020402 	movweq	r0, #9218	; 0x2402
    1550:	1f032e66 	svcne	0x00032e66
    1554:	2130253c 	teqcs	r0, ip, lsr r5
    1558:	302f303e 	eorcc	r3, pc, lr, lsr r0	; <UNPREDICTABLE>
    155c:	1d343d30 	ldcne	13, cr3, [r4, #-192]!	; 0xffffff40
    1560:	2231224d 	eorscs	r2, r1, #-805306364	; 0xd0000004
    1564:	02040200 	andeq	r0, r4, #0, 4
    1568:	032e6903 	teqeq	lr, #49152	; 0xc000
    156c:	02023c1b 	andeq	r3, r2, #6912	; 0x1b00
    1570:	00010100 	andeq	r0, r1, r0, lsl #2
    1574:	00000205 	andeq	r0, r0, r5, lsl #4
    1578:	e5030000 	str	r0, [r3, #-0]
    157c:	3d140101 	ldfccs	f0, [r4, #-4]
    1580:	0003022f 	andeq	r0, r3, pc, lsr #4
    1584:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1588:	00138c02 	andseq	r8, r3, r2, lsl #24
    158c:	01f60308 	mvnseq	r0, r8, lsl #6
    1590:	09031901 	stmdbeq	r3, {r0, r8, fp, ip}
    1594:	0004022e 	andeq	r0, r4, lr, lsr #4
    1598:	05000101 	streq	r0, [r0, #-257]	; 0x101
    159c:	00000002 	andeq	r0, r0, r2
    15a0:	02900300 	addseq	r0, r0, #0, 6
    15a4:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    15a8:	01010002 	tsteq	r1, r2
    15ac:	00020500 	andeq	r0, r2, r0, lsl #10
    15b0:	03000000 	movweq	r0, #0
    15b4:	190102a1 	stmdbne	r1, {r0, r5, r7, r9}
    15b8:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    15bc:	01010004 	tsteq	r1, r4
    15c0:	00020500 	andeq	r0, r2, r0, lsl #10
    15c4:	03000000 	movweq	r0, #0
    15c8:	160102bb 			; <UNDEFINED> instruction: 0x160102bb
    15cc:	00020221 	andeq	r0, r2, r1, lsr #4
    15d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15d4:	00139802 	andseq	r9, r3, r2, lsl #16
    15d8:	02cd0308 	sbceq	r0, sp, #8, 6	; 0x20000000
    15dc:	02021701 	andeq	r1, r2, #262144	; 0x40000
    15e0:	00010100 	andeq	r0, r1, r0, lsl #2
    15e4:	139c0205 	orrsne	r0, ip, #1342177280	; 0x50000000
    15e8:	e0030800 	and	r0, r3, r0, lsl #16
    15ec:	02170102 	andseq	r0, r7, #-2147483648	; 0x80000000
    15f0:	01010002 	tsteq	r1, r2
    15f4:	00020500 	andeq	r0, r2, r0, lsl #10
    15f8:	03000000 	movweq	r0, #0
    15fc:	180102f6 	stmdane	r1, {r1, r2, r4, r5, r6, r7, r9}
    1600:	02023222 	andeq	r3, r2, #536870914	; 0x20000002
    1604:	00010100 	andeq	r0, r1, r0, lsl #2
    1608:	00000205 	andeq	r0, r0, r5, lsl #4
    160c:	90030000 	andls	r0, r3, r0
    1610:	02160103 	andseq	r0, r6, #-1073741824	; 0xc0000000
    1614:	01010002 	tsteq	r1, r2
    1618:	00020500 	andeq	r0, r2, r0, lsl #10
    161c:	03000000 	movweq	r0, #0
    1620:	190103a2 	stmdbne	r1, {r1, r5, r7, r8, r9}
    1624:	22222230 	eorcs	r2, r2, #48, 4
    1628:	00020222 	andeq	r0, r2, r2, lsr #4
    162c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1630:	00000002 	andeq	r0, r0, r2
    1634:	03c30300 	biceq	r0, r3, #0, 6
    1638:	5a301901 	bpl	c07a44 <__Stack_Size+0xc07644>
    163c:	00050230 	andeq	r0, r5, r0, lsr r2
    1640:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1644:	00000002 	andeq	r0, r0, r2
    1648:	03dc0300 	bicseq	r0, ip, #0, 6
    164c:	06021601 	streq	r1, [r2], -r1, lsl #12
    1650:	00010100 	andeq	r0, r1, r0, lsl #2
    1654:	13a00205 	movne	r0, #1342177280	; 0x50000000
    1658:	87030800 	strhi	r0, [r3, -r0, lsl #16]
    165c:	25270104 	strcs	r0, [r7, #-260]!	; 0x104
    1660:	23222345 	teqcs	r2, #335544321	; 0x14000001
    1664:	284c2f1f 	stmdacs	ip, {r0, r1, r2, r3, r4, r8, r9, sl, fp, sp}^
    1668:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    166c:	03207003 	teqeq	r0, #3
    1670:	4b342e0a 	blmi	d0cea0 <__Stack_Size+0xd0caa0>
    1674:	024d2231 	subeq	r2, sp, #268435459	; 0x10000003
    1678:	01010006 	tsteq	r1, r6
    167c:	00020500 	andeq	r0, r2, r0, lsl #10
    1680:	03000000 	movweq	r0, #0
    1684:	190104b9 	stmdbne	r1, {r0, r3, r4, r5, r7, sl}
    1688:	27827903 	strcs	r7, [r2, r3, lsl #18]
    168c:	3d301e22 	ldccc	14, cr1, [r0, #-136]!	; 0xffffff78
    1690:	01000502 	tsteq	r0, r2, lsl #10
    1694:	00033801 	andeq	r3, r3, r1, lsl #16
    1698:	86000200 	strhi	r0, [r0], -r0, lsl #4
    169c:	02000000 	andeq	r0, r0, #0
    16a0:	0d0efb01 	vstreq	d15, [lr, #-4]
    16a4:	01010100 	mrseq	r0, (UNDEF: 17)
    16a8:	00000001 	andeq	r0, r0, r1
    16ac:	01000001 	tsteq	r0, r1
    16b0:	2f62696c 	svccs	0x0062696c
    16b4:	00637273 	rsbeq	r7, r3, r3, ror r2
    16b8:	2f62696c 	svccs	0x0062696c
    16bc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    16c0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16c4:	31663233 	cmncc	r6, r3, lsr r2
    16c8:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    16cc:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    16d0:	00010063 	andeq	r0, r1, r3, rrx
    16d4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16d8:	31663233 	cmncc	r6, r3, lsr r2
    16dc:	745f7830 	ldrbvc	r7, [pc], #-2096	; 16e4 <__Stack_Size+0x12e4>
    16e0:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    16e4:	00020068 	andeq	r0, r2, r8, rrx
    16e8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16ec:	31663233 	cmncc	r6, r3, lsr r2
    16f0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1638 <__Stack_Size+0x1238>
    16f4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    16f8:	00000200 	andeq	r0, r0, r0, lsl #4
    16fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1700:	30316632 	eorscc	r6, r1, r2, lsr r6
    1704:	766e5f78 	uqsub16vc	r5, lr, r8
    1708:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
    170c:	00000200 	andeq	r0, r0, r0, lsl #4
    1710:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    1714:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1718:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    171c:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    1720:	00000200 	andeq	r0, r0, r0, lsl #4
    1724:	02050000 	andeq	r0, r5, #0
    1728:	00000000 	andeq	r0, r0, r0
    172c:	15012403 	strne	r2, [r1, #-1027]	; 0x403
    1730:	2f4b2d21 	svccs	0x004b2d21
    1734:	0200302f 	andeq	r3, r0, #47	; 0x2f
    1738:	00220304 	eoreq	r0, r2, r4, lsl #6
    173c:	2c030402 	cfstrscs	mvf0, [r3], {2}
    1740:	03040200 	movweq	r0, #16896	; 0x4200
    1744:	04020022 	streq	r0, [r2], #-34	; 0x22
    1748:	02001e03 	andeq	r1, r0, #3, 28	; 0x30
    174c:	00220304 	eoreq	r0, r2, r4, lsl #6
    1750:	2c030402 	cfstrscs	mvf0, [r3], {2}
    1754:	00040224 	andeq	r0, r4, r4, lsr #4
    1758:	05000101 	streq	r0, [r0, #-257]	; 0x101
    175c:	00000002 	andeq	r0, r0, r2
    1760:	013b0300 	teqeq	fp, r0, lsl #6
    1764:	211e3e15 	tstcs	lr, r5, lsl lr
    1768:	2321212f 	teqcs	r1, #-1073741813	; 0xc000000b
    176c:	213d213e 	teqcs	sp, lr, lsr r1
    1770:	01000602 	tsteq	r0, r2, lsl #12
    1774:	02050001 	andeq	r0, r5, #1
    1778:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
    177c:	0100e103 	tsteq	r0, r3, lsl #2
    1780:	000a0217 	andeq	r0, sl, r7, lsl r2
    1784:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1788:	00140802 	andseq	r0, r4, r2, lsl #16
    178c:	00f40308 	rscseq	r0, r4, r8, lsl #6
    1790:	010a0301 	tsteq	sl, r1, lsl #6
    1794:	03207603 	teqeq	r0, #3145728	; 0x300000
    1798:	28232e0a 	stmdacs	r3!, {r1, r3, r9, sl, fp, sp}
    179c:	242e7803 	strtcs	r7, [lr], #-2051	; 0x803
    17a0:	2c313d1c 	ldccs	13, cr3, [r1], #-112	; 0xffffff90
    17a4:	1f2c9531 	svcne	0x002c9531
    17a8:	2f242b24 	svccs	0x00242b24
    17ac:	21312221 	teqcs	r1, r1, lsr #4
    17b0:	5049211f 	subpl	r2, r9, pc, lsl r1
    17b4:	0a024921 	beq	93c40 <__Stack_Size+0x93840>
    17b8:	00010100 	andeq	r0, r1, r0, lsl #2
    17bc:	00000205 	andeq	r0, r0, r5, lsl #4
    17c0:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    17c4:	2f140101 	svccs	0x00140101
    17c8:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    17cc:	00010100 	andeq	r0, r1, r0, lsl #2
    17d0:	00000205 	andeq	r0, r0, r5, lsl #4
    17d4:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
    17d8:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    17dc:	01010002 	tsteq	r1, r2
    17e0:	00020500 	andeq	r0, r2, r0, lsl #10
    17e4:	03000000 	movweq	r0, #0
    17e8:	130101c4 	movwne	r0, #4548	; 0x11c4
    17ec:	01000202 	tsteq	r0, r2, lsl #4
    17f0:	02050001 	andeq	r0, r5, #1
    17f4:	00000000 	andeq	r0, r0, r0
    17f8:	0101d003 	tsteq	r1, r3
    17fc:	00020213 	andeq	r0, r2, r3, lsl r2
    1800:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1804:	00000002 	andeq	r0, r0, r2
    1808:	01dc0300 	bicseq	r0, ip, r0, lsl #6
    180c:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    1810:	00010100 	andeq	r0, r1, r0, lsl #2
    1814:	00000205 	andeq	r0, r0, r5, lsl #4
    1818:	ea030000 	b	c1820 <__Stack_Size+0xc1420>
    181c:	02160101 	andseq	r0, r6, #1073741824	; 0x40000000
    1820:	01010003 	tsteq	r1, r3
    1824:	00020500 	andeq	r0, r2, r0, lsl #10
    1828:	03000000 	movweq	r0, #0
    182c:	130101f9 	movwne	r0, #4601	; 0x11f9
    1830:	01000202 	tsteq	r0, r2, lsl #4
    1834:	02050001 	andeq	r0, r5, #1
    1838:	00000000 	andeq	r0, r0, r0
    183c:	01028503 	tsteq	r2, r3, lsl #10
    1840:	06022f13 			; <UNDEFINED> instruction: 0x06022f13
    1844:	00010100 	andeq	r0, r1, r0, lsl #2
    1848:	00000205 	andeq	r0, r0, r5, lsl #4
    184c:	92030000 	andls	r0, r3, #0
    1850:	4c190102 	ldfmis	f0, [r9], {2}
    1854:	02660903 	rsbeq	r0, r6, #49152	; 0xc000
    1858:	01010006 	tsteq	r1, r6
    185c:	00020500 	andeq	r0, r2, r0, lsl #10
    1860:	03000000 	movweq	r0, #0
    1864:	160102ae 	strne	r0, [r1], -lr, lsr #5
    1868:	01000602 	tsteq	r0, r2, lsl #12
    186c:	02050001 	andeq	r0, r5, #1
    1870:	00000000 	andeq	r0, r0, r0
    1874:	0102bd03 	tsteq	r2, r3, lsl #26
    1878:	000c0216 	andeq	r0, ip, r6, lsl r2
    187c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1880:	00000002 	andeq	r0, r0, r2
    1884:	02cd0300 	sbceq	r0, sp, #0, 6
    1888:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    188c:	01010006 	tsteq	r1, r6
    1890:	00020500 	andeq	r0, r2, r0, lsl #10
    1894:	03000000 	movweq	r0, #0
    1898:	190102da 	stmdbne	r1, {r1, r3, r4, r6, r7, r9}
    189c:	6609034c 	strvs	r0, [r9], -ip, asr #6
    18a0:	01000602 	tsteq	r0, r2, lsl #12
    18a4:	02050001 	andeq	r0, r5, #1
    18a8:	00000000 	andeq	r0, r0, r0
    18ac:	0102f703 	tsteq	r2, r3, lsl #14
    18b0:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    18b4:	00010100 	andeq	r0, r1, r0, lsl #2
    18b8:	148c0205 	strne	r0, [ip], #517	; 0x205
    18bc:	89030800 	stmdbhi	r3, {fp}
    18c0:	02170103 	andseq	r0, r7, #-1073741824	; 0xc0000000
    18c4:	0101000a 	tsteq	r1, sl
    18c8:	a0020500 	andge	r0, r2, r0, lsl #10
    18cc:	03080014 	movweq	r0, #32788	; 0x8014
    18d0:	21010399 			; <UNDEFINED> instruction: 0x21010399
    18d4:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    18d8:	06022f01 	streq	r2, [r2], -r1, lsl #30
    18dc:	00010100 	andeq	r0, r1, r0, lsl #2
    18e0:	00000205 	andeq	r0, r0, r5, lsl #4
    18e4:	a7030000 	strge	r0, [r3, -r0]
    18e8:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    18ec:	01010008 	tsteq	r1, r8
    18f0:	00020500 	andeq	r0, r2, r0, lsl #10
    18f4:	03000000 	movweq	r0, #0
    18f8:	270103ba 			; <UNDEFINED> instruction: 0x270103ba
    18fc:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1900:	01010007 	tsteq	r1, r7
    1904:	00020500 	andeq	r0, r2, r0, lsl #10
    1908:	03000000 	movweq	r0, #0
    190c:	190103d8 	stmdbne	r1, {r3, r4, r6, r7, r8, r9}
    1910:	0240225a 	subeq	r2, r0, #-1610612731	; 0xa0000005
    1914:	01010007 	tsteq	r1, r7
    1918:	00020500 	andeq	r0, r2, r0, lsl #10
    191c:	03000000 	movweq	r0, #0
    1920:	03010481 	movweq	r0, #5249	; 0x1481
    1924:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    1928:	20090320 	andcs	r0, r9, r0, lsr #6
    192c:	3f1e314b 	svccc	0x001e314b
    1930:	26702d25 	ldrbtcs	r2, [r0], -r5, lsr #26
    1934:	3d221e23 	stccc	14, cr1, [r2, #-140]!	; 0xffffff74
    1938:	24207803 	strtcs	r7, [r0], #-2051	; 0x803
    193c:	00060224 	andeq	r0, r6, r4, lsr #4
    1940:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1944:	00000002 	andeq	r0, r0, r2
    1948:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    194c:	010c0301 	tsteq	ip, r1, lsl #6
    1950:	0330301c 	teqeq	r0, #28
    1954:	07022e0b 	streq	r2, [r2, -fp, lsl #28]
    1958:	00010100 	andeq	r0, r1, r0, lsl #2
    195c:	00000205 	andeq	r0, r0, r5, lsl #4
    1960:	d0030000 	andle	r0, r3, r0
    1964:	09030104 	stmdbeq	r3, {r2, r8}
    1968:	02301e01 	eorseq	r1, r0, #1, 28
    196c:	01010009 	tsteq	r1, r9
    1970:	00020500 	andeq	r0, r2, r0, lsl #10
    1974:	03000000 	movweq	r0, #0
    1978:	030104e8 	movweq	r0, #5352	; 0x14e8
    197c:	301e0109 	andscc	r0, lr, r9, lsl #2
    1980:	01000902 	tsteq	r0, r2, lsl #18
    1984:	02050001 	andeq	r0, r5, #1
    1988:	00000000 	andeq	r0, r0, r0
    198c:	01058603 	tsteq	r5, r3, lsl #12
    1990:	1c010c03 	stcne	12, cr0, [r1], {3}
    1994:	0b033030 	bleq	cda5c <__Stack_Size+0xcd65c>
    1998:	0007022e 	andeq	r0, r7, lr, lsr #4
    199c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    19a0:	00000002 	andeq	r0, r0, r2
    19a4:	05ae0300 	streq	r0, [lr, #768]!	; 0x300
    19a8:	223f1901 	eorscs	r1, pc, #16384	; 0x4000
    19ac:	2e7a0330 	mrccs	3, 3, r0, cr10, cr0, {1}
    19b0:	40223d36 	eormi	r3, r2, r6, lsr sp
    19b4:	04022333 	streq	r2, [r2], #-819	; 0x333
    19b8:	00010100 	andeq	r0, r1, r0, lsl #2
    19bc:	00000205 	andeq	r0, r0, r5, lsl #4
    19c0:	dc030000 	stcle	0, cr0, [r3], {-0}
    19c4:	09030105 	stmdbeq	r3, {r0, r2, r8}
    19c8:	23323020 	teqcs	r2, #32
    19cc:	01000402 	tsteq	r0, r2, lsl #8
    19d0:	00031901 	andeq	r1, r3, r1, lsl #18
    19d4:	70000200 	andvc	r0, r0, r0, lsl #4
    19d8:	02000000 	andeq	r0, r0, #0
    19dc:	0d0efb01 	vstreq	d15, [lr, #-4]
    19e0:	01010100 	mrseq	r0, (UNDEF: 17)
    19e4:	00000001 	andeq	r0, r0, r1
    19e8:	01000001 	tsteq	r0, r1
    19ec:	2f62696c 	svccs	0x0062696c
    19f0:	00637273 	rsbeq	r7, r3, r3, ror r2
    19f4:	2f62696c 	svccs	0x0062696c
    19f8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    19fc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1a00:	31663233 	cmncc	r6, r3, lsr r2
    1a04:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1a08:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1a0c:	00000100 	andeq	r0, r0, r0, lsl #2
    1a10:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a14:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a18:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1a1c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1a20:	00000200 	andeq	r0, r0, r0, lsl #4
    1a24:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a28:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a2c:	616d5f78 	smcvs	54776	; 0xd5f8
    1a30:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1a34:	73000002 	movwvc	r0, #2
    1a38:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1a3c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1a40:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1a44:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a48:	00000000 	andeq	r0, r0, r0
    1a4c:	14b80205 	ldrtne	r0, [r8], #517	; 0x205
    1a50:	fc030800 	stc2	8, cr0, [r3], {-0}
    1a54:	5b140100 	blpl	501e5c <__Stack_Size+0x501a5c>
    1a58:	4d4d694d 	stclmi	9, cr6, [sp, #-308]	; 0xfffffecc
    1a5c:	01000702 	tsteq	r0, r2, lsl #14
    1a60:	02050001 	andeq	r0, r5, #1
    1a64:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
    1a68:	01019f03 	tsteq	r1, r3, lsl #30
    1a6c:	7a032618 	bvc	cb2d4 <__Stack_Size+0xcaed4>
    1a70:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    1a74:	0008024f 	andeq	r0, r8, pc, asr #4
    1a78:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a7c:	00000002 	andeq	r0, r0, r2
    1a80:	01e90300 	mvneq	r0, r0, lsl #6
    1a84:	31311801 	teqcc	r1, r1, lsl #16
    1a88:	00040231 	andeq	r0, r4, r1, lsr r2
    1a8c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a90:	00000002 	andeq	r0, r0, r2
    1a94:	02860300 	addeq	r0, r6, #0, 6
    1a98:	06021601 	streq	r1, [r2], -r1, lsl #12
    1a9c:	00010100 	andeq	r0, r1, r0, lsl #2
    1aa0:	152c0205 	strne	r0, [ip, #-517]!	; 0x205
    1aa4:	9f030800 	svcls	0x00030800
    1aa8:	31190102 	tstcc	r9, r2, lsl #2
    1aac:	0402233f 	streq	r2, [r2], #-831	; 0x33f
    1ab0:	00010100 	andeq	r0, r1, r0, lsl #2
    1ab4:	15400205 	strbne	r0, [r0, #-517]	; 0x205
    1ab8:	bc030800 	stclt	8, cr0, [r3], {-0}
    1abc:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1ac0:	01010006 	tsteq	r1, r6
    1ac4:	4c020500 	cfstr32mi	mvfx0, [r2], {-0}
    1ac8:	03080015 	movweq	r0, #32789	; 0x8015
    1acc:	180102cf 	stmdane	r1, {r0, r1, r2, r3, r6, r7, r9}
    1ad0:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1ad4:	01010005 	tsteq	r1, r5
    1ad8:	60020500 	andvs	r0, r2, r0, lsl #10
    1adc:	03080015 	movweq	r0, #32789	; 0x8015
    1ae0:	130102ed 	movwne	r0, #4845	; 0x12ed
    1ae4:	0006022f 	andeq	r0, r6, pc, lsr #4
    1ae8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1aec:	00157002 	andseq	r7, r5, r2
    1af0:	03840308 	orreq	r0, r4, #8, 6	; 0x20000000
    1af4:	31311801 	teqcc	r1, r1, lsl #16
    1af8:	00050223 	andeq	r0, r5, r3, lsr #4
    1afc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b00:	00158402 	andseq	r8, r5, r2, lsl #8
    1b04:	03a50308 			; <UNDEFINED> instruction: 0x03a50308
    1b08:	31311801 	teqcc	r1, r1, lsl #16
    1b0c:	00050223 	andeq	r0, r5, r3, lsr #4
    1b10:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b14:	00159802 	andseq	r9, r5, r2, lsl #16
    1b18:	03c60308 	biceq	r0, r6, #8, 6	; 0x20000000
    1b1c:	31311801 	teqcc	r1, r1, lsl #16
    1b20:	00040231 	andeq	r0, r4, r1, lsr r2
    1b24:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b28:	00000002 	andeq	r0, r0, r2
    1b2c:	03e90300 	mvneq	r0, #0, 6
    1b30:	231d2801 	tstcs	sp, #65536	; 0x10000
    1b34:	00070233 	andeq	r0, r7, r3, lsr r2
    1b38:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b3c:	0015ac02 	andseq	sl, r5, r2, lsl #24
    1b40:	04880308 	streq	r0, [r8], #776	; 0x308
    1b44:	06021601 	streq	r1, [r2], -r1, lsl #12
    1b48:	00010100 	andeq	r0, r1, r0, lsl #2
    1b4c:	00000205 	andeq	r0, r0, r5, lsl #4
    1b50:	9d030000 	stcls	0, cr0, [r3, #-0]
    1b54:	31180104 	tstcc	r8, r4, lsl #2
    1b58:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1b5c:	00010100 	andeq	r0, r1, r0, lsl #2
    1b60:	00000205 	andeq	r0, r0, r5, lsl #4
    1b64:	bc030000 	stclt	0, cr0, [r3], {-0}
    1b68:	34180104 	ldrcc	r0, [r8], #-260	; 0x104
    1b6c:	23207a03 	teqcs	r0, #12288	; 0x3000
    1b70:	24214e23 	strtcs	r4, [r1], #-3619	; 0xe23
    1b74:	01000502 	tsteq	r0, r2, lsl #10
    1b78:	02050001 	andeq	r0, r5, #1
    1b7c:	00000000 	andeq	r0, r0, r0
    1b80:	0104e303 	tsteq	r4, r3, lsl #6
    1b84:	00060216 	andeq	r0, r6, r6, lsl r2
    1b88:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b8c:	00000002 	andeq	r0, r0, r2
    1b90:	04f90300 	ldrbteq	r0, [r9], #768	; 0x300
    1b94:	08021701 	stmdaeq	r2, {r0, r8, r9, sl, ip}
    1b98:	00010100 	andeq	r0, r1, r0, lsl #2
    1b9c:	00000205 	andeq	r0, r0, r5, lsl #4
    1ba0:	8c030000 	stchi	0, cr0, [r3], {-0}
    1ba4:	02160105 	andseq	r0, r6, #1073741825	; 0x40000001
    1ba8:	01010006 	tsteq	r1, r6
    1bac:	b8020500 	stmdalt	r2, {r8, sl}
    1bb0:	03080015 	movweq	r0, #32789	; 0x8015
    1bb4:	1601059c 			; <UNDEFINED> instruction: 0x1601059c
    1bb8:	513e241c 	teqpl	lr, ip, lsl r4
    1bbc:	321e2333 	andscc	r2, lr, #-872415232	; 0xcc000000
    1bc0:	3f27321c 	svccc	0x0027321c
    1bc4:	3c0c0332 	stccc	3, cr0, [ip], {50}	; 0x32
    1bc8:	4d321f22 	ldcmi	15, cr1, [r2, #-136]!	; 0xffffff78
    1bcc:	214d3221 	cmpcs	sp, r1, lsr #4
    1bd0:	2f213f32 	svccs	0x00213f32
    1bd4:	000d0231 	andeq	r0, sp, r1, lsr r2
    1bd8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1bdc:	00000002 	andeq	r0, r0, r2
    1be0:	06800300 	streq	r0, [r0], r0, lsl #6
    1be4:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1be8:	00070232 	andeq	r0, r7, r2, lsr r2
    1bec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1bf0:	00163c02 	andseq	r3, r6, r2, lsl #24
    1bf4:	06a10308 	strteq	r0, [r1], r8, lsl #6
    1bf8:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1bfc:	00070232 	andeq	r0, r7, r2, lsr r2
    1c00:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c04:	00165402 	andseq	r5, r6, r2, lsl #8
    1c08:	06c30308 	strbeq	r0, [r3], r8, lsl #6
    1c0c:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c10:	00070232 	andeq	r0, r7, r2, lsr r2
    1c14:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c18:	00166c02 	andseq	r6, r6, r2, lsl #24
    1c1c:	06e30308 	strbteq	r0, [r3], r8, lsl #6
    1c20:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c24:	00070232 	andeq	r0, r7, r2, lsr r2
    1c28:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c2c:	00168402 	andseq	r8, r6, r2, lsl #8
    1c30:	07840308 	streq	r0, [r4, r8, lsl #6]
    1c34:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c38:	00070232 	andeq	r0, r7, r2, lsr r2
    1c3c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c40:	00000002 	andeq	r0, r0, r2
    1c44:	079c0300 	ldreq	r0, [ip, r0, lsl #6]
    1c48:	06021601 	streq	r1, [r2], -r1, lsl #12
    1c4c:	00010100 	andeq	r0, r1, r0, lsl #2
    1c50:	00000205 	andeq	r0, r0, r5, lsl #4
    1c54:	ac030000 	stcge	0, cr0, [r3], {-0}
    1c58:	02160107 	andseq	r0, r6, #-1073741823	; 0xc0000001
    1c5c:	01010006 	tsteq	r1, r6
    1c60:	00020500 	andeq	r0, r2, r0, lsl #10
    1c64:	03000000 	movweq	r0, #0
    1c68:	170107c1 	strne	r0, [r1, -r1, asr #15]
    1c6c:	01000602 	tsteq	r0, r2, lsl #12
    1c70:	02050001 	andeq	r0, r5, #1
    1c74:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
    1c78:	0107dd03 	tsteq	r7, r3, lsl #26
    1c7c:	22010903 	andcs	r0, r1, #49152	; 0xc000
    1c80:	3222303e 	eorcc	r3, r2, #62	; 0x3e
    1c84:	4a0b0326 	bmi	2c2924 <__Stack_Size+0x2c2524>
    1c88:	01000602 	tsteq	r0, r2, lsl #12
    1c8c:	02050001 	andeq	r0, r5, #1
    1c90:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    1c94:	0101c603 	tsteq	r1, r3, lsl #12
    1c98:	04020021 	streq	r0, [r2], #-33	; 0x21
    1c9c:	02003502 	andeq	r3, r0, #8388608	; 0x800000
    1ca0:	003d0204 	eorseq	r0, sp, r4, lsl #4
    1ca4:	3d020402 	cfstrscc	mvf0, [r2, #-8]
    1ca8:	01040200 	mrseq	r0, R12_usr
    1cac:	4d062006 	stcmi	0, cr2, [r6, #-24]	; 0xffffffe8
    1cb0:	023c0a03 	eorseq	r0, ip, #12288	; 0x3000
    1cb4:	01010006 	tsteq	r1, r6
    1cb8:	f4020500 	vst3.8	{d0,d2,d4}, [r2], r0
    1cbc:	03080016 	movweq	r0, #32790	; 0x8016
    1cc0:	14010890 	strne	r0, [r1], #-2192	; 0x890
    1cc4:	01000802 	tsteq	r0, r2, lsl #16
    1cc8:	02050001 	andeq	r0, r5, #1
    1ccc:	00000000 	andeq	r0, r0, r0
    1cd0:	0108a403 	tsteq	r8, r3, lsl #8
    1cd4:	3c0b0319 	stccc	3, cr0, [fp], {25}
    1cd8:	01000702 	tsteq	r0, r2, lsl #14
    1cdc:	02050001 	andeq	r0, r5, #1
    1ce0:	00000000 	andeq	r0, r0, r0
    1ce4:	0108c703 	tsteq	r8, r3, lsl #14
    1ce8:	00060218 	andeq	r0, r6, r8, lsl r2
    1cec:	09310101 	ldmdbeq	r1!, {r0, r8}
    1cf0:	00020000 	andeq	r0, r2, r0
    1cf4:	00000083 	andeq	r0, r0, r3, lsl #1
    1cf8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1cfc:	0101000d 	tsteq	r1, sp
    1d00:	00000101 	andeq	r0, r0, r1, lsl #2
    1d04:	00000100 	andeq	r0, r0, r0, lsl #2
    1d08:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    1d0c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1d10:	62696c00 	rsbvs	r6, r9, #0, 24
    1d14:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d18:	74730000 	ldrbtvc	r0, [r3], #-0
    1d1c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d20:	5f783031 	svcpl	0x00783031
    1d24:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1d28:	00010063 	andeq	r0, r1, r3, rrx
    1d2c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d30:	31663233 	cmncc	r6, r3, lsr r2
    1d34:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1d3c <__Stack_Size+0x193c>
    1d38:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1d3c:	00020068 	andeq	r0, r2, r8, rrx
    1d40:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d44:	31663233 	cmncc	r6, r3, lsr r2
    1d48:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1c90 <__Stack_Size+0x1890>
    1d4c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1d50:	00000200 	andeq	r0, r0, r0, lsl #4
    1d54:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d58:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d5c:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1d60:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    1d64:	73000002 	movwvc	r0, #2
    1d68:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d6c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d70:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1d74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d78:	00000000 	andeq	r0, r0, r0
    1d7c:	00000205 	andeq	r0, r0, r5, lsl #4
    1d80:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    1d84:	68240117 	stmdavs	r4!, {r0, r1, r2, r4, r8}
    1d88:	23211f21 	teqcs	r1, #33, 30	; 0x84
    1d8c:	235c2b40 	cmpcs	ip, #64, 22	; 0x10000
    1d90:	00020221 	andeq	r0, r2, r1, lsr #4
    1d94:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1d98:	00000002 	andeq	r0, r0, r2
    1d9c:	189c0300 	ldmne	ip, {r8, r9}
    1da0:	21682401 	cmncs	r8, r1, lsl #8
    1da4:	33242a24 	teqcc	r4, #36, 20	; 0x24000
    1da8:	242a3263 	strtcs	r3, [sl], #-611	; 0x263
    1dac:	02022123 	andeq	r2, r2, #-1073741816	; 0xc0000008
    1db0:	00010100 	andeq	r0, r1, r0, lsl #2
    1db4:	00000205 	andeq	r0, r0, r5, lsl #4
    1db8:	86030000 	strhi	r0, [r3], -r0
    1dbc:	ec240101 	stfs	f0, [r4], #-4
    1dc0:	2e77034b 	cdpcs	3, 7, cr0, cr7, cr11, {2}
    1dc4:	03591508 	cmpeq	r9, #8, 10	; 0x2000000
    1dc8:	034b3c09 	movteq	r3, #48137	; 0xbc09
    1dcc:	61032e1f 	tstvs	r3, pc, lsl lr
    1dd0:	324b322e 	subcc	r3, fp, #-536870910	; 0xe0000002
    1dd4:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1dd8:	4259324b 	subsmi	r3, r9, #-1342177276	; 0xb0000004
    1ddc:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    1de0:	01010009 	tsteq	r1, r9
    1de4:	04020500 	streq	r0, [r2], #-1280	; 0x500
    1de8:	03080017 	movweq	r0, #32791	; 0x8017
    1dec:	190101c6 	stmdbne	r1, {r1, r2, r6, r7, r8}
    1df0:	31317759 	teqcc	r1, r9, asr r7
    1df4:	04020030 	streq	r0, [r2], #-48	; 0x30
    1df8:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1dfc:	0005024d 	andeq	r0, r5, sp, asr #4
    1e00:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1e04:	00000002 	andeq	r0, r0, r2
    1e08:	01ed0300 	mvneq	r0, r0, lsl #6
    1e0c:	010a0301 	tsteq	sl, r1, lsl #6
    1e10:	03207603 	teqeq	r0, #3145728	; 0x300000
    1e14:	235b200a 	cmpcs	fp, #10
    1e18:	501d2623 	andspl	r2, sp, r3, lsr #12
    1e1c:	09033f2b 	stmdbeq	r3, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp}
    1e20:	2077032e 	rsbscs	r0, r7, lr, lsr #6
    1e24:	22200903 	eorcs	r0, r0, #49152	; 0xc000
    1e28:	6903251b 	stmdbvs	r3, {r0, r1, r3, r4, r8, sl, sp}
    1e2c:	20120320 	andscs	r0, r2, r0, lsr #6
    1e30:	04020025 	streq	r0, [r2], #-37	; 0x25
    1e34:	06200601 	strteq	r0, [r0], -r1, lsl #12
    1e38:	034a1503 	movteq	r1, #42243	; 0xa503
    1e3c:	311d2e76 	tstcc	sp, r6, ror lr
    1e40:	1c351d26 	ldcne	13, cr1, [r5], #-152	; 0xffffff68
    1e44:	314a0a03 	cmpcc	sl, r3, lsl #20
    1e48:	05022323 	streq	r2, [r2, #-803]	; 0x323
    1e4c:	00010100 	andeq	r0, r1, r0, lsl #2
    1e50:	00000205 	andeq	r0, r0, r5, lsl #4
    1e54:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    1e58:	0a030102 	beq	c2268 <__Stack_Size+0xc1e68>
    1e5c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1e60:	5b200a03 	blpl	804674 <__Stack_Size+0x804274>
    1e64:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1e68:	232b314d 	teqcs	fp, #1073741843	; 0x40000013
    1e6c:	31231d23 	teqcc	r3, r3, lsr #26
    1e70:	03206e03 	teqeq	r0, #3, 28	; 0x30
    1e74:	1d312012 	ldcne	0, cr2, [r1, #-72]!	; 0xffffffb8
    1e78:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    1e7c:	3c060104 	stfccs	f0, [r6], {4}
    1e80:	1d315206 	lfmne	f5, 4, [r1, #-24]!	; 0xffffffe8
    1e84:	403f3123 	eorsmi	r3, pc, r3, lsr #2
    1e88:	2079033f 	rsbscs	r0, r9, pc, lsr r3
    1e8c:	234e3127 	movtcs	r3, #57639	; 0xe127
    1e90:	00040223 	andeq	r0, r4, r3, lsr #4
    1e94:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1e98:	00000002 	andeq	r0, r0, r2
    1e9c:	03a40300 			; <UNDEFINED> instruction: 0x03a40300
    1ea0:	010a0301 	tsteq	sl, r1, lsl #6
    1ea4:	03207603 	teqeq	r0, #3145728	; 0x300000
    1ea8:	235b200a 	cmpcs	fp, #10
    1eac:	501d2623 	andspl	r2, sp, r3, lsr #12
    1eb0:	1d23232b 	stcne	3, cr2, [r3, #-172]!	; 0xffffff54
    1eb4:	6e033123 	adfvssp	f3, f3, f3
    1eb8:	20120320 	andscs	r0, r2, r0, lsr #6
    1ebc:	22231d31 	eorcs	r1, r3, #3136	; 0xc40
    1ec0:	01040200 	mrseq	r0, R12_usr
    1ec4:	52063c06 	andpl	r3, r6, #1536	; 0x600
    1ec8:	200a0331 	andcs	r0, sl, r1, lsr r3
    1ecc:	232e7303 	teqcs	lr, #201326592	; 0xc000000
    1ed0:	03233531 	teqeq	r3, #205520896	; 0xc400000
    1ed4:	0a032076 	beq	ca0b4 <__Stack_Size+0xc9cb4>
    1ed8:	2e790320 	cdpcs	3, 7, cr0, cr9, cr0, {1}
    1edc:	03200a03 	teqeq	r0, #12288	; 0x3000
    1ee0:	0a032076 	beq	ca0c0 <__Stack_Size+0xc9cc0>
    1ee4:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    1ee8:	24200a03 	strtcs	r0, [r0], #-2563	; 0xa03
    1eec:	04022323 	streq	r2, [r2], #-803	; 0x323
    1ef0:	00010100 	andeq	r0, r1, r0, lsl #2
    1ef4:	00000205 	andeq	r0, r0, r5, lsl #4
    1ef8:	80030000 	andhi	r0, r3, r0
    1efc:	0a030104 	beq	c2314 <__Stack_Size+0xc1f14>
    1f00:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1f04:	5b200a03 	blpl	804718 <__Stack_Size+0x804318>
    1f08:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1f0c:	23312b50 	teqcs	r1, #80, 22	; 0x14000
    1f10:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    1f14:	1203206e 	andne	r2, r3, #110	; 0x6e
    1f18:	74033120 	strvc	r3, [r3], #-288	; 0x120
    1f1c:	200c0320 	andcs	r0, ip, r0, lsr #6
    1f20:	00251b30 	eoreq	r1, r5, r0, lsr fp
    1f24:	06010402 	streq	r0, [r1], -r2, lsl #8
    1f28:	1d52062e 	ldclne	6, cr0, [r2, #-184]	; 0xffffff48
    1f2c:	23234031 	teqcs	r3, #49	; 0x31
    1f30:	01000402 	tsteq	r0, r2, lsl #8
    1f34:	02050001 	andeq	r0, r5, #1
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	0105d103 	tsteq	r5, r3, lsl #2
    1f40:	08010d03 	stmdaeq	r1, {r0, r1, r8, sl, fp}
    1f44:	00010100 	andeq	r0, r1, r0, lsl #2
    1f48:	00000205 	andeq	r0, r0, r5, lsl #4
    1f4c:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    1f50:	3d140105 	ldfccs	f0, [r4, #-20]	; 0xffffffec
    1f54:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    1f58:	01010002 	tsteq	r1, r2
    1f5c:	00020500 	andeq	r0, r2, r0, lsl #10
    1f60:	03000000 	movweq	r0, #0
    1f64:	14010680 	strne	r0, [r1], #-1664	; 0x680
    1f68:	2121212f 	teqcs	r1, pc, lsr #2
    1f6c:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    1f70:	01010002 	tsteq	r1, r2
    1f74:	00020500 	andeq	r0, r2, r0, lsl #10
    1f78:	03000000 	movweq	r0, #0
    1f7c:	14010695 	strne	r0, [r1], #-1685	; 0x695
    1f80:	21211e22 	teqcs	r1, r2, lsr #28
    1f84:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1f88:	00010100 	andeq	r0, r1, r0, lsl #2
    1f8c:	00000205 	andeq	r0, r0, r5, lsl #4
    1f90:	a7030000 	strge	r0, [r3, -r0]
    1f94:	2f140106 	svccs	0x00140106
    1f98:	21212121 	teqcs	r1, r1, lsr #2
    1f9c:	00020221 	andeq	r0, r2, r1, lsr #4
    1fa0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fa4:	00174002 	andseq	r4, r7, r2
    1fa8:	06bc0308 	ldrteq	r0, [ip], r8, lsl #6
    1fac:	231d1a01 	tstcs	sp, #4096	; 0x1000
    1fb0:	0006024f 	andeq	r0, r6, pc, asr #4
    1fb4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fb8:	00000002 	andeq	r0, r0, r2
    1fbc:	06d70300 	ldrbeq	r0, [r7], r0, lsl #6
    1fc0:	232b1a01 	teqcs	fp, #4096	; 0x1000
    1fc4:	0005026b 	andeq	r0, r5, fp, ror #4
    1fc8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fcc:	00175802 	andseq	r5, r7, r2, lsl #16
    1fd0:	06fd0308 	ldrbteq	r0, [sp], r8, lsl #6
    1fd4:	010a0301 	tsteq	sl, r1, lsl #6
    1fd8:	0233232b 	eorseq	r2, r3, #-1409286144	; 0xac000000
    1fdc:	01010004 	tsteq	r1, r4
    1fe0:	00020500 	andeq	r0, r2, r0, lsl #10
    1fe4:	03000000 	movweq	r0, #0
    1fe8:	190107a0 	stmdbne	r1, {r5, r7, r8, r9, sl}
    1fec:	01000202 	tsteq	r0, r2, lsl #4
    1ff0:	02050001 	andeq	r0, r5, #1
    1ff4:	00000000 	andeq	r0, r0, r0
    1ff8:	0107bf03 	tsteq	r7, r3, lsl #30
    1ffc:	00040219 	andeq	r0, r4, r9, lsl r2
    2000:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2004:	00000002 	andeq	r0, r0, r2
    2008:	07dc0300 	ldrbeq	r0, [ip, r0, lsl #6]
    200c:	010a0301 	tsteq	sl, r1, lsl #6
    2010:	0233232b 	eorseq	r2, r3, #-1409286144	; 0xac000000
    2014:	01010004 	tsteq	r1, r4
    2018:	00020500 	andeq	r0, r2, r0, lsl #10
    201c:	03000000 	movweq	r0, #0
    2020:	170107f8 			; <UNDEFINED> instruction: 0x170107f8
    2024:	01000702 	tsteq	r0, r2, lsl #14
    2028:	02050001 	andeq	r0, r5, #1
    202c:	00000000 	andeq	r0, r0, r0
    2030:	01088e03 	tsteq	r8, r3, lsl #28
    2034:	01029203 	tsteq	r2, r3, lsl #4
    2038:	03234d23 	teqeq	r3, #2240	; 0x8c0
    203c:	02207dee 	eoreq	r7, r0, #15232	; 0x3b80
    2040:	01010006 	tsteq	r1, r6
    2044:	00020500 	andeq	r0, r2, r0, lsl #10
    2048:	03000000 	movweq	r0, #0
    204c:	200108ae 	andcs	r0, r1, lr, lsr #17
    2050:	20780328 	rsbscs	r0, r8, r8, lsr #6
    2054:	2c2e0a03 	stccs	10, cr0, [lr], #-12
    2058:	e4034022 	str	r4, [r3], #-34	; 0x22
    205c:	4d232e01 	stcmi	14, cr2, [r3, #-4]!
    2060:	7e9a0323 	cdpvc	3, 9, cr0, cr10, cr3, {1}
    2064:	00060220 	andeq	r0, r6, r0, lsr #4
    2068:	05000101 	streq	r0, [r0, #-257]	; 0x101
    206c:	00000002 	andeq	r0, r0, r2
    2070:	09b20300 	ldmibeq	r2!, {r8, r9}
    2074:	20090301 	andcs	r0, r9, r1, lsl #6
    2078:	02233f3f 	eoreq	r3, r3, #63, 30	; 0xfc
    207c:	01010002 	tsteq	r1, r2
    2080:	00020500 	andeq	r0, r2, r0, lsl #10
    2084:	03000000 	movweq	r0, #0
    2088:	200108dc 	ldrdcs	r0, [r1], -ip
    208c:	31200a03 	teqcc	r0, r3, lsl #20
    2090:	02314b28 	eorseq	r4, r1, #40, 22	; 0xa000
    2094:	01010002 	tsteq	r1, r2
    2098:	00020500 	andeq	r0, r2, r0, lsl #10
    209c:	03000000 	movweq	r0, #0
    20a0:	2001098e 	andcs	r0, r1, lr, lsl #19
    20a4:	06023128 	streq	r3, [r2], -r8, lsr #2
    20a8:	00010100 	andeq	r0, r1, r0, lsl #2
    20ac:	176a0205 	strbne	r0, [sl, -r5, lsl #4]!
    20b0:	d6030800 	strle	r0, [r3], -r0, lsl #16
    20b4:	23180109 	tstcs	r8, #1073741826	; 0x40000002
    20b8:	01000202 	tsteq	r0, r2, lsl #4
    20bc:	02050001 	andeq	r0, r5, #1
    20c0:	00000000 	andeq	r0, r0, r0
    20c4:	0109f203 	tsteq	r9, r3, lsl #4
    20c8:	234d2319 	movtcs	r2, #54041	; 0xd319
    20cc:	01000202 	tsteq	r0, r2, lsl #4
    20d0:	02050001 	andeq	r0, r5, #1
    20d4:	00000000 	andeq	r0, r0, r0
    20d8:	010a9803 	tsteq	sl, r3, lsl #16
    20dc:	234d231a 	movtcs	r2, #54042	; 0xd31a
    20e0:	01000202 	tsteq	r0, r2, lsl #4
    20e4:	02050001 	andeq	r0, r5, #1
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	010ac603 	tsteq	sl, r3, lsl #12
    20f0:	23200c03 	teqcs	r0, #768	; 0x300
    20f4:	79032723 	stmdbvc	r3, {r0, r1, r5, r8, r9, sl, sp}
    20f8:	0332272e 	teqeq	r2, #12058624	; 0xb80000
    20fc:	2a322e78 	bcs	c8dae4 <__Stack_Size+0xc8d6e4>
    2100:	32251c24 	eorcc	r1, r5, #36, 24	; 0x2400
    2104:	242e7803 	strtcs	r7, [lr], #-2051	; 0x803
    2108:	23232332 	teqcs	r3, #-939524096	; 0xc8000000
    210c:	01000202 	tsteq	r0, r2, lsl #4
    2110:	02050001 	andeq	r0, r5, #1
    2114:	00000000 	andeq	r0, r0, r0
    2118:	010aff03 	tsteq	sl, r3, lsl #30
    211c:	234d2319 	movtcs	r2, #54041	; 0xd319
    2120:	01000202 	tsteq	r0, r2, lsl #4
    2124:	02050001 	andeq	r0, r5, #1
    2128:	00000000 	andeq	r0, r0, r0
    212c:	010ba103 	tsteq	fp, r3, lsl #2
    2130:	3f4d2319 	svccc	0x004d2319
    2134:	01000202 	tsteq	r0, r2, lsl #4
    2138:	02050001 	andeq	r0, r5, #1
    213c:	00000000 	andeq	r0, r0, r0
    2140:	010bc303 	tsteq	fp, r3, lsl #6
    2144:	234d2319 	movtcs	r2, #54041	; 0xd319
    2148:	01000202 	tsteq	r0, r2, lsl #4
    214c:	02050001 	andeq	r0, r5, #1
    2150:	00000000 	andeq	r0, r0, r0
    2154:	010be503 	tsteq	fp, r3, lsl #10
    2158:	3f4d2318 	svccc	0x004d2318
    215c:	01000202 	tsteq	r0, r2, lsl #4
    2160:	02050001 	andeq	r0, r5, #1
    2164:	00000000 	andeq	r0, r0, r0
    2168:	010c8203 	tsteq	ip, r3, lsl #4
    216c:	4f231d1a 	svcmi	0x00231d1a
    2170:	01000602 	tsteq	r0, r2, lsl #12
    2174:	02050001 	andeq	r0, r5, #1
    2178:	00000000 	andeq	r0, r0, r0
    217c:	010c9d03 	tsteq	ip, r3, lsl #26
    2180:	4f231d1a 	svcmi	0x00231d1a
    2184:	01000602 	tsteq	r0, r2, lsl #12
    2188:	02050001 	andeq	r0, r5, #1
    218c:	00000000 	andeq	r0, r0, r0
    2190:	010cb903 	tsteq	ip, r3, lsl #18
    2194:	4f231d1a 	svcmi	0x00231d1a
    2198:	01000602 	tsteq	r0, r2, lsl #12
    219c:	02050001 	andeq	r0, r5, #1
    21a0:	00000000 	andeq	r0, r0, r0
    21a4:	010cd503 	tsteq	ip, r3, lsl #10
    21a8:	4f231d1a 	svcmi	0x00231d1a
    21ac:	01000602 	tsteq	r0, r2, lsl #12
    21b0:	02050001 	andeq	r0, r5, #1
    21b4:	00000000 	andeq	r0, r0, r0
    21b8:	010cf403 	tsteq	ip, r3, lsl #8
    21bc:	234d2319 	movtcs	r2, #54041	; 0xd319
    21c0:	01000202 	tsteq	r0, r2, lsl #4
    21c4:	02050001 	andeq	r0, r5, #1
    21c8:	00000000 	andeq	r0, r0, r0
    21cc:	010d9503 	tsteq	sp, r3, lsl #10
    21d0:	3f4d2319 	svccc	0x004d2319
    21d4:	01000202 	tsteq	r0, r2, lsl #4
    21d8:	02050001 	andeq	r0, r5, #1
    21dc:	00000000 	andeq	r0, r0, r0
    21e0:	010db603 	tsteq	sp, r3, lsl #12
    21e4:	234d2319 	movtcs	r2, #54041	; 0xd319
    21e8:	01000202 	tsteq	r0, r2, lsl #4
    21ec:	02050001 	andeq	r0, r5, #1
    21f0:	00000000 	andeq	r0, r0, r0
    21f4:	010dd703 	tsteq	sp, r3, lsl #14
    21f8:	3f4d2319 	svccc	0x004d2319
    21fc:	01000202 	tsteq	r0, r2, lsl #4
    2200:	02050001 	andeq	r0, r5, #1
    2204:	00000000 	andeq	r0, r0, r0
    2208:	010df703 	tsteq	sp, r3, lsl #14
    220c:	234d231a 	movtcs	r2, #54042	; 0xd31a
    2210:	01000202 	tsteq	r0, r2, lsl #4
    2214:	02050001 	andeq	r0, r5, #1
    2218:	00000000 	andeq	r0, r0, r0
    221c:	010e9803 	tsteq	lr, r3, lsl #16
    2220:	3f4d231a 	svccc	0x004d231a
    2224:	01000202 	tsteq	r0, r2, lsl #4
    2228:	02050001 	andeq	r0, r5, #1
    222c:	00000000 	andeq	r0, r0, r0
    2230:	010eb903 	tsteq	lr, r3, lsl #18
    2234:	234d231a 	movtcs	r2, #54042	; 0xd31a
    2238:	01000202 	tsteq	r0, r2, lsl #4
    223c:	02050001 	andeq	r0, r5, #1
    2240:	00000000 	andeq	r0, r0, r0
    2244:	010eda03 	tsteq	lr, r3, lsl #20
    2248:	3f4d231a 	svccc	0x004d231a
    224c:	01000202 	tsteq	r0, r2, lsl #4
    2250:	02050001 	andeq	r0, r5, #1
    2254:	00000000 	andeq	r0, r0, r0
    2258:	010efb03 	tsteq	lr, r3, lsl #22
    225c:	234d2319 	movtcs	r2, #54041	; 0xd319
    2260:	01000202 	tsteq	r0, r2, lsl #4
    2264:	02050001 	andeq	r0, r5, #1
    2268:	00000000 	andeq	r0, r0, r0
    226c:	010f9b03 	tsteq	pc, r3, lsl #22
    2270:	3f312319 	svccc	0x00312319
    2274:	01000202 	tsteq	r0, r2, lsl #4
    2278:	02050001 	andeq	r0, r5, #1
    227c:	00000000 	andeq	r0, r0, r0
    2280:	010fbb03 	tsteq	pc, r3, lsl #22
    2284:	234d2319 	movtcs	r2, #54041	; 0xd319
    2288:	01000202 	tsteq	r0, r2, lsl #4
    228c:	02050001 	andeq	r0, r5, #1
    2290:	00000000 	andeq	r0, r0, r0
    2294:	010fdb03 	tsteq	pc, r3, lsl #22
    2298:	3f312319 	svccc	0x00312319
    229c:	01000202 	tsteq	r0, r2, lsl #4
    22a0:	02050001 	andeq	r0, r5, #1
    22a4:	00000000 	andeq	r0, r0, r0
    22a8:	010ffb03 	tsteq	pc, r3, lsl #22
    22ac:	234b2319 	movtcs	r2, #45849	; 0xb319
    22b0:	01000202 	tsteq	r0, r2, lsl #4
    22b4:	02050001 	andeq	r0, r5, #1
    22b8:	00000000 	andeq	r0, r0, r0
    22bc:	01109803 	tsteq	r0, r3, lsl #16
    22c0:	234b2319 	movtcs	r2, #45849	; 0xb319
    22c4:	01000202 	tsteq	r0, r2, lsl #4
    22c8:	02050001 	andeq	r0, r5, #1
    22cc:	00000000 	andeq	r0, r0, r0
    22d0:	0110b603 	tsteq	r0, r3, lsl #12
    22d4:	3f4b2319 	svccc	0x004b2319
    22d8:	01000202 	tsteq	r0, r2, lsl #4
    22dc:	02050001 	andeq	r0, r5, #1
    22e0:	00000000 	andeq	r0, r0, r0
    22e4:	0110d303 	tsteq	r0, r3, lsl #6
    22e8:	3f4b2319 	svccc	0x004b2319
    22ec:	01000202 	tsteq	r0, r2, lsl #4
    22f0:	02050001 	andeq	r0, r5, #1
    22f4:	00000000 	andeq	r0, r0, r0
    22f8:	0110f103 	tsteq	r0, r3, lsl #2
    22fc:	3f4b2319 	svccc	0x004b2319
    2300:	01000202 	tsteq	r0, r2, lsl #4
    2304:	02050001 	andeq	r0, r5, #1
    2308:	00000000 	andeq	r0, r0, r0
    230c:	01118e03 	tsteq	r1, r3, lsl #28
    2310:	3f4b2319 	svccc	0x004b2319
    2314:	01000202 	tsteq	r0, r2, lsl #4
    2318:	02050001 	andeq	r0, r5, #1
    231c:	00000000 	andeq	r0, r0, r0
    2320:	0111ac03 	tsteq	r1, r3, lsl #24
    2324:	3f4b2319 	svccc	0x004b2319
    2328:	01000202 	tsteq	r0, r2, lsl #4
    232c:	02050001 	andeq	r0, r5, #1
    2330:	00000000 	andeq	r0, r0, r0
    2334:	0111ce03 	tsteq	r1, r3, lsl #28
    2338:	20790319 	rsbscs	r0, r9, r9, lsl r3
    233c:	06026927 	streq	r6, [r2], -r7, lsr #18
    2340:	00010100 	andeq	r0, r1, r0, lsl #2
    2344:	00000205 	andeq	r0, r0, r5, lsl #4
    2348:	ea030000 	b	c2350 <__Stack_Size+0xc1f50>
    234c:	03190111 	tsteq	r9, #1073741828	; 0x40000004
    2350:	69272079 	stmdbvs	r7!, {r0, r3, r4, r5, r6, sp}
    2354:	01000602 	tsteq	r0, r2, lsl #12
    2358:	02050001 	andeq	r0, r5, #1
    235c:	00000000 	andeq	r0, r0, r0
    2360:	01129203 	tsteq	r2, r3, lsl #4
    2364:	20790319 	rsbscs	r0, r9, r9, lsl r3
    2368:	694d6827 	stmdbvs	sp, {r0, r1, r2, r5, fp, sp, lr}^
    236c:	311d6934 	tstcc	sp, r4, lsr r9
    2370:	01000502 	tsteq	r0, r2, lsl #10
    2374:	02050001 	andeq	r0, r5, #1
    2378:	00000000 	andeq	r0, r0, r0
    237c:	0112b803 	tsteq	r2, r3, lsl #16
    2380:	4f231d1a 	svcmi	0x00231d1a
    2384:	01000602 	tsteq	r0, r2, lsl #12
    2388:	02050001 	andeq	r0, r5, #1
    238c:	00000000 	andeq	r0, r0, r0
    2390:	0112d503 	tsteq	r2, r3, lsl #10
    2394:	4f231d1a 	svcmi	0x00231d1a
    2398:	01000602 	tsteq	r0, r2, lsl #12
    239c:	02050001 	andeq	r0, r5, #1
    23a0:	00000000 	andeq	r0, r0, r0
    23a4:	0112f003 	tsteq	r2, r3
    23a8:	4f231d1a 	svcmi	0x00231d1a
    23ac:	01000602 	tsteq	r0, r2, lsl #12
    23b0:	02050001 	andeq	r0, r5, #1
    23b4:	00000000 	andeq	r0, r0, r0
    23b8:	01138d03 	tsteq	r3, r3, lsl #26
    23bc:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    23c0:	00010100 	andeq	r0, r1, r0, lsl #2
    23c4:	00000205 	andeq	r0, r0, r5, lsl #4
    23c8:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    23cc:	69190113 	ldmdbvs	r9, {r0, r1, r4, r8}
    23d0:	01000502 	tsteq	r0, r2, lsl #10
    23d4:	02050001 	andeq	r0, r5, #1
    23d8:	00000000 	andeq	r0, r0, r0
    23dc:	0113ca03 	tsteq	r3, r3, lsl #20
    23e0:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    23e4:	00010100 	andeq	r0, r1, r0, lsl #2
    23e8:	00000205 	andeq	r0, r0, r5, lsl #4
    23ec:	e4030000 	str	r0, [r3], #-0
    23f0:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    23f4:	01000502 	tsteq	r0, r2, lsl #10
    23f8:	02050001 	andeq	r0, r5, #1
    23fc:	00000000 	andeq	r0, r0, r0
    2400:	0113f903 	tsteq	r3, r3, lsl #18
    2404:	00020217 	andeq	r0, r2, r7, lsl r2
    2408:	05000101 	streq	r0, [r0, #-257]	; 0x101
    240c:	00000002 	andeq	r0, r0, r2
    2410:	148a0300 	strne	r0, [sl], #768	; 0x300
    2414:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2418:	00010100 	andeq	r0, r1, r0, lsl #2
    241c:	00000205 	andeq	r0, r0, r5, lsl #4
    2420:	9c030000 	stcls	0, cr0, [r3], {-0}
    2424:	02170114 	andseq	r0, r7, #20, 2
    2428:	01010002 	tsteq	r1, r2
    242c:	00020500 	andeq	r0, r2, r0, lsl #10
    2430:	03000000 	movweq	r0, #0
    2434:	170114ae 	strne	r1, [r1, -lr, lsr #9]
    2438:	01000202 	tsteq	r0, r2, lsl #4
    243c:	02050001 	andeq	r0, r5, #1
    2440:	00000000 	andeq	r0, r0, r0
    2444:	0114c003 	tsteq	r4, r3
    2448:	00020217 	andeq	r0, r2, r7, lsl r2
    244c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2450:	00000002 	andeq	r0, r0, r2
    2454:	14d20300 	ldrbne	r0, [r2], #768	; 0x300
    2458:	03021701 	movweq	r1, #9985	; 0x2701
    245c:	00010100 	andeq	r0, r1, r0, lsl #2
    2460:	00000205 	andeq	r0, r0, r5, lsl #4
    2464:	ea030000 	b	c246c <__Stack_Size+0xc206c>
    2468:	69180114 	ldmdbvs	r8, {r2, r4, r8}
    246c:	01000502 	tsteq	r0, r2, lsl #10
    2470:	02050001 	andeq	r0, r5, #1
    2474:	00000000 	andeq	r0, r0, r0
    2478:	01158603 	tsteq	r5, r3, lsl #12
    247c:	07026918 	smladeq	r2, r8, r9, r6
    2480:	00010100 	andeq	r0, r1, r0, lsl #2
    2484:	00000205 	andeq	r0, r0, r5, lsl #4
    2488:	8a030000 	bhi	c2490 <__Stack_Size+0xc2090>
    248c:	28200105 	stmdacs	r0!, {r0, r2, r8}
    2490:	03200a03 	teqeq	r0, #12288	; 0x3000
    2494:	13032076 	movwne	r2, #12406	; 0x3076
    2498:	2e730320 	cdpcs	3, 7, cr0, cr3, cr0, {1}
    249c:	206e0340 	rsbcs	r0, lr, r0, asr #6
    24a0:	4d201803 	stcmi	8, cr1, [r0, #-12]!
    24a4:	694d323f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r9, ip, sp}^
    24a8:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
    24ac:	32332e6f 	eorscc	r2, r3, #1776	; 0x6f0
    24b0:	2c30694d 	ldccs	9, cr6, [r0], #-308	; 0xfffffecc
    24b4:	01000202 	tsteq	r0, r2, lsl #4
    24b8:	02050001 	andeq	r0, r5, #1
    24bc:	00000000 	andeq	r0, r0, r0
    24c0:	0115a203 	tsteq	r5, r3, lsl #4
    24c4:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    24c8:	00010100 	andeq	r0, r1, r0, lsl #2
    24cc:	00000205 	andeq	r0, r0, r5, lsl #4
    24d0:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    24d4:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    24d8:	01000702 	tsteq	r0, r2, lsl #14
    24dc:	02050001 	andeq	r0, r5, #1
    24e0:	00000000 	andeq	r0, r0, r0
    24e4:	0104c903 	tsteq	r4, r3, lsl #18
    24e8:	20090320 	andcs	r0, r9, r0, lsr #6
    24ec:	03207703 	teqeq	r0, #786432	; 0xc0000
    24f0:	33234a09 	teqcc	r3, #36864	; 0x9000
    24f4:	032e2003 	teqeq	lr, #3
    24f8:	31302e60 	teqcc	r0, r0, ror #28
    24fc:	2e160333 	mrccs	3, 0, r0, cr6, cr3, {1}
    2500:	302e6a03 	eorcc	r6, lr, r3, lsl #20
    2504:	3c13ea03 	ldccc	10, cr14, [r3], {3}
    2508:	206c9603 	rsbcs	r9, ip, r3, lsl #12
    250c:	2013ea03 	andscs	lr, r3, r3, lsl #20
    2510:	211f215a 	tstcs	pc, sl, asr r1	; <UNPREDICTABLE>
    2514:	464b3224 	strbmi	r3, [fp], -r4, lsr #4
    2518:	8f033124 	svchi	0x00033124
    251c:	f203206c 	vhadd.s8	q1, <illegal reg q1.5>, q14
    2520:	9a032013 	bls	ca574 <__Stack_Size+0xca174>
    2524:	7403206c 	strvc	r2, [r3], #-108	; 0x6c
    2528:	1491032e 	ldrne	r0, [r1], #814	; 0x32e
    252c:	24215a2e 	strtcs	r5, [r1], #-2606	; 0xa2e
    2530:	2f402438 	svccs	0x00402438
    2534:	241c322a 	ldrcs	r3, [ip], #-554	; 0x22a
    2538:	6bea0331 	blvs	ffa83204 <SCS_BASE+0x1fa75204>
    253c:	95032220 	strls	r2, [r3, #-544]	; 0x220
    2540:	e9032e14 	stmdb	r3, {r2, r4, r9, sl, fp, sp}
    2544:	0202206b 	andeq	r2, r2, #107	; 0x6b
    2548:	00010100 	andeq	r0, r1, r0, lsl #2
    254c:	00000205 	andeq	r0, r0, r5, lsl #4
    2550:	d8030000 	stmdale	r3, {}	; <UNPREDICTABLE>
    2554:	3f180115 	svccc	0x00180115
    2558:	01000502 	tsteq	r0, r2, lsl #10
    255c:	02050001 	andeq	r0, r5, #1
    2560:	00000000 	andeq	r0, r0, r0
    2564:	0115ec03 	tsteq	r5, r3, lsl #24
    2568:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    256c:	00010100 	andeq	r0, r1, r0, lsl #2
    2570:	00000205 	andeq	r0, r0, r5, lsl #4
    2574:	fd030000 	stc2	0, cr0, [r3, #-0]
    2578:	21170115 	tstcs	r7, r5, lsl r1
    257c:	01000202 	tsteq	r0, r2, lsl #4
    2580:	02050001 	andeq	r0, r5, #1
    2584:	00000000 	andeq	r0, r0, r0
    2588:	01168e03 	tsteq	r6, r3, lsl #28
    258c:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    2590:	00010100 	andeq	r0, r1, r0, lsl #2
    2594:	00000205 	andeq	r0, r0, r5, lsl #4
    2598:	9f030000 	svcls	0x00030000
    259c:	2f170116 	svccs	0x00170116
    25a0:	01000202 	tsteq	r0, r2, lsl #4
    25a4:	02050001 	andeq	r0, r5, #1
    25a8:	00000000 	andeq	r0, r0, r0
    25ac:	0116af03 	tsteq	r6, r3, lsl #30
    25b0:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    25b4:	00010100 	andeq	r0, r1, r0, lsl #2
    25b8:	00000205 	andeq	r0, r0, r5, lsl #4
    25bc:	bf030000 	svclt	0x00030000
    25c0:	21170116 	tstcs	r7, r6, lsl r1
    25c4:	01000202 	tsteq	r0, r2, lsl #4
    25c8:	02050001 	andeq	r0, r5, #1
    25cc:	00000000 	andeq	r0, r0, r0
    25d0:	0116dd03 	tsteq	r6, r3, lsl #26
    25d4:	2e09031a 	mcrcs	3, 0, r0, cr9, cr10, {0}
    25d8:	01000402 	tsteq	r0, r2, lsl #8
    25dc:	02050001 	andeq	r0, r5, #1
    25e0:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    25e4:	01178603 	tsteq	r7, r3, lsl #12
    25e8:	00040218 	andeq	r0, r4, r8, lsl r2
    25ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    25f0:	00000002 	andeq	r0, r0, r2
    25f4:	17a20300 	strne	r0, [r2, r0, lsl #6]!
    25f8:	01090301 	tsteq	r9, r1, lsl #6
    25fc:	222c2222 	eorcs	r2, ip, #536870914	; 0x20000002
    2600:	01040200 	mrseq	r0, R12_usr
    2604:	02002006 	andeq	r2, r0, #6
    2608:	22060104 	andcs	r0, r6, #4, 2
    260c:	00010243 	andeq	r0, r1, r3, asr #4
    2610:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2614:	00177802 	andseq	r7, r7, r2, lsl #16
    2618:	17cd0308 	strbne	r0, [sp, r8, lsl #6]
    261c:	04021801 	streq	r1, [r2], #-2049	; 0x801
    2620:	de010100 	adfles	f0, f1, f0
    2624:	02000000 	andeq	r0, r0, #0
    2628:	00006100 	andeq	r6, r0, r0, lsl #2
    262c:	fb010200 	blx	42e36 <__Stack_Size+0x42a36>
    2630:	01000d0e 	tsteq	r0, lr, lsl #26
    2634:	00010101 	andeq	r0, r1, r1, lsl #2
    2638:	00010000 	andeq	r0, r1, r0
    263c:	696c0100 	stmdbvs	ip!, {r8}^
    2640:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2644:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2648:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    264c:	73000063 	movwvc	r0, #99	; 0x63
    2650:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2654:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2658:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    265c:	6b636974 	blvs	18dcc34 <__Stack_Size+0x18dc834>
    2660:	0100632e 	tsteq	r0, lr, lsr #6
    2664:	74730000 	ldrbtvc	r0, [r3], #-0
    2668:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    266c:	5f783031 	svcpl	0x00783031
    2670:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2674:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2678:	74730000 	ldrbtvc	r0, [r3], #-0
    267c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2680:	5f783031 	svcpl	0x00783031
    2684:	2e70616d 	rpwcssz	f6, f0, #5.0
    2688:	00020068 	andeq	r0, r2, r8, rrx
    268c:	05000000 	streq	r0, [r0, #-0]
    2690:	00000002 	andeq	r0, r0, r2
    2694:	012b0300 	teqeq	fp, r0, lsl #6
    2698:	024e2224 	subeq	r2, lr, #36, 4	; 0x40000002
    269c:	01010006 	tsteq	r1, r6
    26a0:	80020500 	andhi	r0, r2, r0, lsl #10
    26a4:	03080017 	movweq	r0, #32791	; 0x8017
    26a8:	160100c2 	strne	r0, [r1], -r2, asr #1
    26ac:	01000602 	tsteq	r0, r2, lsl #12
    26b0:	02050001 	andeq	r0, r5, #1
    26b4:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
    26b8:	0100d503 	tsteq	r0, r3, lsl #10
    26bc:	304c3e16 	subcc	r3, ip, r6, lsl lr
    26c0:	0006025c 	andeq	r0, r6, ip, asr r2
    26c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26c8:	0017b402 	andseq	fp, r7, r2, lsl #8
    26cc:	00f00308 	rscseq	r0, r0, r8, lsl #6
    26d0:	221e2601 	andscs	r2, lr, #1048576	; 0x100000
    26d4:	00060240 	andeq	r0, r6, r0, asr #4
    26d8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26dc:	00000002 	andeq	r0, r0, r2
    26e0:	01860300 	orreq	r0, r6, r0, lsl #6
    26e4:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    26e8:	01010004 	tsteq	r1, r4
    26ec:	00020500 	andeq	r0, r2, r0, lsl #10
    26f0:	03000000 	movweq	r0, #0
    26f4:	03010196 	movweq	r0, #4502	; 0x1196
    26f8:	323e010a 	eorscc	r0, lr, #-2147483646	; 0x80000002
    26fc:	2e090323 	cdpcs	3, 0, cr0, cr9, cr3, {1}
    2700:	01000602 	tsteq	r0, r2, lsl #12
    2704:	00031401 	andeq	r1, r3, r1, lsl #8
    2708:	87000200 	strhi	r0, [r0, -r0, lsl #4]
    270c:	02000000 	andeq	r0, r0, #0
    2710:	0d0efb01 	vstreq	d15, [lr, #-4]
    2714:	01010100 	mrseq	r0, (UNDEF: 17)
    2718:	00000001 	andeq	r0, r0, r1
    271c:	01000001 	tsteq	r0, r1
    2720:	2f62696c 	svccs	0x0062696c
    2724:	00637273 	rsbeq	r7, r3, r3, ror r2
    2728:	2f62696c 	svccs	0x0062696c
    272c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2730:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2734:	31663233 	cmncc	r6, r3, lsr r2
    2738:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1f10 <__Stack_Size+0x1b10>
    273c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    2740:	0100632e 	tsteq	r0, lr, lsr #6
    2744:	74730000 	ldrbtvc	r0, [r3], #-0
    2748:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    274c:	5f783031 	svcpl	0x00783031
    2750:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2754:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2758:	74730000 	ldrbtvc	r0, [r3], #-0
    275c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2760:	5f783031 	svcpl	0x00783031
    2764:	2e70616d 	rpwcssz	f6, f0, #5.0
    2768:	00020068 	andeq	r0, r2, r8, rrx
    276c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2770:	31663233 	cmncc	r6, r3, lsr r2
    2774:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1f4c <__Stack_Size+0x1b4c>
    2778:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    277c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2780:	74730000 	ldrbtvc	r0, [r3], #-0
    2784:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2788:	5f783031 	svcpl	0x00783031
    278c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2790:	00020068 	andeq	r0, r2, r8, rrx
    2794:	05000000 	streq	r0, [r0, #-0]
    2798:	0017cc02 	andseq	ip, r7, r2, lsl #24
    279c:	00da0308 	sbcseq	r0, sl, r8, lsl #6
    27a0:	3f082401 	svccc	0x00082401
    27a4:	03581b03 	cmpeq	r8, #3072	; 0xc00
    27a8:	595c2e66 	ldmdbpl	ip, {r1, r2, r5, r6, r9, sl, fp, sp}^
    27ac:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    27b0:	03425940 	movteq	r5, #10560	; 0x2940
    27b4:	07022e7a 	smlsdxeq	r2, sl, lr, r2
    27b8:	00010100 	andeq	r0, r1, r0, lsl #2
    27bc:	18600205 	stmdane	r0!, {r0, r2, r9}^
    27c0:	8c030800 	stchi	8, cr0, [r3], {-0}
    27c4:	15030101 	strne	r0, [r3, #-257]	; 0x101
    27c8:	7a03263c 	bvc	cc0c0 <__Stack_Size+0xcbcc0>
    27cc:	23322220 	teqcs	r2, #32, 4
    27d0:	78032823 	stmdavc	r3, {r0, r1, r5, fp, sp}
    27d4:	7a03282e 	bvc	cc894 <__Stack_Size+0xcc494>
    27d8:	7a03342e 	bvc	cf898 <__Stack_Size+0xcf498>
    27dc:	23323420 	teqcs	r2, #32, 8	; 0x20000000
    27e0:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    27e4:	2e4e0322 	cdpcs	3, 4, cr0, cr14, cr2, {1}
    27e8:	23203603 	teqcs	r0, #3145728	; 0x300000
    27ec:	241c4324 	ldrcs	r4, [ip], #-804	; 0x324
    27f0:	3d4d674e 	stclcc	7, cr6, [sp, #-312]	; 0xfffffec8
    27f4:	05022f77 	streq	r2, [r2, #-3959]	; 0xf77
    27f8:	00010100 	andeq	r0, r1, r0, lsl #2
    27fc:	18e80205 	stmiane	r8!, {r0, r2, r9}^
    2800:	e8030800 	stmda	r3, {fp}
    2804:	40140101 	andsmi	r0, r4, r1, lsl #2
    2808:	21212f1d 	teqcs	r1, sp, lsl pc
    280c:	00020221 	andeq	r0, r2, r1, lsr #4
    2810:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2814:	00000002 	andeq	r0, r0, r2
    2818:	01ff0300 	mvnseq	r0, r0, lsl #6
    281c:	01150301 	tsteq	r5, r1, lsl #6
    2820:	03206b03 	teqeq	r0, #3072	; 0xc00
    2824:	76032015 			; <UNDEFINED> instruction: 0x76032015
    2828:	200a0320 	andcs	r0, sl, r0, lsr #6
    282c:	033c7603 	teqeq	ip, #3145728	; 0x300000
    2830:	7803200a 	stmdavc	r3, {r1, r3, sp}
    2834:	0232352e 	eorseq	r3, r2, #192937984	; 0xb800000
    2838:	01010002 	tsteq	r1, r2
    283c:	00020500 	andeq	r0, r2, r0, lsl #10
    2840:	03000000 	movweq	r0, #0
    2844:	140102a3 	strne	r0, [r1], #-675	; 0x2a3
    2848:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    284c:	01010002 	tsteq	r1, r2
    2850:	fe020500 	cdp2	5, 0, cr0, cr2, cr0, {0}
    2854:	03080018 	movweq	r0, #32792	; 0x8018
    2858:	1a0102b7 	bne	4333c <__Stack_Size+0x42f3c>
    285c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2860:	01010006 	tsteq	r1, r6
    2864:	16020500 	strne	r0, [r2], -r0, lsl #10
    2868:	03080019 	movweq	r0, #32793	; 0x8019
    286c:	030102e2 	movweq	r0, #4834	; 0x12e2
    2870:	3e33200d 	cdpcc	0, 3, cr2, cr3, cr13, {0}
    2874:	3022301e 	eorcc	r3, r2, lr, lsl r0
    2878:	22223222 	eorcs	r3, r2, #536870914	; 0x20000002
    287c:	00050240 	andeq	r0, r5, r0, asr #4
    2880:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2884:	00000002 	andeq	r0, r0, r2
    2888:	039d0300 	orrseq	r0, sp, #0, 6
    288c:	010a0301 	tsteq	sl, r1, lsl #6
    2890:	0234242a 	eorseq	r2, r4, #704643072	; 0x2a000000
    2894:	01010004 	tsteq	r1, r4
    2898:	00020500 	andeq	r0, r2, r0, lsl #10
    289c:	03000000 	movweq	r0, #0
    28a0:	180103bc 	stmdane	r1, {r2, r3, r4, r5, r7, r8, r9}
    28a4:	00050268 	andeq	r0, r5, r8, ror #4
    28a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28ac:	00000002 	andeq	r0, r0, r2
    28b0:	03d50300 	bicseq	r0, r5, #0, 6
    28b4:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    28b8:	01010005 	tsteq	r1, r5
    28bc:	00020500 	andeq	r0, r2, r0, lsl #10
    28c0:	03000000 	movweq	r0, #0
    28c4:	1a0103ea 	bne	43874 <__Stack_Size+0x43474>
    28c8:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    28cc:	01010006 	tsteq	r1, r6
    28d0:	00020500 	andeq	r0, r2, r0, lsl #10
    28d4:	03000000 	movweq	r0, #0
    28d8:	1701048a 	strne	r0, [r1, -sl, lsl #9]
    28dc:	00050267 	andeq	r0, r5, r7, ror #4
    28e0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28e4:	00000002 	andeq	r0, r0, r2
    28e8:	049f0300 	ldreq	r0, [pc], #768	; 28f0 <__Stack_Size+0x24f0>
    28ec:	231d1a01 	tstcs	sp, #4096	; 0x1000
    28f0:	0006024f 	andeq	r0, r6, pc, asr #4
    28f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28f8:	00194802 	andseq	r4, r9, r2, lsl #16
    28fc:	04bb0308 	ldrteq	r0, [fp], #776	; 0x308
    2900:	04021801 	streq	r1, [r2], #-2049	; 0x801
    2904:	00010100 	andeq	r0, r1, r0, lsl #2
    2908:	19500205 	ldmdbne	r0, {r0, r2, r9}^
    290c:	ce030800 	cdpgt	8, 0, cr0, cr3, cr0, {0}
    2910:	21170104 	tstcs	r7, r4, lsl #2
    2914:	01000302 	tsteq	r0, r2, lsl #6
    2918:	02050001 	andeq	r0, r5, #1
    291c:	00000000 	andeq	r0, r0, r0
    2920:	0104e003 	tsteq	r4, r3
    2924:	00060217 	andeq	r0, r6, r7, lsl r2
    2928:	05000101 	streq	r0, [r0, #-257]	; 0x101
    292c:	00000002 	andeq	r0, r0, r2
    2930:	04f30300 	ldrbteq	r0, [r3], #768	; 0x300
    2934:	023e1701 	eorseq	r1, lr, #262144	; 0x40000
    2938:	01010006 	tsteq	r1, r6
    293c:	00020500 	andeq	r0, r2, r0, lsl #10
    2940:	03000000 	movweq	r0, #0
    2944:	17010589 	strne	r0, [r1, -r9, lsl #11]
    2948:	0005024c 	andeq	r0, r5, ip, asr #4
    294c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2950:	00000002 	andeq	r0, r0, r2
    2954:	059f0300 	ldreq	r0, [pc, #768]	; 2c5c <__Stack_Size+0x285c>
    2958:	231d1a01 	tstcs	sp, #4096	; 0x1000
    295c:	0006024f 	andeq	r0, r6, pc, asr #4
    2960:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2964:	00000002 	andeq	r0, r0, r2
    2968:	05bc0300 	ldreq	r0, [ip, #768]!	; 0x300
    296c:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2970:	0006024f 	andeq	r0, r6, pc, asr #4
    2974:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2978:	00000002 	andeq	r0, r0, r2
    297c:	05d90300 	ldrbeq	r0, [r9, #768]	; 0x300
    2980:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2984:	0006024f 	andeq	r0, r6, pc, asr #4
    2988:	05000101 	streq	r0, [r0, #-257]	; 0x101
    298c:	00000002 	andeq	r0, r0, r2
    2990:	05f80300 	ldrbeq	r0, [r8, #768]!	; 0x300
    2994:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    2998:	01010005 	tsteq	r1, r5
    299c:	00020500 	andeq	r0, r2, r0, lsl #10
    29a0:	03000000 	movweq	r0, #0
    29a4:	1a01068d 	bne	443e0 <__Stack_Size+0x43fe0>
    29a8:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    29ac:	01010006 	tsteq	r1, r6
    29b0:	58020500 	stmdapl	r2, {r8, sl}
    29b4:	03080019 	movweq	r0, #32793	; 0x8019
    29b8:	1a0106b5 	bne	44494 <__Stack_Size+0x44094>
    29bc:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    29c0:	01010004 	tsteq	r1, r4
    29c4:	64020500 	strvs	r0, [r2], #-1280	; 0x500
    29c8:	03080019 	movweq	r0, #32793	; 0x8019
    29cc:	180106e9 	stmdane	r1, {r0, r3, r5, r6, r7, r9, sl}
    29d0:	01000402 	tsteq	r0, r2, lsl #8
    29d4:	02050001 	andeq	r0, r5, #1
    29d8:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    29dc:	01078a03 	tsteq	r7, r3, lsl #20
    29e0:	03010f03 	movweq	r0, #7939	; 0x1f03
    29e4:	0a032071 	beq	cabb0 <__Stack_Size+0xca7b0>
    29e8:	1e303320 	cdpne	3, 3, cr3, cr0, cr0, {1}
    29ec:	22302230 	eorscs	r2, r0, #48, 4
    29f0:	00304232 	eorseq	r4, r0, r2, lsr r2
    29f4:	1d010402 	cfstrsne	mvf0, [r1, #-8]
    29f8:	01040200 	mrseq	r0, R12_usr
    29fc:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    2a00:	244e2201 	strbcs	r2, [lr], #-513	; 0x201
    2a04:	01000102 	tsteq	r0, r2, lsl #2
    2a08:	02050001 	andeq	r0, r5, #1
    2a0c:	00000000 	andeq	r0, r0, r0
    2a10:	0107da03 	tsteq	r7, r3, lsl #20
    2a14:	3d010a03 	vstrcc	s0, [r1, #-12]
    2a18:	01000402 	tsteq	r0, r2, lsl #8
    2a1c:	00009601 	andeq	r9, r0, r1, lsl #12
    2a20:	2f000200 	svccs	0x00000200
    2a24:	02000000 	andeq	r0, r0, #0
    2a28:	0d0efb01 	vstreq	d15, [lr, #-4]
    2a2c:	01010100 	mrseq	r0, (UNDEF: 17)
    2a30:	00000001 	andeq	r0, r0, r1
    2a34:	01000001 	tsteq	r0, r1
    2a38:	2f62696c 	svccs	0x0062696c
    2a3c:	00637273 	rsbeq	r7, r3, r3, ror r2
    2a40:	726f6300 	rsbvc	r6, pc, #0, 6
    2a44:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    2a48:	616d5f33 	cmnvs	sp, r3, lsr pc
    2a4c:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    2a50:	00010073 	andeq	r0, r1, r3, ror r0
    2a54:	05000000 	streq	r0, [r0, #-0]
    2a58:	00013402 	andeq	r3, r1, r2, lsl #8
    2a5c:	01340308 	teqeq	r4, r8, lsl #6
    2a60:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a64:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a68:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a6c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a70:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a74:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a78:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a7c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a80:	0a032f2f 	beq	ce744 <__Stack_Size+0xce344>
    2a84:	0b032f20 	bleq	ce70c <__Stack_Size+0xce30c>
    2a88:	0b032f20 	bleq	ce710 <__Stack_Size+0xce310>
    2a8c:	0b032f20 	bleq	ce714 <__Stack_Size+0xce314>
    2a90:	0a032f20 	beq	ce718 <__Stack_Size+0xce318>
    2a94:	0b032120 	bleq	caf1c <__Stack_Size+0xcab1c>
    2a98:	0b032120 	bleq	caf20 <__Stack_Size+0xcab20>
    2a9c:	0b032120 	bleq	caf24 <__Stack_Size+0xcab24>
    2aa0:	0b032120 	bleq	caf28 <__Stack_Size+0xcab28>
    2aa4:	0b032f20 	bleq	ce72c <__Stack_Size+0xce32c>
    2aa8:	0a032f20 	beq	ce730 <__Stack_Size+0xce330>
    2aac:	0b032120 	bleq	caf34 <__Stack_Size+0xcab34>
    2ab0:	01022120 	tsteq	r2, r0, lsr #2
    2ab4:	55010100 	strpl	r0, [r1, #-256]	; 0x100
    2ab8:	02000000 	andeq	r0, r0, #0
    2abc:	00003100 	andeq	r3, r0, r0, lsl #2
    2ac0:	fb010200 	blx	432ca <__Stack_Size+0x42eca>
    2ac4:	01000d0e 	tsteq	r0, lr, lsl #26
    2ac8:	00010101 	andeq	r0, r1, r1, lsl #2
    2acc:	00010000 	andeq	r0, r1, r0
    2ad0:	696c0100 	stmdbvs	ip!, {r8}^
    2ad4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2ad8:	73000063 	movwvc	r0, #99	; 0x63
    2adc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2ae0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2ae4:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
    2ae8:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    2aec:	00010063 	andeq	r0, r1, r3, rrx
    2af0:	05000000 	streq	r0, [r0, #-0]
    2af4:	0019ac02 	andseq	sl, r9, r2, lsl #24
    2af8:	01d70308 	bicseq	r0, r7, r8, lsl #6
    2afc:	04020001 	streq	r0, [r2], #-1
    2b00:	003e7b01 	eorseq	r7, lr, r1, lsl #22
    2b04:	6c010402 	cfstrsvs	mvf0, [r1], {2}
    2b08:	022f503e 	eoreq	r5, pc, #62	; 0x3e
    2b0c:	0101000f 	tsteq	r1, pc
    2b10:	0000008b 	andeq	r0, r0, fp, lsl #1
    2b14:	006d0002 	rsbeq	r0, sp, r2
    2b18:	01020000 	mrseq	r0, (UNDEF: 2)
    2b1c:	000d0efb 	strdeq	r0, [sp], -fp
    2b20:	01010101 	tsteq	r1, r1, lsl #2
    2b24:	01000000 	mrseq	r0, (UNDEF: 0)
    2b28:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2b2c:	552f6269 	strpl	r6, [pc, #-617]!	; 28cb <__Stack_Size+0x24cb>
    2b30:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2b34:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2b38:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2b3c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2b40:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    2b44:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2b48:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2b4c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b50:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2b54:	73750000 	cmnvc	r5, #0
    2b58:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    2b5c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2b60:	00000100 	andeq	r0, r0, r0, lsl #2
    2b64:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2b68:	30316632 	eorscc	r6, r1, r2, lsr r6
    2b6c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2b70:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2b74:	00000200 	andeq	r0, r0, r0, lsl #4
    2b78:	5f627375 	svcpl	0x00627375
    2b7c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2b80:	0300682e 	movweq	r6, #2094	; 0x82e
    2b84:	00000000 	andeq	r0, r0, r0
    2b88:	19fc0205 	ldmibne	ip!, {r0, r2, r9}^
    2b8c:	35030800 	strcc	r0, [r3, #-2048]	; 0x800
    2b90:	1d311301 	ldcne	3, cr1, [r1, #-4]!
    2b94:	223d2f21 	eorscs	r2, sp, #33, 30	; 0x84
    2b98:	0e02221e 	mcreq	2, 0, r2, cr2, cr14, {0}
    2b9c:	90010100 	andls	r0, r1, r0, lsl #2
    2ba0:	02000003 	andeq	r0, r0, #3
    2ba4:	0000a300 	andeq	sl, r0, r0, lsl #6
    2ba8:	fb010200 	blx	433b2 <__Stack_Size+0x42fb2>
    2bac:	01000d0e 	tsteq	r0, lr, lsl #26
    2bb0:	00010101 	andeq	r0, r1, r1, lsl #2
    2bb4:	00010000 	andeq	r0, r1, r0
    2bb8:	696c0100 	stmdbvs	ip!, {r8}^
    2bbc:	53552f62 	cmppl	r5, #392	; 0x188
    2bc0:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2bc4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2bc8:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2bcc:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2bd0:	2f2e0063 	svccs	0x002e0063
    2bd4:	2f62696c 	svccs	0x0062696c
    2bd8:	5f425355 	svcpl	0x00425355
    2bdc:	2f62696c 	svccs	0x0062696c
    2be0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2be4:	62737500 	rsbsvs	r7, r3, #0, 10
    2be8:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    2bec:	00632e65 	rsbeq	r2, r3, r5, ror #28
    2bf0:	73000001 	movwvc	r0, #1
    2bf4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2bf8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2bfc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2c00:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2c04:	75000002 	strvc	r0, [r0, #-2]
    2c08:	645f6273 	ldrbvs	r6, [pc], #-627	; 2c10 <__Stack_Size+0x2810>
    2c0c:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    2c10:	00000300 	andeq	r0, r0, r0, lsl #6
    2c14:	5f627375 	svcpl	0x00627375
    2c18:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2c1c:	0300682e 	movweq	r6, #2094	; 0x82e
    2c20:	73750000 	cmnvc	r5, #0
    2c24:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    2c28:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    2c2c:	00000300 	andeq	r0, r0, r0, lsl #6
    2c30:	5f627375 	svcpl	0x00627375
    2c34:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    2c38:	0300682e 	movweq	r6, #2094	; 0x82e
    2c3c:	73750000 	cmnvc	r5, #0
    2c40:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    2c44:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    2c48:	00000003 	andeq	r0, r0, r3
    2c4c:	30020500 	andcc	r0, r2, r0, lsl #10
    2c50:	0308001a 	movweq	r0, #32794	; 0x801a
    2c54:	222f013d 	eorcs	r0, pc, #1073741839	; 0x4000000f
    2c58:	2f4b223e 	svccs	0x004b223e
    2c5c:	01000502 	tsteq	r0, r2, lsl #10
    2c60:	02050001 	andeq	r0, r5, #1
    2c64:	08001a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip}
    2c68:	0100eb03 	tsteq	r0, r3, lsl #22
    2c6c:	223e222f 	eorscs	r2, lr, #-268435454	; 0xf0000002
    2c70:	05022f4b 	streq	r2, [r2, #-3915]	; 0xf4b
    2c74:	00010100 	andeq	r0, r1, r0, lsl #2
    2c78:	1a780205 	bne	1e03494 <__Stack_Size+0x1e03094>
    2c7c:	a3030800 	movwge	r0, #14336	; 0x3800
    2c80:	222f0101 	eorcs	r0, pc, #1073741824	; 0x40000000
    2c84:	1e22243d 	mcrne	4, 1, r2, cr2, cr13, {1}
    2c88:	22235b30 	eorcs	r5, r3, #48, 22	; 0xc000
    2c8c:	404e3044 	submi	r3, lr, r4, asr #32
    2c90:	40223133 	eormi	r3, r2, r3, lsr r1
    2c94:	231d3147 	tstcs	sp, #-1073741807	; 0xc0000011
    2c98:	0b03424c 	bleq	d35d0 <__Stack_Size+0xd31d0>
    2c9c:	242b4b58 	strtcs	r4, [fp], #-2904	; 0xb58
    2ca0:	01000702 	tsteq	r0, r2, lsl #14
    2ca4:	02050001 	andeq	r0, r5, #1
    2ca8:	08001b08 	stmdaeq	r0, {r3, r8, r9, fp, ip}
    2cac:	0103f403 	tsteq	r3, r3, lsl #8
    2cb0:	25214b2f 	strcs	r4, [r1, #-2863]!	; 0xb2f
    2cb4:	01040200 	mrseq	r0, R12_usr
    2cb8:	30062006 	andcc	r2, r6, r6
    2cbc:	0c03ae4d 	stceq	14, cr10, [r3], {77}	; 0x4d
    2cc0:	3c79032e 	ldclcc	3, cr0, [r9], #-184	; 0xffffff48
    2cc4:	212e0e03 	teqcs	lr, r3, lsl #28
    2cc8:	4c857951 	stcmi	9, cr7, [r5], {81}	; 0x51
    2ccc:	3d2f2a24 	vstmdbcc	pc!, {s4-s39}
    2cd0:	1002313e 	andne	r3, r2, lr, lsr r1
    2cd4:	00010100 	andeq	r0, r1, r0, lsl #2
    2cd8:	1bb40205 	blne	fed034f4 <SCS_BASE+0x1ecf54f4>
    2cdc:	d2030800 	andle	r0, r3, #0, 16
    2ce0:	21220100 	teqcs	r2, r0, lsl #2
    2ce4:	302f591f 	eorcc	r5, pc, pc, lsl r9	; <UNPREDICTABLE>
    2ce8:	22324b21 	eorscs	r4, r2, #33792	; 0x8400
    2cec:	01000802 	tsteq	r0, r2, lsl #16
    2cf0:	02050001 	andeq	r0, r5, #1
    2cf4:	08001bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp, ip}
    2cf8:	01018003 	tsteq	r1, r3
    2cfc:	003e8424 	eorseq	r8, lr, r4, lsr #8
    2d00:	06010402 	streq	r0, [r1], -r2, lsl #8
    2d04:	342f0620 	strtcc	r0, [pc], #-1568	; 2d0c <__Stack_Size+0x290c>
    2d08:	2f1f214b 	svccs	0x001f214b
    2d0c:	07022142 	streq	r2, [r2, -r2, asr #2]
    2d10:	00010100 	andeq	r0, r1, r0, lsl #2
    2d14:	1c340205 	lfmne	f0, 4, [r4], #-20	; 0xffffffec
    2d18:	f5030800 			; <UNDEFINED> instruction: 0xf5030800
    2d1c:	40210101 	eormi	r0, r1, r1, lsl #2
    2d20:	35224b3e 	strcc	r4, [r2, #-2878]!	; 0xb3e
    2d24:	0f03423d 	svceq	0x0003423d
    2d28:	20720320 	rsbscs	r0, r2, r0, lsr #6
    2d2c:	75035f43 	strvc	r5, [r3, #-3907]	; 0xf43
    2d30:	31403220 	cmpcc	r0, r0, lsr #4
    2d34:	01040200 	mrseq	r0, R12_usr
    2d38:	2f062e06 	svccs	0x00062e06
    2d3c:	473c0903 	ldrmi	r0, [ip, -r3, lsl #18]!
    2d40:	4d231d23 	stcmi	13, cr1, [r3, #-140]!	; 0xffffff74
    2d44:	235a5e4c 	cmpcs	sl, #76, 28	; 0x4c0
    2d48:	4bcc306c 	blmi	ff30ef00 <SCS_BASE+0x1f300f00>
    2d4c:	09022131 	stmdbeq	r2, {r0, r4, r5, r8, sp}
    2d50:	00010100 	andeq	r0, r1, r0, lsl #2
    2d54:	1d0c0205 	sfmne	f0, 4, [ip, #-20]	; 0xffffffec
    2d58:	d2030800 	andle	r0, r3, #0, 16
    2d5c:	03260102 	teqeq	r6, #-2147483648	; 0x80000000
    2d60:	7103200f 	tstvc	r3, pc
    2d64:	200f0320 	andcs	r0, pc, r0, lsr #6
    2d68:	21207103 	teqcs	r0, r3, lsl #2
    2d6c:	40325443 	eorsmi	r5, r2, r3, asr #8
    2d70:	02002f31 	andeq	r2, r0, #49, 30	; 0xc4
    2d74:	2e060104 	adfcss	f0, f6, f4
    2d78:	09032106 	stmdbeq	r3, {r1, r2, r8, sp}
    2d7c:	4223552e 	eormi	r5, r3, #192937984	; 0xb800000
    2d80:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    2d84:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    2d88:	34207a03 	strtcc	r7, [r0], #-2563	; 0xa03
    2d8c:	6f034b77 	svcvs	0x00034b77
    2d90:	2012032e 	andscs	r0, r2, lr, lsr #6
    2d94:	01000802 	tsteq	r0, r2, lsl #16
    2d98:	02050001 	andeq	r0, r5, #1
    2d9c:	08001d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, ip}
    2da0:	01038803 	tsteq	r3, r3, lsl #16
    2da4:	024c6721 	subeq	r6, ip, #8650752	; 0x840000
    2da8:	01010007 	tsteq	r1, r7
    2dac:	bc020500 	cfstr32lt	mvfx0, [r2], {-0}
    2db0:	0308001d 	movweq	r0, #32797	; 0x801d
    2db4:	150103a2 	strne	r0, [r1, #-930]	; 0x3a2
    2db8:	222f231d 	eorcs	r2, pc, #1946157056	; 0x74000000
    2dbc:	022f233d 	eoreq	r2, pc, #-201326592	; 0xf4000000
    2dc0:	01010003 	tsteq	r1, r3
    2dc4:	d8020500 	stmdale	r2, {r8, sl}
    2dc8:	0308001d 	movweq	r0, #32797	; 0x801d
    2dcc:	250107f6 	strcs	r0, [r1, #-2038]	; 0x7f6
    2dd0:	03594c68 	cmpeq	r9, #104, 24	; 0x6800
    2dd4:	0e024a18 	mcreq	10, 0, r4, cr2, cr8, {0}
    2dd8:	00010100 	andeq	r0, r1, r0, lsl #2
    2ddc:	1e1c0205 	cdpne	2, 1, cr0, cr12, cr5, {0}
    2de0:	ed030800 	stc	8, cr0, [r3, #-0]
    2de4:	11030106 	tstne	r3, r6, lsl #2
    2de8:	232b3f20 	teqcs	fp, #32, 30	; 0x80
    2dec:	5d47311d 	stfple	f3, [r7, #-116]	; 0xffffff8c
    2df0:	5a4c302f 	bpl	130eeb4 <__Stack_Size+0x130eab4>
    2df4:	b1033d3f 	tstlt	r3, pc, lsr sp
    2df8:	304e4a7d 	subcc	r4, lr, sp, ror sl
    2dfc:	294f3040 	stmdbcs	pc, {r6, ip, sp}^	; <UNPREDICTABLE>
    2e00:	10033d3d 	andne	r3, r3, sp, lsr sp
    2e04:	3c03304a 	stccc	0, cr3, [r3], {74}	; 0x4a
    2e08:	4403593c 	strmi	r5, [r3], #-2364	; 0x93c
    2e0c:	443e3d3c 	ldrtmi	r3, [lr], #-3388	; 0xd3c
    2e10:	3e3d3d30 	mrccc	13, 1, r3, cr13, cr0, {1}
    2e14:	313c0b03 	teqcc	ip, r3, lsl #22
    2e18:	33314130 	teqcc	r1, #48, 2
    2e1c:	2e090330 	mcrcs	3, 0, r0, cr9, cr0, {1}
    2e20:	362e0a03 	strtcc	r0, [lr], -r3, lsl #20
    2e24:	2e7503aa 	cdpcs	3, 7, cr0, cr5, cr10, {5}
    2e28:	03201003 	teqeq	r0, #3
    2e2c:	3e303c1a 	mrccc	12, 1, r3, cr0, cr10, {0}
    2e30:	303e302f 	eorscc	r3, lr, pc, lsr #32
    2e34:	5a42303e 	bpl	108ef34 <__Stack_Size+0x108eb34>
    2e38:	305e4b69 	subscc	r4, lr, r9, ror #22
    2e3c:	03305175 	teqeq	r0, #1073741853	; 0x4000001d
    2e40:	7203200e 	andvc	r2, r3, #14
    2e44:	035f4320 	cmpeq	pc, #32, 6	; 0x80000000
    2e48:	40322075 	eorsmi	r2, r2, r5, ror r0
    2e4c:	09035931 	stmdbeq	r3, {r0, r4, r5, r8, fp, ip, lr}
    2e50:	3050303c 	subscc	r3, r0, ip, lsr r0
    2e54:	89674b59 	stmdbhi	r7!, {r0, r3, r4, r6, r8, r9, fp, lr}^
    2e58:	2f233d22 	svccs	0x00233d22
    2e5c:	41306732 	teqmi	r0, r2, lsr r7
    2e60:	413f3169 	teqmi	pc, r9, ror #2
    2e64:	083e3f4d 	ldmdaeq	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp}
    2e68:	305a3015 	subscc	r3, sl, r5, lsl r0
    2e6c:	404b405a 	submi	r4, fp, sl, asr r0
    2e70:	4a39032f 	bmi	e43b34 <__Stack_Size+0xe43734>
    2e74:	7ecc032f 	cdpvc	3, 12, cr0, cr12, cr15, {1}
    2e78:	2e2c032e 	cdpcs	3, 2, cr0, cr12, cr14, {1}
    2e7c:	022e0b03 	eoreq	r0, lr, #3072	; 0xc00
    2e80:	0101000c 	tsteq	r1, ip
    2e84:	f8020500 			; <UNDEFINED> instruction: 0xf8020500
    2e88:	03080020 	movweq	r0, #32800	; 0x8020
    2e8c:	210107cb 	smlabtcs	r1, fp, r7, r0
    2e90:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2e94:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2e98:	04020033 	streq	r0, [r2], #-51	; 0x33
    2e9c:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2ea0:	2e7bea03 	vaddcs.f32	s29, s22, s6
    2ea4:	2633221e 			; <UNDEFINED> instruction: 0x2633221e
    2ea8:	2f211f59 	svccs	0x00211f59
    2eac:	78331b25 	ldmdavc	r3!, {r0, r2, r5, r8, r9, fp, ip}
    2eb0:	2f1f2130 	svccs	0x001f2130
    2eb4:	3f2f211f 	svccc	0x002f211f
    2eb8:	32221e3e 	eorcc	r1, r2, #992	; 0x3e0
    2ebc:	032f4022 	teqeq	pc, #34	; 0x22
    2ec0:	3fac03ef 	svccc	0x00ac03ef
    2ec4:	4a760330 	bmi	1d83b8c <__Stack_Size+0x1d8378c>
    2ec8:	31201703 	teqcc	r0, r3, lsl #14
    2ecc:	000e022d 	andeq	r0, lr, sp, lsr #4
    2ed0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2ed4:	0021c402 	eoreq	ip, r1, r2, lsl #8
    2ed8:	08a20308 	stmiaeq	r2!, {r3, r8, r9}
    2edc:	1d232501 	cfstr32ne	mvfx2, [r3, #-4]!
    2ee0:	01040200 	mrseq	r0, R12_usr
    2ee4:	04020023 	streq	r0, [r2], #-35	; 0x23
    2ee8:	02003003 	andeq	r3, r0, #3
    2eec:	32e20304 	rsccc	r0, r2, #4, 6	; 0x10000000
    2ef0:	01000902 	tsteq	r0, r2, lsl #18
    2ef4:	02050001 	andeq	r0, r5, #1
    2ef8:	08002204 	stmdaeq	r0, {r2, r9, sp}
    2efc:	0107a303 	tsteq	r7, r3, lsl #6
    2f00:	02003e21 	andeq	r3, r0, #528	; 0x210
    2f04:	2e060104 	adfcss	f0, f6, f4
    2f08:	3f303006 	svccc	0x00303006
    2f0c:	04020030 	streq	r0, [r2], #-48	; 0x30
    2f10:	02003d01 	andeq	r3, r0, #1, 26	; 0x40
    2f14:	311f0104 	tstcc	pc, r4, lsl #2
    2f18:	23504c3d 	cmpcs	r0, #15616	; 0x3d00
    2f1c:	09022d31 	stmdbeq	r2, {r0, r4, r5, r8, sl, fp, sp}
    2f20:	00010100 	andeq	r0, r1, r0, lsl #2
    2f24:	22600205 	rsbcs	r0, r0, #1342177280	; 0x50000000
    2f28:	ba030800 	blt	c4f30 <__Stack_Size+0xc4b30>
    2f2c:	01020108 	tsteq	r2, r8, lsl #2
    2f30:	a5010100 	strge	r0, [r1, #-256]	; 0x100
    2f34:	02000000 	andeq	r0, r0, #0
    2f38:	00004c00 	andeq	r4, r0, r0, lsl #24
    2f3c:	fb010200 	blx	43746 <__Stack_Size+0x43346>
    2f40:	01000d0e 	tsteq	r0, lr, lsl #26
    2f44:	00010101 	andeq	r0, r1, r1, lsl #2
    2f48:	00010000 	andeq	r0, r1, r0
    2f4c:	696c0100 	stmdbvs	ip!, {r8}^
    2f50:	53552f62 	cmppl	r5, #392	; 0x188
    2f54:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2f58:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2f5c:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2f60:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2f64:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    2f68:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 2da4 <__Stack_Size+0x29a4>
    2f6c:	632e6d65 	teqvs	lr, #6464	; 0x1940
    2f70:	00000100 	andeq	r0, r0, r0, lsl #2
    2f74:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f78:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f7c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2f80:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2f84:	00000200 	andeq	r0, r0, r0, lsl #4
    2f88:	02050000 	andeq	r0, r5, #0
    2f8c:	08002262 	stmdaeq	r0, {r1, r5, r6, r9, sp}
    2f90:	24012403 	strcs	r2, [r1], #-1027	; 0x403
    2f94:	232b232b 	teqcs	fp, #-1409286144	; 0xac000000
    2f98:	04020021 	streq	r0, [r2], #-33	; 0x21
    2f9c:	00200601 	eoreq	r0, r0, r1, lsl #12
    2fa0:	06030402 	streq	r0, [r3], -r2, lsl #8
    2fa4:	0402004e 	streq	r0, [r2], #-78	; 0x4e
    2fa8:	02002c03 	andeq	r2, r0, #768	; 0x300
    2fac:	00300304 	eorseq	r0, r0, r4, lsl #6
    2fb0:	2f030402 	svccs	0x00030402
    2fb4:	0001024e 	andeq	r0, r1, lr, asr #4
    2fb8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2fbc:	00229202 	eoreq	r9, r2, r2, lsl #4
    2fc0:	013d0308 	teqeq	sp, r8, lsl #6
    2fc4:	2b232b24 	blcs	8cdc5c <__Stack_Size+0x8cd85c>
    2fc8:	02002123 	andeq	r2, r0, #-1073741816	; 0xc0000008
    2fcc:	20060104 	andcs	r0, r6, r4, lsl #2
    2fd0:	03040200 	movweq	r0, #16896	; 0x4200
    2fd4:	02693006 	rsbeq	r3, r9, #6
    2fd8:	01010001 	tsteq	r1, r1
    2fdc:	00000516 	andeq	r0, r0, r6, lsl r5
    2fe0:	006d0002 	rsbeq	r0, sp, r2
    2fe4:	01020000 	mrseq	r0, (UNDEF: 2)
    2fe8:	000d0efb 	strdeq	r0, [sp], -fp
    2fec:	01010101 	tsteq	r1, r1, lsl #2
    2ff0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ff4:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2ff8:	552f6269 	strpl	r6, [pc, #-617]!	; 2d97 <__Stack_Size+0x2997>
    2ffc:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3000:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3004:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    3008:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    300c:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    3010:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    3014:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3018:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    301c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3020:	73750000 	cmnvc	r5, #0
    3024:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3028:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    302c:	00000100 	andeq	r0, r0, r0, lsl #2
    3030:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3034:	30316632 	eorscc	r6, r1, r2, lsr r6
    3038:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    303c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    3040:	00000200 	andeq	r0, r0, r0, lsl #4
    3044:	5f627375 	svcpl	0x00627375
    3048:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    304c:	0300682e 	movweq	r6, #2094	; 0x82e
    3050:	00000000 	andeq	r0, r0, r0
    3054:	00000205 	andeq	r0, r0, r5, lsl #4
    3058:	23030000 	movwcs	r0, #12288	; 0x3000
    305c:	06021301 	streq	r1, [r2], -r1, lsl #6
    3060:	00010100 	andeq	r0, r1, r0, lsl #2
    3064:	00000205 	andeq	r0, r0, r5, lsl #4
    3068:	2f030000 	svccs	0x00030000
    306c:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    3070:	01010004 	tsteq	r1, r4
    3074:	00020500 	andeq	r0, r2, r0, lsl #10
    3078:	03000000 	movweq	r0, #0
    307c:	0213013b 	andseq	r0, r3, #-1073741810	; 0xc000000e
    3080:	01010006 	tsteq	r1, r6
    3084:	00020500 	andeq	r0, r2, r0, lsl #10
    3088:	03000000 	movweq	r0, #0
    308c:	130100c7 	movwne	r0, #4295	; 0x10c7
    3090:	0004022f 	andeq	r0, r4, pc, lsr #4
    3094:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3098:	00000002 	andeq	r0, r0, r2
    309c:	00d30300 	sbcseq	r0, r3, r0, lsl #6
    30a0:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    30a4:	01010004 	tsteq	r1, r4
    30a8:	00020500 	andeq	r0, r2, r0, lsl #10
    30ac:	03000000 	movweq	r0, #0
    30b0:	130100df 	movwne	r0, #4319	; 0x10df
    30b4:	01000602 	tsteq	r0, r2, lsl #12
    30b8:	02050001 	andeq	r0, r5, #1
    30bc:	00000000 	andeq	r0, r0, r0
    30c0:	0100eb03 	tsteq	r0, r3, lsl #22
    30c4:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    30c8:	00010100 	andeq	r0, r1, r0, lsl #2
    30cc:	22b80205 	adcscs	r0, r8, #1342177280	; 0x50000000
    30d0:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
    30d4:	02130100 	andseq	r0, r3, #0, 2
    30d8:	01010008 	tsteq	r1, r8
    30dc:	00020500 	andeq	r0, r2, r0, lsl #10
    30e0:	03000000 	movweq	r0, #0
    30e4:	13010183 	movwne	r0, #4483	; 0x1183
    30e8:	0004022f 	andeq	r0, r4, pc, lsr #4
    30ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30f0:	00000002 	andeq	r0, r0, r2
    30f4:	01900300 	orrseq	r0, r0, r0, lsl #6
    30f8:	07021301 	streq	r1, [r2, -r1, lsl #6]
    30fc:	00010100 	andeq	r0, r1, r0, lsl #2
    3100:	00000205 	andeq	r0, r0, r5, lsl #4
    3104:	9c030000 	stcls	0, cr0, [r3], {-0}
    3108:	67130101 	ldrvs	r0, [r3, -r1, lsl #2]
    310c:	01000202 	tsteq	r0, r2, lsl #4
    3110:	02050001 	andeq	r0, r5, #1
    3114:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
    3118:	0101a903 	tsteq	r1, r3, lsl #18
    311c:	000e0213 	andeq	r0, lr, r3, lsl r2
    3120:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3124:	00000002 	andeq	r0, r0, r2
    3128:	01b50300 			; <UNDEFINED> instruction: 0x01b50300
    312c:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3130:	01010003 	tsteq	r1, r3
    3134:	e4020500 	str	r0, [r2], #-1280	; 0x500
    3138:	03080022 	movweq	r0, #32802	; 0x8022
    313c:	130101c2 	movwne	r0, #4546	; 0x11c2
    3140:	01001902 	tsteq	r0, r2, lsl #18
    3144:	02050001 	andeq	r0, r5, #1
    3148:	08002316 	stmdaeq	r0, {r1, r2, r4, r8, r9, sp}
    314c:	0101cf03 	tsteq	r1, r3, lsl #30
    3150:	00190213 	andseq	r0, r9, r3, lsl r2
    3154:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3158:	00000002 	andeq	r0, r0, r2
    315c:	01dc0300 	bicseq	r0, ip, r0, lsl #6
    3160:	01410301 	cmpeq	r1, r1, lsl #6
    3164:	5800c203 	stmdapl	r0, {r0, r1, r9, lr, pc}
    3168:	207fbe03 	rsbscs	fp, pc, r3, lsl #28
    316c:	2000c203 	andcs	ip, r0, r3, lsl #4
    3170:	02303e22 	eorseq	r3, r0, #544	; 0x220
    3174:	01010005 	tsteq	r1, r5
    3178:	00020500 	andeq	r0, r2, r0, lsl #10
    317c:	03000000 	movweq	r0, #0
    3180:	130101f1 	movwne	r0, #4593	; 0x11f1
    3184:	00030267 	andeq	r0, r3, r7, ror #4
    3188:	05000101 	streq	r0, [r0, #-257]	; 0x101
    318c:	00000002 	andeq	r0, r0, r2
    3190:	01fd0300 	mvnseq	r0, r0, lsl #6
    3194:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3198:	01010003 	tsteq	r1, r3
    319c:	48020500 	stmdami	r2, {r8, sl}
    31a0:	03080023 	movweq	r0, #32803	; 0x8023
    31a4:	13010289 	movwne	r0, #4745	; 0x1289
    31a8:	01001302 	tsteq	r0, r2, lsl #6
    31ac:	02050001 	andeq	r0, r5, #1
    31b0:	0800236e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sp}
    31b4:	01029503 	tsteq	r2, r3, lsl #10
    31b8:	00130213 	andseq	r0, r3, r3, lsl r2
    31bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31c0:	00000002 	andeq	r0, r0, r2
    31c4:	02a10300 	adceq	r0, r1, #0, 6
    31c8:	10021301 	andne	r1, r2, r1, lsl #6
    31cc:	00010100 	andeq	r0, r1, r0, lsl #2
    31d0:	00000205 	andeq	r0, r0, r5, lsl #4
    31d4:	ad030000 	stcge	0, cr0, [r3, #-0]
    31d8:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    31dc:	01010010 	tsteq	r1, r0, lsl r0
    31e0:	94020500 	strls	r0, [r2], #-1280	; 0x500
    31e4:	03080023 	movweq	r0, #32803	; 0x8023
    31e8:	130102b8 	movwne	r0, #4792	; 0x12b8
    31ec:	01001002 	tsteq	r0, r2
    31f0:	02050001 	andeq	r0, r5, #1
    31f4:	00000000 	andeq	r0, r0, r0
    31f8:	0102c303 	tsteq	r2, r3, lsl #6
    31fc:	00100213 	andseq	r0, r0, r3, lsl r2
    3200:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3204:	00000002 	andeq	r0, r0, r2
    3208:	02ce0300 	sbceq	r0, lr, #0, 6
    320c:	10021301 	andne	r1, r2, r1, lsl #6
    3210:	00010100 	andeq	r0, r1, r0, lsl #2
    3214:	00000205 	andeq	r0, r0, r5, lsl #4
    3218:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    321c:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    3220:	01010010 	tsteq	r1, r0, lsl r0
    3224:	00020500 	andeq	r0, r2, r0, lsl #10
    3228:	03000000 	movweq	r0, #0
    322c:	130102e4 	movwne	r0, #4836	; 0x12e4
    3230:	00050283 	andeq	r0, r5, r3, lsl #5
    3234:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3238:	00000002 	andeq	r0, r0, r2
    323c:	02ef0300 	rsceq	r0, pc, #0, 6
    3240:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    3244:	01010005 	tsteq	r1, r5
    3248:	00020500 	andeq	r0, r2, r0, lsl #10
    324c:	03000000 	movweq	r0, #0
    3250:	130102fa 	movwne	r0, #4858	; 0x12fa
    3254:	01000c02 	tsteq	r0, r2, lsl #24
    3258:	02050001 	andeq	r0, r5, #1
    325c:	00000000 	andeq	r0, r0, r0
    3260:	01038503 	tsteq	r3, r3, lsl #10
    3264:	000e0213 	andeq	r0, lr, r3, lsl r2
    3268:	05000101 	streq	r0, [r0, #-257]	; 0x101
    326c:	00000002 	andeq	r0, r0, r2
    3270:	03900300 	orrseq	r0, r0, #0, 6
    3274:	10021301 	andne	r1, r2, r1, lsl #6
    3278:	00010100 	andeq	r0, r1, r0, lsl #2
    327c:	00000205 	andeq	r0, r0, r5, lsl #4
    3280:	9b030000 	blls	c3288 <__Stack_Size+0xc2e88>
    3284:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    3288:	01010010 	tsteq	r1, r0, lsl r0
    328c:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
    3290:	03080023 	movweq	r0, #32803	; 0x8023
    3294:	130103a6 	movwne	r0, #5030	; 0x13a6
    3298:	01001302 	tsteq	r0, r2, lsl #6
    329c:	02050001 	andeq	r0, r5, #1
    32a0:	080023da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sp}
    32a4:	0103b103 	tsteq	r3, r3, lsl #2
    32a8:	00130213 	andseq	r0, r3, r3, lsl r2
    32ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32b0:	00000002 	andeq	r0, r0, r2
    32b4:	03bd0300 			; <UNDEFINED> instruction: 0x03bd0300
    32b8:	00081301 	andeq	r1, r8, r1, lsl #6
    32bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32c0:	00000002 	andeq	r0, r0, r2
    32c4:	03c80300 	biceq	r0, r8, #0, 6
    32c8:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    32cc:	01010003 	tsteq	r1, r3
    32d0:	00020500 	andeq	r0, r2, r0, lsl #10
    32d4:	03080024 	movweq	r0, #32804	; 0x8024
    32d8:	130103d4 	movwne	r0, #5076	; 0x13d4
    32dc:	01001002 	tsteq	r0, r2
    32e0:	02050001 	andeq	r0, r5, #1
    32e4:	08002420 	stmdaeq	r0, {r5, sl, sp}
    32e8:	0103e003 	tsteq	r3, r3
    32ec:	00100213 	andseq	r0, r0, r3, lsl r2
    32f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32f4:	00244002 	eoreq	r4, r4, r2
    32f8:	03eb0308 	mvneq	r0, #8, 6	; 0x20000000
    32fc:	02ad1301 	adceq	r1, sp, #67108864	; 0x4000000
    3300:	01010005 	tsteq	r1, r5
    3304:	60020500 	andvs	r0, r2, r0, lsl #10
    3308:	03080024 	movweq	r0, #32804	; 0x8024
    330c:	130103f6 	movwne	r0, #5110	; 0x13f6
    3310:	00070291 	muleq	r7, r1, r2
    3314:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3318:	00248002 	eoreq	r8, r4, r2
    331c:	04820308 	streq	r0, [r2], #776	; 0x308
    3320:	0e021301 	cdpeq	3, 0, cr1, cr2, cr1, {0}
    3324:	00010100 	andeq	r0, r1, r0, lsl #2
    3328:	00000205 	andeq	r0, r0, r5, lsl #4
    332c:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    3330:	00130104 	andseq	r0, r3, r4, lsl #2
    3334:	06010402 	streq	r0, [r1], -r2, lsl #8
    3338:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    333c:	02009e02 	andeq	r9, r0, #2, 28
    3340:	02580804 	subseq	r0, r8, #4, 16	; 0x40000
    3344:	01010002 	tsteq	r1, r2
    3348:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
    334c:	03080024 	movweq	r0, #32804	; 0x8024
    3350:	1301049a 	movwne	r0, #5274	; 0x149a
    3354:	01040200 	mrseq	r0, R12_usr
    3358:	0200ac06 	andeq	sl, r0, #1536	; 0x600
    335c:	009e0204 	addseq	r0, lr, r4, lsl #4
    3360:	58080402 	stmdapl	r8, {r1, sl}
    3364:	01000602 	tsteq	r0, r2, lsl #12
    3368:	02050001 	andeq	r0, r5, #1
    336c:	00000000 	andeq	r0, r0, r0
    3370:	0104a503 	tsteq	r4, r3, lsl #10
    3374:	07029113 	smladeq	r2, r3, r1, r9
    3378:	00010100 	andeq	r0, r1, r0, lsl #2
    337c:	24dc0205 	ldrbcs	r0, [ip], #517	; 0x205
    3380:	b0030800 	andlt	r0, r3, r0, lsl #16
    3384:	91130104 	tstls	r3, r4, lsl #2
    3388:	01000702 	tsteq	r0, r2, lsl #14
    338c:	02050001 	andeq	r0, r5, #1
    3390:	00000000 	andeq	r0, r0, r0
    3394:	0104bd03 	tsteq	r4, r3, lsl #26
    3398:	001b0221 	andseq	r0, fp, r1, lsr #4
    339c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33a0:	00000002 	andeq	r0, r0, r2
    33a4:	04c90300 	strbeq	r0, [r9], #768	; 0x300
    33a8:	10021301 	andne	r1, r2, r1, lsl #6
    33ac:	00010100 	andeq	r0, r1, r0, lsl #2
    33b0:	00000205 	andeq	r0, r0, r5, lsl #4
    33b4:	d5030000 	strle	r0, [r3, #-0]
    33b8:	02130104 	andseq	r0, r3, #4, 2
    33bc:	01010010 	tsteq	r1, r0, lsl r0
    33c0:	00020500 	andeq	r0, r2, r0, lsl #10
    33c4:	03000000 	movweq	r0, #0
    33c8:	130104e0 	movwne	r0, #5344	; 0x14e0
    33cc:	000502ad 	andeq	r0, r5, sp, lsr #5
    33d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33d4:	00000002 	andeq	r0, r0, r2
    33d8:	04eb0300 	strbteq	r0, [fp], #768	; 0x300
    33dc:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    33e0:	01010007 	tsteq	r1, r7
    33e4:	00020500 	andeq	r0, r2, r0, lsl #10
    33e8:	03000000 	movweq	r0, #0
    33ec:	130104f7 	movwne	r0, #5367	; 0x14f7
    33f0:	0200211f 	andeq	r2, r0, #-1073741817	; 0xc0000007
    33f4:	20060104 	andcs	r0, r6, r4, lsl #2
    33f8:	03040200 	movweq	r0, #16896	; 0x4200
    33fc:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3400:	0200ac04 	andeq	sl, r0, #4, 24	; 0x400
    3404:	00660a04 	rsbeq	r0, r6, r4, lsl #20
    3408:	9e100402 	cfmulsls	mvf0, mvf0, mvf2
    340c:	02040200 	andeq	r0, r4, #0, 4
    3410:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    3414:	02002e0b 	andeq	r2, r0, #11, 28	; 0xb0
    3418:	12081104 	andne	r1, r8, #4, 2
    341c:	17040200 	strne	r0, [r4, -r0, lsl #4]
    3420:	00090258 	andeq	r0, r9, r8, asr r2
    3424:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3428:	00000002 	andeq	r0, r0, r2
    342c:	05830300 	streq	r0, [r3, #768]	; 0x300
    3430:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    3434:	2e060104 	adfcss	f0, f6, f4
    3438:	03040200 	movweq	r0, #16896	; 0x4200
    343c:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3440:	02009e04 	andeq	r9, r0, #4, 28	; 0x40
    3444:	00580a04 	subseq	r0, r8, r4, lsl #20
    3448:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    344c:	0b040200 	bleq	103c54 <__Stack_Size+0x103854>
    3450:	000e022e 	andeq	r0, lr, lr, lsr #4
    3454:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3458:	00000002 	andeq	r0, r0, r2
    345c:	058f0300 	streq	r0, [pc, #768]	; 3764 <__Stack_Size+0x3364>
    3460:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    3464:	2e060104 	adfcss	f0, f6, f4
    3468:	03040200 	movweq	r0, #16896	; 0x4200
    346c:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3470:	02009e04 	andeq	r9, r0, #4, 28	; 0x40
    3474:	00580a04 	subseq	r0, r8, r4, lsl #20
    3478:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    347c:	0b040200 	bleq	103c84 <__Stack_Size+0x103884>
    3480:	000e022e 	andeq	r0, lr, lr, lsr #4
    3484:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3488:	00000002 	andeq	r0, r0, r2
    348c:	059b0300 	ldreq	r0, [fp, #768]	; 0x300
    3490:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    3494:	01010007 	tsteq	r1, r7
    3498:	00020500 	andeq	r0, r2, r0, lsl #10
    349c:	03000000 	movweq	r0, #0
    34a0:	130105a7 	movwne	r0, #5543	; 0x15a7
    34a4:	00070291 	muleq	r7, r1, r2
    34a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    34ac:	00000002 	andeq	r0, r0, r2
    34b0:	05b30300 	ldreq	r0, [r3, #768]!	; 0x300
    34b4:	a1bc1301 			; <UNDEFINED> instruction: 0xa1bc1301
    34b8:	07022546 	streq	r2, [r2, -r6, asr #10]
    34bc:	00010100 	andeq	r0, r1, r0, lsl #2
    34c0:	00000205 	andeq	r0, r0, r5, lsl #4
    34c4:	c4030000 	strgt	r0, [r3], #-0
    34c8:	30130105 	andscc	r0, r3, r5, lsl #2
    34cc:	0f0230d8 	svceq	0x000230d8
    34d0:	00010100 	andeq	r0, r1, r0, lsl #2
    34d4:	00000205 	andeq	r0, r0, r5, lsl #4
    34d8:	d7030000 	strle	r0, [r3, -r0]
    34dc:	02160105 	andseq	r0, r6, #1073741825	; 0x40000001
    34e0:	01010003 	tsteq	r1, r3
    34e4:	fc020500 	stc2	5, cr0, [r2], {-0}
    34e8:	03080024 	movweq	r0, #32804	; 0x8024
    34ec:	160105e4 	strne	r0, [r1], -r4, ror #11
    34f0:	00030230 	andeq	r0, r3, r0, lsr r2
    34f4:	00bd0101 	adcseq	r0, sp, r1, lsl #2
    34f8:	00020000 	andeq	r0, r2, r0
    34fc:	00000087 	andeq	r0, r0, r7, lsl #1
    3500:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    3504:	0101000d 	tsteq	r1, sp
    3508:	00000101 	andeq	r0, r0, r1, lsl #2
    350c:	00000100 	andeq	r0, r0, r0, lsl #2
    3510:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    3514:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3518:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    351c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3520:	62696c00 	rsbvs	r6, r9, #0, 24
    3524:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3528:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 3530 <__Stack_Size+0x3130>
    352c:	552f6269 	strpl	r6, [pc, #-617]!	; 32cb <__Stack_Size+0x2ecb>
    3530:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3534:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3538:	0000636e 	andeq	r6, r0, lr, ror #6
    353c:	5f627375 	svcpl	0x00627375
    3540:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3544:	00010063 	andeq	r0, r1, r3, rrx
    3548:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    354c:	31663233 	cmncc	r6, r3, lsr r2
    3550:	745f7830 	ldrbvc	r7, [pc], #-2096	; 3558 <__Stack_Size+0x3158>
    3554:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    3558:	00020068 	andeq	r0, r2, r8, rrx
    355c:	62737500 	rsbsvs	r7, r3, #0, 10
    3560:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    3564:	00682e73 	rsbeq	r2, r8, r3, ror lr
    3568:	75000003 	strvc	r0, [r0, #-3]
    356c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3570:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3574:	00030068 	andeq	r0, r3, r8, rrx
    3578:	62737500 	rsbsvs	r7, r3, #0, 10
    357c:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3580:	0300682e 	movweq	r6, #2094	; 0x82e
    3584:	00000000 	andeq	r0, r0, r0
    3588:	25080205 	strcs	r0, [r8, #-517]	; 0x205
    358c:	23030800 	movwcs	r0, #14336	; 0x3800
    3590:	1f2f1701 	svcne	0x002f1701
    3594:	0a033e21 	beq	d2e20 <__Stack_Size+0xd2a20>
    3598:	0007022e 	andeq	r0, r7, lr, lsr #4
    359c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    35a0:	00252802 	eoreq	r2, r5, r2, lsl #16
    35a4:	00df0308 	sbcseq	r0, pc, r8, lsl #6
    35a8:	7a032601 	bvc	ccdb4 <__Stack_Size+0xcc9b4>
    35ac:	033f263c 	teqeq	pc, #60, 12	; 0x3c00000
    35b0:	02028213 	andeq	r8, r2, #805306369	; 0x30000001
    35b4:	e5010100 	str	r0, [r1, #-256]	; 0x100
    35b8:	02000000 	andeq	r0, r0, #0
    35bc:	00008800 	andeq	r8, r0, r0, lsl #16
    35c0:	fb010200 	blx	43dca <__Stack_Size+0x439ca>
    35c4:	01000d0e 	tsteq	r0, lr, lsl #26
    35c8:	00010101 	andeq	r0, r1, r1, lsl #2
    35cc:	00010000 	andeq	r0, r1, r0
    35d0:	696c0100 	stmdbvs	ip!, {r8}^
    35d4:	53552f62 	cmppl	r5, #392	; 0x188
    35d8:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    35dc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    35e0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    35e4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    35e8:	2f2e0063 	svccs	0x002e0063
    35ec:	2f62696c 	svccs	0x0062696c
    35f0:	5f425355 	svcpl	0x00425355
    35f4:	2f62696c 	svccs	0x0062696c
    35f8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    35fc:	62737500 	rsbsvs	r7, r3, #0, 10
    3600:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3604:	0100632e 	tsteq	r0, lr, lsr #6
    3608:	74730000 	ldrbtvc	r0, [r3], #-0
    360c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3610:	5f783031 	svcpl	0x00783031
    3614:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    3618:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    361c:	73750000 	cmnvc	r5, #0
    3620:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3624:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    3628:	00000300 	andeq	r0, r0, r0, lsl #6
    362c:	5f627375 	svcpl	0x00627375
    3630:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    3634:	0300682e 	movweq	r6, #2094	; 0x82e
    3638:	73750000 	cmnvc	r5, #0
    363c:	6f635f62 	svcvs	0x00635f62
    3640:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    3644:	00000300 	andeq	r0, r0, r0, lsl #6
    3648:	02050000 	andeq	r0, r5, #0
    364c:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
    3650:	21012a03 	tstcs	r1, r3, lsl #20
    3654:	0359853e 	cmpeq	r9, #260046848	; 0xf800000
    3658:	1f3d2e0a 	svcne	0x003d2e0a
    365c:	cc4c4b2f 	mcrrgt	11, 2, r4, ip, cr15
    3660:	0e035944 	cdpeq	9, 0, cr5, cr3, cr4, {2}
    3664:	594c4c3c 	stmdbpl	ip, {r2, r3, r4, r5, sl, fp, lr}^
    3668:	31595a43 	cmpcc	r9, r3, asr #20
    366c:	0903d708 	stmdbeq	r3, {r3, r8, r9, sl, ip, lr, pc}
    3670:	3f5b9120 	svccc	0x005b9120
    3674:	5b4e311d 	blpl	138faf0 <__Stack_Size+0x138f6f0>
    3678:	5e311d93 	mrcpl	13, 1, r1, cr1, cr3, {4}
    367c:	01001302 	tsteq	r0, r2, lsl #6
    3680:	02050001 	andeq	r0, r5, #1
    3684:	00000000 	andeq	r0, r0, r0
    3688:	01019803 	tsteq	r1, r3, lsl #16
    368c:	5a3e7623 	bpl	fa0f20 <__Stack_Size+0xfa0b20>
    3690:	1d3f3167 	ldfnes	f3, [pc, #-412]!	; 34fc <__Stack_Size+0x30fc>
    3694:	3f313131 	svccc	0x00313131
    3698:	025e311d 	subseq	r3, lr, #1073741831	; 0x40000007
    369c:	0101000b 	tsteq	r1, fp

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004e 	andeq	r0, r0, lr, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	8e180e41 	cdphi	14, 1, cr0, cr8, cr1, {2}
      54:	040e6401 	streq	r6, [lr], #-1025	; 0x401
      58:	0000000c 	andeq	r0, r0, ip
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      64:	00000014 	andeq	r0, r0, r4, lsl r0
      68:	0000000c 	andeq	r0, r0, ip
	...
      74:	00000030 	andeq	r0, r0, r0, lsr r0
      78:	00000014 	andeq	r0, r0, r4, lsl r0
      7c:	00000000 	andeq	r0, r0, r0
      80:	08000228 	stmdaeq	r0, {r3, r5, r9}
      84:	00000028 	andeq	r0, r0, r8, lsr #32
      88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      8c:	00018e02 	andeq	r8, r1, r2, lsl #28
      90:	00000020 	andeq	r0, r0, r0, lsr #32
	...
      9c:	0000004a 	andeq	r0, r0, sl, asr #32
      a0:	83100e41 	tsthi	r0, #1040	; 0x410
      a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	62018e02 	andvs	r8, r1, #2, 28
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
      b0:	0000000e 	andeq	r0, r0, lr
      break; 
      
    default:
      break;
  }
}
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00000000 	andeq	r0, r0, r0
      bc:	08000250 	stmdaeq	r0, {r4, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000018 	andeq	r0, r0, r8, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
      d8:	00000034 	andeq	r0, r0, r4, lsr r0
      dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      e0:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
      e4:	000ec4ce 	andeq	ip, lr, lr, asr #9
      e8:	00000018 	andeq	r0, r0, r8, lsl r0
      ec:	00000000 	andeq	r0, r0, r0
      f0:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
      f4:	00000014 	andeq	r0, r0, r4, lsl r0
      f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      fc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     100:	000ec4ce 	andeq	ip, lr, lr, asr #9
     104:	00000018 	andeq	r0, r0, r8, lsl r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     110:	00000014 	andeq	r0, r0, r4, lsl r0
     114:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     118:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     11c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     120:	00000020 	andeq	r0, r0, r0, lsr #32
	...
     12c:	0000004a 	andeq	r0, r0, sl, asr #32
     130:	83100e41 	tsthi	r0, #1040	; 0x410
     134:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     138:	62018e02 	andvs	r8, r1, #2, 28
     13c:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     140:	0000000e 	andeq	r0, r0, lr
     144:	00000014 	andeq	r0, r0, r4, lsl r0
     148:	00000000 	andeq	r0, r0, r0
     14c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     150:	00000012 	andeq	r0, r0, r2, lsl r0
     154:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     158:	00018e02 	andeq	r8, r1, r2, lsl #28
     15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     168:	00000034 	andeq	r0, r0, r4, lsr r0
     16c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     170:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
     174:	000ec4ce 	andeq	ip, lr, lr, asr #9
     178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     190:	000ec4ce 	andeq	ip, lr, lr, asr #9
     194:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1a8:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     1ac:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1b0:	0000000c 	andeq	r0, r0, ip
	...
     1bc:	00000020 	andeq	r0, r0, r0, lsr #32
     1c0:	00000018 	andeq	r0, r0, r8, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
     1d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1d4:	50018e02 	andpl	r8, r1, r2, lsl #28
     1d8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1dc:	00000018 	andeq	r0, r0, r8, lsl r0
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     1e8:	0000002e 	andeq	r0, r0, lr, lsr #32
     1ec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1f0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	00000018 	andeq	r0, r0, r8, lsl r0
     1fc:	00000000 	andeq	r0, r0, r0
     200:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     204:	00000024 	andeq	r0, r0, r4, lsr #32
     208:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     20c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     210:	00000001 	andeq	r0, r0, r1
     214:	0000001c 	andeq	r0, r0, ip, lsl r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     220:	000000b8 	strheq	r0, [r0], -r8
     224:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     228:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     22c:	200e4301 	andcs	r4, lr, r1, lsl #6
     230:	0c0e5102 	stfeqs	f5, [lr], {2}
     234:	00000024 	andeq	r0, r0, r4, lsr #32
     238:	00000000 	andeq	r0, r0, r0
     23c:	08000408 	stmdaeq	r0, {r3, sl}
     240:	000003fc 	strdeq	r0, [r0], -ip
     244:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     248:	86088509 	strhi	r8, [r8], -r9, lsl #10
     24c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     250:	8a048905 	bhi	12266c <__Stack_Size+0x12226c>
     254:	8e028b03 	vmlahi.f64	d8, d2, d3
     258:	580e4201 	stmdapl	lr, {r0, r9, lr}
     25c:	0000001c 	andeq	r0, r0, ip, lsl r0
     260:	00000000 	andeq	r0, r0, r0
     264:	08000804 	stmdaeq	r0, {r2, fp}
     268:	0000008c 	andeq	r0, r0, ip, lsl #1
     26c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     270:	54018e02 	strpl	r8, [r1], #-3586	; 0xe02
     274:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     278:	000b4400 	andeq	r4, fp, r0, lsl #8
     27c:	00000024 	andeq	r0, r0, r4, lsr #32
     280:	00000000 	andeq	r0, r0, r0
     284:	08000890 	stmdaeq	r0, {r4, r7, fp}
     288:	00000108 	andeq	r0, r0, r8, lsl #2
     28c:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     290:	86068507 	strhi	r8, [r6], -r7, lsl #10
     294:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     298:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     29c:	0e780201 	cdpeq	2, 7, cr0, cr8, cr1, {0}
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	00000018 	andeq	r0, r0, r8, lsl r0
     2a8:	00000000 	andeq	r0, r0, r0
     2ac:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
     2b0:	0000007c 	andeq	r0, r0, ip, ror r0
     2b4:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     2bc:	0c0e7c01 	stceq	12, cr7, [lr], {1}
     2c0:	00000018 	andeq	r0, r0, r8, lsl r0
     2c4:	00000000 	andeq	r0, r0, r0
     2c8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
     2cc:	00000134 	andeq	r0, r0, r4, lsr r1
     2d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     2d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     2e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	000002dc 	ldrdeq	r0, [r0], -ip
     2f4:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	000002dc 	ldrdeq	r0, [r0], -ip
     304:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
     308:	00000002 	andeq	r0, r0, r2
     30c:	0000000c 	andeq	r0, r0, ip
     310:	000002dc 	ldrdeq	r0, [r0], -ip
     314:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     318:	00000002 	andeq	r0, r0, r2
     31c:	0000000c 	andeq	r0, r0, ip
     320:	000002dc 	ldrdeq	r0, [r0], -ip
     324:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
     328:	00000002 	andeq	r0, r0, r2
     32c:	0000000c 	andeq	r0, r0, ip
     330:	000002dc 	ldrdeq	r0, [r0], -ip
     334:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	000002dc 	ldrdeq	r0, [r0], -ip
     344:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	000002dc 	ldrdeq	r0, [r0], -ip
     354:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	000002dc 	ldrdeq	r0, [r0], -ip
     364:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	000002dc 	ldrdeq	r0, [r0], -ip
     374:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
     378:	00000014 	andeq	r0, r0, r4, lsl r0
     37c:	0000000c 	andeq	r0, r0, ip
     380:	000002dc 	ldrdeq	r0, [r0], -ip
     384:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	000002dc 	ldrdeq	r0, [r0], -ip
     394:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	000002dc 	ldrdeq	r0, [r0], -ip
     3a4:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	000002dc 	ldrdeq	r0, [r0], -ip
     3b4:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	000002dc 	ldrdeq	r0, [r0], -ip
     3c4:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	000002dc 	ldrdeq	r0, [r0], -ip
     3d4:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	000002dc 	ldrdeq	r0, [r0], -ip
     3e4:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	000002dc 	ldrdeq	r0, [r0], -ip
     3f4:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	000002dc 	ldrdeq	r0, [r0], -ip
     404:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
     408:	00000002 	andeq	r0, r0, r2
     40c:	0000000c 	andeq	r0, r0, ip
     410:	000002dc 	ldrdeq	r0, [r0], -ip
     414:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	000002dc 	ldrdeq	r0, [r0], -ip
     424:	08000b80 	stmdaeq	r0, {r7, r8, r9, fp}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	000002dc 	ldrdeq	r0, [r0], -ip
     434:	00000000 	andeq	r0, r0, r0
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	000002dc 	ldrdeq	r0, [r0], -ip
     444:	00000000 	andeq	r0, r0, r0
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	000002dc 	ldrdeq	r0, [r0], -ip
     454:	00000000 	andeq	r0, r0, r0
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	000002dc 	ldrdeq	r0, [r0], -ip
     464:	00000000 	andeq	r0, r0, r0
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	000002dc 	ldrdeq	r0, [r0], -ip
     474:	00000000 	andeq	r0, r0, r0
     478:	00000002 	andeq	r0, r0, r2
     47c:	0000000c 	andeq	r0, r0, ip
     480:	000002dc 	ldrdeq	r0, [r0], -ip
     484:	00000000 	andeq	r0, r0, r0
     488:	00000002 	andeq	r0, r0, r2
     48c:	0000000c 	andeq	r0, r0, ip
     490:	000002dc 	ldrdeq	r0, [r0], -ip
     494:	00000000 	andeq	r0, r0, r0
     498:	00000002 	andeq	r0, r0, r2
     49c:	0000000c 	andeq	r0, r0, ip
     4a0:	000002dc 	ldrdeq	r0, [r0], -ip
     4a4:	08000b82 	stmdaeq	r0, {r1, r7, r8, r9, fp}
     4a8:	00000002 	andeq	r0, r0, r2
     4ac:	0000000c 	andeq	r0, r0, ip
     4b0:	000002dc 	ldrdeq	r0, [r0], -ip
     4b4:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
     4b8:	00000002 	andeq	r0, r0, r2
     4bc:	0000000c 	andeq	r0, r0, ip
     4c0:	000002dc 	ldrdeq	r0, [r0], -ip
     4c4:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
     4c8:	00000004 	andeq	r0, r0, r4
     4cc:	0000000c 	andeq	r0, r0, ip
     4d0:	000002dc 	ldrdeq	r0, [r0], -ip
     4d4:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
     4d8:	00000002 	andeq	r0, r0, r2
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	000002dc 	ldrdeq	r0, [r0], -ip
     4e4:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
     4e8:	00000002 	andeq	r0, r0, r2
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	000002dc 	ldrdeq	r0, [r0], -ip
     4f4:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
     4f8:	00000002 	andeq	r0, r0, r2
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	000002dc 	ldrdeq	r0, [r0], -ip
     504:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
     508:	00000002 	andeq	r0, r0, r2
     50c:	0000000c 	andeq	r0, r0, ip
     510:	000002dc 	ldrdeq	r0, [r0], -ip
     514:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
     518:	00000002 	andeq	r0, r0, r2
     51c:	0000000c 	andeq	r0, r0, ip
     520:	000002dc 	ldrdeq	r0, [r0], -ip
     524:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     528:	00000002 	andeq	r0, r0, r2
     52c:	0000000c 	andeq	r0, r0, ip
     530:	000002dc 	ldrdeq	r0, [r0], -ip
     534:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
     538:	00000002 	andeq	r0, r0, r2
     53c:	00000018 	andeq	r0, r0, r8, lsl r0
     540:	000002dc 	ldrdeq	r0, [r0], -ip
     544:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
     548:	00000014 	andeq	r0, r0, r4, lsl r0
     54c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     550:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     554:	000ec3ce 	andeq	ip, lr, lr, asr #7
     558:	0000000c 	andeq	r0, r0, ip
     55c:	000002dc 	ldrdeq	r0, [r0], -ip
     560:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
     564:	00000002 	andeq	r0, r0, r2
     568:	0000000c 	andeq	r0, r0, ip
     56c:	000002dc 	ldrdeq	r0, [r0], -ip
     570:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
     574:	00000002 	andeq	r0, r0, r2
     578:	0000000c 	andeq	r0, r0, ip
     57c:	000002dc 	ldrdeq	r0, [r0], -ip
     580:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
     584:	00000002 	andeq	r0, r0, r2
     588:	0000000c 	andeq	r0, r0, ip
     58c:	000002dc 	ldrdeq	r0, [r0], -ip
     590:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
     594:	00000002 	andeq	r0, r0, r2
     598:	0000000c 	andeq	r0, r0, ip
     59c:	000002dc 	ldrdeq	r0, [r0], -ip
     5a0:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
     5a4:	00000002 	andeq	r0, r0, r2
     5a8:	0000000c 	andeq	r0, r0, ip
     5ac:	000002dc 	ldrdeq	r0, [r0], -ip
     5b0:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
     5b4:	00000002 	andeq	r0, r0, r2
     5b8:	0000000c 	andeq	r0, r0, ip
     5bc:	000002dc 	ldrdeq	r0, [r0], -ip
     5c0:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
     5c4:	00000002 	andeq	r0, r0, r2
     5c8:	0000000c 	andeq	r0, r0, ip
     5cc:	000002dc 	ldrdeq	r0, [r0], -ip
     5d0:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
     5d4:	00000002 	andeq	r0, r0, r2
     5d8:	00000014 	andeq	r0, r0, r4, lsl r0
     5dc:	000002dc 	ldrdeq	r0, [r0], -ip
     5e0:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
     5e4:	00000034 	andeq	r0, r0, r4, lsr r0
     5e8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f0:	00000018 	andeq	r0, r0, r8, lsl r0
     5f4:	000002dc 	ldrdeq	r0, [r0], -ip
     5f8:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
     5fc:	0000003c 	andeq	r0, r0, ip, lsr r0
     600:	83100e42 	tsthi	r0, #1056	; 0x420
     604:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     608:	00018e02 	andeq	r8, r1, r2, lsl #28
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000002dc 	ldrdeq	r0, [r0], -ip
     614:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	000002dc 	ldrdeq	r0, [r0], -ip
     624:	08000c2e 	stmdaeq	r0, {r1, r2, r3, r5, sl, fp}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	000002dc 	ldrdeq	r0, [r0], -ip
     634:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	000002dc 	ldrdeq	r0, [r0], -ip
     644:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	000002dc 	ldrdeq	r0, [r0], -ip
     654:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	000002dc 	ldrdeq	r0, [r0], -ip
     664:	08000c36 	stmdaeq	r0, {r1, r2, r4, r5, sl, fp}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	000002dc 	ldrdeq	r0, [r0], -ip
     674:	08000c38 	stmdaeq	r0, {r3, r4, r5, sl, fp}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	000002dc 	ldrdeq	r0, [r0], -ip
     684:	08000c3a 	stmdaeq	r0, {r1, r3, r4, r5, sl, fp}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	000002dc 	ldrdeq	r0, [r0], -ip
     694:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	000002dc 	ldrdeq	r0, [r0], -ip
     6a4:	08000c3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, sl, fp}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	000002dc 	ldrdeq	r0, [r0], -ip
     6b4:	08000c40 	stmdaeq	r0, {r6, sl, fp}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	000002dc 	ldrdeq	r0, [r0], -ip
     6c4:	08000c42 	stmdaeq	r0, {r1, r6, sl, fp}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000002dc 	ldrdeq	r0, [r0], -ip
     6d4:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	000002dc 	ldrdeq	r0, [r0], -ip
     6e4:	08000c46 	stmdaeq	r0, {r1, r2, r6, sl, fp}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000002dc 	ldrdeq	r0, [r0], -ip
     6f4:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	000002dc 	ldrdeq	r0, [r0], -ip
     704:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	000002dc 	ldrdeq	r0, [r0], -ip
     714:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
     718:	00000002 	andeq	r0, r0, r2
     71c:	0000000c 	andeq	r0, r0, ip
     720:	000002dc 	ldrdeq	r0, [r0], -ip
     724:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
     728:	00000002 	andeq	r0, r0, r2
     72c:	0000000c 	andeq	r0, r0, ip
     730:	000002dc 	ldrdeq	r0, [r0], -ip
     734:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
     738:	00000002 	andeq	r0, r0, r2
     73c:	0000000c 	andeq	r0, r0, ip
     740:	000002dc 	ldrdeq	r0, [r0], -ip
     744:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
     748:	00000002 	andeq	r0, r0, r2
     74c:	0000000c 	andeq	r0, r0, ip
     750:	000002dc 	ldrdeq	r0, [r0], -ip
     754:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
     758:	00000002 	andeq	r0, r0, r2
     75c:	0000000c 	andeq	r0, r0, ip
     760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     764:	7c020001 	stcvc	0, cr0, [r2], {1}
     768:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     76c:	0000000c 	andeq	r0, r0, ip
     770:	0000075c 	andeq	r0, r0, ip, asr r7
     774:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
     778:	0000000c 	andeq	r0, r0, ip
     77c:	00000028 	andeq	r0, r0, r8, lsr #32
     780:	0000075c 	andeq	r0, r0, ip, asr r7
     784:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
     788:	00000104 	andeq	r0, r0, r4, lsl #2
     78c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     790:	86088509 	strhi	r8, [r8], -r9, lsl #10
     794:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     798:	8a048905 	bhi	122bb4 <__Stack_Size+0x1227b4>
     79c:	8e028b03 	vmlahi.f64	d8, d2, d3
     7a0:	380e4201 	stmdacc	lr, {r0, r9, lr}
     7a4:	240e6c02 	strcs	r6, [lr], #-3074	; 0xc02
     7a8:	00000020 	andeq	r0, r0, r0, lsr #32
     7ac:	0000075c 	andeq	r0, r0, ip, asr r7
     7b0:	08000d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp}
     7b4:	0000005c 	andeq	r0, r0, ip, asr r0
     7b8:	83100e41 	tsthi	r0, #1040	; 0x410
     7bc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     7c0:	61018e02 	tstvs	r1, r2, lsl #28
     7c4:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     7c8:	0000000e 	andeq	r0, r0, lr
     7cc:	0000000c 	andeq	r0, r0, ip
     7d0:	0000075c 	andeq	r0, r0, ip, asr r7
     7d4:	00000000 	andeq	r0, r0, r0
     7d8:	00000020 	andeq	r0, r0, r0, lsr #32
     7dc:	0000000c 	andeq	r0, r0, ip
     7e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7ec:	00000018 	andeq	r0, r0, r8, lsl r0
     7f0:	000007dc 	ldrdeq	r0, [r0], -ip
     7f4:	08000dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp}
     7f8:	0000006c 	andeq	r0, r0, ip, rrx
     7fc:	83100e41 	tsthi	r0, #1040	; 0x410
     800:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	0000000c 	andeq	r0, r0, ip
     80c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     810:	7c020001 	stcvc	0, cr0, [r2], {1}
     814:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     818:	0000000c 	andeq	r0, r0, ip
     81c:	00000808 	andeq	r0, r0, r8, lsl #16
     820:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
     824:	00000018 	andeq	r0, r0, r8, lsl r0
     828:	0000000c 	andeq	r0, r0, ip
     82c:	00000808 	andeq	r0, r0, r8, lsl #16
     830:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     834:	0000000c 	andeq	r0, r0, ip
     838:	0000000c 	andeq	r0, r0, ip
     83c:	00000808 	andeq	r0, r0, r8, lsl #16
     840:	08000e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp}
     844:	00000014 	andeq	r0, r0, r4, lsl r0
     848:	0000000c 	andeq	r0, r0, ip
     84c:	00000808 	andeq	r0, r0, r8, lsl #16
     850:	08000e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp}
     854:	00000002 	andeq	r0, r0, r2
     858:	00000014 	andeq	r0, r0, r4, lsl r0
     85c:	00000808 	andeq	r0, r0, r8, lsl #16
     860:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
     864:	0000005c 	andeq	r0, r0, ip, asr r0
     868:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     86c:	00018e02 	andeq	r8, r1, r2, lsl #28
     870:	0000000c 	andeq	r0, r0, ip
     874:	00000808 	andeq	r0, r0, r8, lsl #16
     878:	08000ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp}
     87c:	00000024 	andeq	r0, r0, r4, lsr #32
     880:	0000000c 	andeq	r0, r0, ip
     884:	00000808 	andeq	r0, r0, r8, lsl #16
     888:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
     88c:	00000010 	andeq	r0, r0, r0, lsl r0
     890:	0000000c 	andeq	r0, r0, ip
     894:	00000808 	andeq	r0, r0, r8, lsl #16
     898:	08000efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp}
     89c:	00000018 	andeq	r0, r0, r8, lsl r0
     8a0:	0000000c 	andeq	r0, r0, ip
     8a4:	00000808 	andeq	r0, r0, r8, lsl #16
     8a8:	08000f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp}
     8ac:	0000002c 	andeq	r0, r0, ip, lsr #32
     8b0:	00000014 	andeq	r0, r0, r4, lsl r0
     8b4:	00000808 	andeq	r0, r0, r8, lsl #16
     8b8:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
     8bc:	00000024 	andeq	r0, r0, r4, lsr #32
     8c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8c8:	00000014 	andeq	r0, r0, r4, lsl r0
     8cc:	00000808 	andeq	r0, r0, r8, lsl #16
     8d0:	08000f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp}
     8d4:	000000e0 	andeq	r0, r0, r0, ror #1
     8d8:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     8e0:	0000000c 	andeq	r0, r0, ip
     8e4:	00000808 	andeq	r0, r0, r8, lsl #16
     8e8:	08001044 	stmdaeq	r0, {r2, r6, ip}
     8ec:	0000000c 	andeq	r0, r0, ip
     8f0:	0000000c 	andeq	r0, r0, ip
     8f4:	00000808 	andeq	r0, r0, r8, lsl #16
     8f8:	08001050 	stmdaeq	r0, {r4, r6, ip}
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	0000000c 	andeq	r0, r0, ip
     904:	00000808 	andeq	r0, r0, r8, lsl #16
     908:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
     90c:	00000020 	andeq	r0, r0, r0, lsr #32
     910:	0000000c 	andeq	r0, r0, ip
     914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     918:	7c020001 	stcvc	0, cr0, [r2], {1}
     91c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     920:	00000018 	andeq	r0, r0, r8, lsl r0
     924:	00000910 	andeq	r0, r0, r0, lsl r9
     928:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     92c:	00000028 	andeq	r0, r0, r8, lsr #32
     930:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     934:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     938:	00000001 	andeq	r0, r0, r1
     93c:	00000014 	andeq	r0, r0, r4, lsl r0
     940:	00000910 	andeq	r0, r0, r0, lsl r9
     944:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
     948:	00000038 	andeq	r0, r0, r8, lsr r0
     94c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     950:	00018e02 	andeq	r8, r1, r2, lsl #28
     954:	0000000c 	andeq	r0, r0, ip
     958:	00000910 	andeq	r0, r0, r0, lsl r9
     95c:	00000000 	andeq	r0, r0, r0
     960:	00000004 	andeq	r0, r0, r4
     964:	0000000c 	andeq	r0, r0, ip
     968:	00000910 	andeq	r0, r0, r0, lsl r9
     96c:	080010dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, ip}
     970:	0000001c 	andeq	r0, r0, ip, lsl r0
     974:	00000018 	andeq	r0, r0, r8, lsl r0
     978:	00000910 	andeq	r0, r0, r0, lsl r9
     97c:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
     980:	00000024 	andeq	r0, r0, r4, lsr #32
     984:	83100e41 	tsthi	r0, #1040	; 0x410
     988:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     98c:	00018e02 	andeq	r8, r1, r2, lsl #28
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000910 	andeq	r0, r0, r0, lsl r9
     998:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
     99c:	00000004 	andeq	r0, r0, r4
     9a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9a4:	00000910 	andeq	r0, r0, r0, lsl r9
     9a8:	08001120 	stmdaeq	r0, {r5, r8, ip}
     9ac:	00000034 	andeq	r0, r0, r4, lsr r0
     9b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9b4:	4d018e02 	stcmi	14, cr8, [r1, #-8]
     9b8:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     9bc:	000b4400 	andeq	r4, fp, r0, lsl #8
     9c0:	00000018 	andeq	r0, r0, r8, lsl r0
     9c4:	00000910 	andeq	r0, r0, r0, lsl r9
     9c8:	08001154 	stmdaeq	r0, {r2, r4, r6, r8, ip}
     9cc:	0000002a 	andeq	r0, r0, sl, lsr #32
     9d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     9d4:	53018e02 	movwpl	r8, #7682	; 0x1e02
     9d8:	0000080e 	andeq	r0, r0, lr, lsl #16
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     9e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	000009dc 	ldrdeq	r0, [r0], -ip
     9f4:	08001180 	stmdaeq	r0, {r7, r8, ip}
     9f8:	00000018 	andeq	r0, r0, r8, lsl r0
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	000009dc 	ldrdeq	r0, [r0], -ip
     a04:	00000000 	andeq	r0, r0, r0
     a08:	00000018 	andeq	r0, r0, r8, lsl r0
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	000009dc 	ldrdeq	r0, [r0], -ip
     a14:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
     a18:	00000018 	andeq	r0, r0, r8, lsl r0
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	000009dc 	ldrdeq	r0, [r0], -ip
     a24:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
     a28:	00000018 	andeq	r0, r0, r8, lsl r0
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	000009dc 	ldrdeq	r0, [r0], -ip
     a34:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
     a38:	00000010 	andeq	r0, r0, r0, lsl r0
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	000009dc 	ldrdeq	r0, [r0], -ip
     a44:	00000000 	andeq	r0, r0, r0
     a48:	0000000c 	andeq	r0, r0, ip
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	000009dc 	ldrdeq	r0, [r0], -ip
     a54:	00000000 	andeq	r0, r0, r0
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	0000000c 	andeq	r0, r0, ip
     a60:	000009dc 	ldrdeq	r0, [r0], -ip
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00000010 	andeq	r0, r0, r0, lsl r0
     a6c:	0000000c 	andeq	r0, r0, ip
     a70:	000009dc 	ldrdeq	r0, [r0], -ip
     a74:	00000000 	andeq	r0, r0, r0
     a78:	00000010 	andeq	r0, r0, r0, lsl r0
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	000009dc 	ldrdeq	r0, [r0], -ip
     a84:	00000000 	andeq	r0, r0, r0
     a88:	00000018 	andeq	r0, r0, r8, lsl r0
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	000009dc 	ldrdeq	r0, [r0], -ip
     a94:	00000000 	andeq	r0, r0, r0
     a98:	00000020 	andeq	r0, r0, r0, lsr #32
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	000009dc 	ldrdeq	r0, [r0], -ip
     aa4:	080011d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip}
     aa8:	0000000c 	andeq	r0, r0, ip
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	000009dc 	ldrdeq	r0, [r0], -ip
     ab4:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
     ab8:	00000028 	andeq	r0, r0, r8, lsr #32
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	000009dc 	ldrdeq	r0, [r0], -ip
     ac4:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
     ac8:	00000036 	andeq	r0, r0, r6, lsr r0
     acc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad0:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
     ad4:	0000080e 	andeq	r0, r0, lr, lsl #16
     ad8:	00000018 	andeq	r0, r0, r8, lsl r0
     adc:	000009dc 	ldrdeq	r0, [r0], -ip
     ae0:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
     ae4:	00000040 	andeq	r0, r0, r0, asr #32
     ae8:	83100e41 	tsthi	r0, #1040	; 0x410
     aec:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     af0:	00018e02 	andeq	r8, r1, r2, lsl #28
     af4:	00000014 	andeq	r0, r0, r4, lsl r0
     af8:	000009dc 	ldrdeq	r0, [r0], -ip
     afc:	00000000 	andeq	r0, r0, r0
     b00:	0000003c 	andeq	r0, r0, ip, lsr r0
     b04:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b08:	00018e02 	andeq	r8, r1, r2, lsl #28
     b0c:	00000014 	andeq	r0, r0, r4, lsl r0
     b10:	000009dc 	ldrdeq	r0, [r0], -ip
     b14:	00000000 	andeq	r0, r0, r0
     b18:	00000070 	andeq	r0, r0, r0, ror r0
     b1c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b20:	00018e02 	andeq	r8, r1, r2, lsl #28
     b24:	00000018 	andeq	r0, r0, r8, lsl r0
     b28:	000009dc 	ldrdeq	r0, [r0], -ip
     b2c:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
     b30:	00000048 	andeq	r0, r0, r8, asr #32
     b34:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b38:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b40:	00000018 	andeq	r0, r0, r8, lsl r0
     b44:	000009dc 	ldrdeq	r0, [r0], -ip
     b48:	00000000 	andeq	r0, r0, r0
     b4c:	00000038 	andeq	r0, r0, r8, lsr r0
     b50:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b54:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b58:	00018e02 	andeq	r8, r1, r2, lsl #28
     b5c:	00000018 	andeq	r0, r0, r8, lsl r0
     b60:	000009dc 	ldrdeq	r0, [r0], -ip
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00000048 	andeq	r0, r0, r8, asr #32
     b6c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b70:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b74:	00018e02 	andeq	r8, r1, r2, lsl #28
     b78:	00000014 	andeq	r0, r0, r4, lsl r0
     b7c:	000009dc 	ldrdeq	r0, [r0], -ip
     b80:	00000000 	andeq	r0, r0, r0
     b84:	000000a0 	andeq	r0, r0, r0, lsr #1
     b88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b8c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b90:	00000018 	andeq	r0, r0, r8, lsl r0
     b94:	000009dc 	ldrdeq	r0, [r0], -ip
     b98:	00000000 	andeq	r0, r0, r0
     b9c:	0000008c 	andeq	r0, r0, ip, lsl #1
     ba0:	83100e41 	tsthi	r0, #1040	; 0x410
     ba4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bac:	0000001c 	andeq	r0, r0, ip, lsl r0
     bb0:	000009dc 	ldrdeq	r0, [r0], -ip
     bb4:	00000000 	andeq	r0, r0, r0
     bb8:	00000054 	andeq	r0, r0, r4, asr r0
     bbc:	83180e41 	tsthi	r8, #1040	; 0x410
     bc0:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     bc4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     bc8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bd4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bd8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000bcc 	andeq	r0, r0, ip, asr #23
     be4:	080012cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip}
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000bcc 	andeq	r0, r0, ip, asr #23
     bf4:	080012d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip}
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000bcc 	andeq	r0, r0, ip, asr #23
     c04:	080012e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip}
     c08:	0000000c 	andeq	r0, r0, ip
     c0c:	0000000c 	andeq	r0, r0, ip
     c10:	00000bcc 	andeq	r0, r0, ip, asr #23
     c14:	00000000 	andeq	r0, r0, r0
     c18:	00000010 	andeq	r0, r0, r0, lsl r0
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000bcc 	andeq	r0, r0, ip, asr #23
     c24:	00000000 	andeq	r0, r0, r0
     c28:	00000010 	andeq	r0, r0, r0, lsl r0
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000bcc 	andeq	r0, r0, ip, asr #23
     c34:	00000000 	andeq	r0, r0, r0
     c38:	00000014 	andeq	r0, r0, r4, lsl r0
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c44:	7c020001 	stcvc	0, cr0, [r2], {1}
     c48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c50:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c54:	00000000 	andeq	r0, r0, r0
     c58:	000000a4 	andeq	r0, r0, r4, lsr #1
     c5c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c60:	02018e02 	andeq	r8, r1, #2, 28
     c64:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
     c68:	0b42000e 	bleq	1080ca8 <__Stack_Size+0x10808a8>
     c6c:	00000018 	andeq	r0, r0, r8, lsl r0
     c70:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c74:	00000000 	andeq	r0, r0, r0
     c78:	00000016 	andeq	r0, r0, r6, lsl r0
     c7c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c80:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     c84:	000ec3ce 	andeq	ip, lr, lr, asr #7
     c88:	0000001c 	andeq	r0, r0, ip, lsl r0
     c8c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c90:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
     c94:	0000009c 	muleq	r0, ip, r0
     c98:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     c9c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ca0:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     ca4:	00000001 	andeq	r0, r0, r1
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	00000010 	andeq	r0, r0, r0, lsl r0
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cc0:	0800138c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip}
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cd0:	00000000 	andeq	r0, r0, r0
     cd4:	00000006 	andeq	r0, r0, r6
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cf0:	00000000 	andeq	r0, r0, r0
     cf4:	00000006 	andeq	r0, r0, r6
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d00:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
     d04:	00000004 	andeq	r0, r0, r4
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d10:	0800139c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip}
     d14:	00000004 	andeq	r0, r0, r4
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d20:	00000000 	andeq	r0, r0, r0
     d24:	0000000a 	andeq	r0, r0, sl
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d30:	00000000 	andeq	r0, r0, r0
     d34:	00000004 	andeq	r0, r0, r4
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d40:	00000000 	andeq	r0, r0, r0
     d44:	00000010 	andeq	r0, r0, r0, lsl r0
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d50:	00000000 	andeq	r0, r0, r0
     d54:	0000001c 	andeq	r0, r0, ip, lsl r0
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d60:	00000000 	andeq	r0, r0, r0
     d64:	0000000c 	andeq	r0, r0, ip
     d68:	00000018 	andeq	r0, r0, r8, lsl r0
     d6c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d70:	080013a0 	stmdaeq	r0, {r5, r7, r8, r9, ip}
     d74:	00000054 	andeq	r0, r0, r4, asr r0
     d78:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d7c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d80:	00000001 	andeq	r0, r0, r1
     d84:	00000014 	andeq	r0, r0, r4, lsl r0
     d88:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d8c:	00000000 	andeq	r0, r0, r0
     d90:	0000002a 	andeq	r0, r0, sl, lsr #32
     d94:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
     d98:	00018e02 	andeq	r8, r1, r2, lsl #28
     d9c:	0000000c 	andeq	r0, r0, ip
     da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     da4:	7c020001 	stcvc	0, cr0, [r2], {1}
     da8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000d9c 	muleq	r0, ip, sp
     db4:	00000000 	andeq	r0, r0, r0
     db8:	00000034 	andeq	r0, r0, r4, lsr r0
     dbc:	0000000c 	andeq	r0, r0, ip
     dc0:	00000d9c 	muleq	r0, ip, sp
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	00000030 	andeq	r0, r0, r0, lsr r0
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	00000d9c 	muleq	r0, ip, sp
     dd4:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
     dd8:	00000014 	andeq	r0, r0, r4, lsl r0
     ddc:	00000018 	andeq	r0, r0, r8, lsl r0
     de0:	00000d9c 	muleq	r0, ip, sp
     de4:	08001408 	stmdaeq	r0, {r3, sl, ip}
     de8:	00000084 	andeq	r0, r0, r4, lsl #1
     dec:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     df0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     df4:	00000001 	andeq	r0, r0, r1
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	00000d9c 	muleq	r0, ip, sp
     e00:	00000000 	andeq	r0, r0, r0
     e04:	0000000c 	andeq	r0, r0, ip
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	00000d9c 	muleq	r0, ip, sp
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00000004 	andeq	r0, r0, r4
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	00000d9c 	muleq	r0, ip, sp
     e20:	00000000 	andeq	r0, r0, r0
     e24:	00000004 	andeq	r0, r0, r4
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000d9c 	muleq	r0, ip, sp
     e30:	00000000 	andeq	r0, r0, r0
     e34:	00000004 	andeq	r0, r0, r4
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000d9c 	muleq	r0, ip, sp
     e40:	00000000 	andeq	r0, r0, r0
     e44:	00000004 	andeq	r0, r0, r4
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000d9c 	muleq	r0, ip, sp
     e50:	00000000 	andeq	r0, r0, r0
     e54:	00000006 	andeq	r0, r0, r6
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000d9c 	muleq	r0, ip, sp
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00000004 	andeq	r0, r0, r4
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000d9c 	muleq	r0, ip, sp
     e70:	00000000 	andeq	r0, r0, r0
     e74:	00000010 	andeq	r0, r0, r0, lsl r0
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000d9c 	muleq	r0, ip, sp
     e80:	00000000 	andeq	r0, r0, r0
     e84:	00000020 	andeq	r0, r0, r0, lsr #32
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000d9c 	muleq	r0, ip, sp
     e90:	00000000 	andeq	r0, r0, r0
     e94:	0000000c 	andeq	r0, r0, ip
     e98:	0000000c 	andeq	r0, r0, ip
     e9c:	00000d9c 	muleq	r0, ip, sp
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	00000018 	andeq	r0, r0, r8, lsl r0
     ea8:	0000000c 	andeq	r0, r0, ip
     eac:	00000d9c 	muleq	r0, ip, sp
     eb0:	00000000 	andeq	r0, r0, r0
     eb4:	00000010 	andeq	r0, r0, r0, lsl r0
     eb8:	0000000c 	andeq	r0, r0, ip
     ebc:	00000d9c 	muleq	r0, ip, sp
     ec0:	00000000 	andeq	r0, r0, r0
     ec4:	00000020 	andeq	r0, r0, r0, lsr #32
     ec8:	0000000c 	andeq	r0, r0, ip
     ecc:	00000d9c 	muleq	r0, ip, sp
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	0000000c 	andeq	r0, r0, ip
     edc:	00000d9c 	muleq	r0, ip, sp
     ee0:	0800148c 	stmdaeq	r0, {r2, r3, r7, sl, ip}
     ee4:	00000014 	andeq	r0, r0, r4, lsl r0
     ee8:	00000014 	andeq	r0, r0, r4, lsl r0
     eec:	00000d9c 	muleq	r0, ip, sp
     ef0:	080014a0 	stmdaeq	r0, {r5, r7, sl, ip}
     ef4:	00000018 	andeq	r0, r0, r8, lsl r0
     ef8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     efc:	00018e02 	andeq	r8, r1, r2, lsl #28
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	00000d9c 	muleq	r0, ip, sp
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	00000010 	andeq	r0, r0, r0, lsl r0
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	00000d9c 	muleq	r0, ip, sp
     f18:	00000000 	andeq	r0, r0, r0
     f1c:	00000018 	andeq	r0, r0, r8, lsl r0
     f20:	0000000c 	andeq	r0, r0, ip
     f24:	00000d9c 	muleq	r0, ip, sp
     f28:	00000000 	andeq	r0, r0, r0
     f2c:	00000020 	andeq	r0, r0, r0, lsr #32
     f30:	00000014 	andeq	r0, r0, r4, lsl r0
     f34:	00000d9c 	muleq	r0, ip, sp
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	0000004c 	andeq	r0, r0, ip, asr #32
     f40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     f44:	00018e02 	andeq	r8, r1, r2, lsl #28
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	00000d9c 	muleq	r0, ip, sp
     f50:	00000000 	andeq	r0, r0, r0
     f54:	0000001c 	andeq	r0, r0, ip, lsl r0
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	00000d9c 	muleq	r0, ip, sp
     f60:	00000000 	andeq	r0, r0, r0
     f64:	00000018 	andeq	r0, r0, r8, lsl r0
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	00000d9c 	muleq	r0, ip, sp
     f70:	00000000 	andeq	r0, r0, r0
     f74:	00000018 	andeq	r0, r0, r8, lsl r0
     f78:	0000000c 	andeq	r0, r0, ip
     f7c:	00000d9c 	muleq	r0, ip, sp
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0000001c 	andeq	r0, r0, ip, lsl r0
     f88:	0000000c 	andeq	r0, r0, ip
     f8c:	00000d9c 	muleq	r0, ip, sp
     f90:	00000000 	andeq	r0, r0, r0
     f94:	00000030 	andeq	r0, r0, r0, lsr r0
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	00000d9c 	muleq	r0, ip, sp
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	00000014 	andeq	r0, r0, r4, lsl r0
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fb0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fc0:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
     fc4:	0000003c 	andeq	r0, r0, ip, lsr r0
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fd0:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
     fd4:	00000038 	andeq	r0, r0, r8, lsr r0
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	00000014 	andeq	r0, r0, r4, lsl r0
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	00000fa8 	andeq	r0, r0, r8, lsr #31
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	0000000c 	andeq	r0, r0, ip
     ff8:	0000000c 	andeq	r0, r0, ip
     ffc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1000:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
    1004:	00000014 	andeq	r0, r0, r4, lsl r0
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1010:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
    1014:	0000000c 	andeq	r0, r0, ip
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1020:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
    1024:	00000014 	andeq	r0, r0, r4, lsl r0
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1030:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
    1034:	00000010 	andeq	r0, r0, r0, lsl r0
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1040:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
    1044:	00000014 	andeq	r0, r0, r4, lsl r0
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1050:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
    1054:	00000014 	andeq	r0, r0, r4, lsl r0
    1058:	0000000c 	andeq	r0, r0, ip
    105c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1060:	08001598 	stmdaeq	r0, {r3, r4, r7, r8, sl, ip}
    1064:	00000014 	andeq	r0, r0, r4, lsl r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1070:	00000000 	andeq	r0, r0, r0
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1080:	080015ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip}
    1084:	0000000c 	andeq	r0, r0, ip
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1090:	00000000 	andeq	r0, r0, r0
    1094:	00000014 	andeq	r0, r0, r4, lsl r0
    1098:	0000000c 	andeq	r0, r0, ip
    109c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	00000020 	andeq	r0, r0, r0, lsr #32
    10a8:	0000000c 	andeq	r0, r0, ip
    10ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10c0:	00000000 	andeq	r0, r0, r0
    10c4:	00000010 	andeq	r0, r0, r0, lsl r0
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00000014 	andeq	r0, r0, r4, lsl r0
    10dc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10e0:	080015b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip}
    10e4:	00000084 	andeq	r0, r0, r4, lsl #1
    10e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f0:	0000000c 	andeq	r0, r0, ip
    10f4:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1108:	0800163c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip}
    110c:	00000018 	andeq	r0, r0, r8, lsl r0
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1118:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
    111c:	00000018 	andeq	r0, r0, r8, lsl r0
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1128:	0800166c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, ip}
    112c:	00000018 	andeq	r0, r0, r8, lsl r0
    1130:	0000000c 	andeq	r0, r0, ip
    1134:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1138:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
    113c:	00000018 	andeq	r0, r0, r8, lsl r0
    1140:	0000000c 	andeq	r0, r0, ip
    1144:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1148:	00000000 	andeq	r0, r0, r0
    114c:	0000000c 	andeq	r0, r0, ip
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1158:	00000000 	andeq	r0, r0, r0
    115c:	0000000c 	andeq	r0, r0, ip
    1160:	0000000c 	andeq	r0, r0, ip
    1164:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1168:	00000000 	andeq	r0, r0, r0
    116c:	0000000c 	andeq	r0, r0, ip
    1170:	0000000c 	andeq	r0, r0, ip
    1174:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1178:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
    117c:	00000028 	andeq	r0, r0, r8, lsr #32
    1180:	00000014 	andeq	r0, r0, r4, lsl r0
    1184:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1188:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    118c:	0000002e 	andeq	r0, r0, lr, lsr #32
    1190:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1194:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    1198:	0000000c 	andeq	r0, r0, ip
    119c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11a0:	080016f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip}
    11a4:	00000010 	andeq	r0, r0, r0, lsl r0
    11a8:	0000000c 	andeq	r0, r0, ip
    11ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11b0:	00000000 	andeq	r0, r0, r0
    11b4:	00000014 	andeq	r0, r0, r4, lsl r0
    11b8:	0000000c 	andeq	r0, r0, ip
    11bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11c0:	00000000 	andeq	r0, r0, r0
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	0000000c 	andeq	r0, r0, ip
    11cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11d0:	7c020001 	stcvc	0, cr0, [r2], {1}
    11d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11d8:	00000018 	andeq	r0, r0, r8, lsl r0
    11dc:	000011c8 	andeq	r1, r0, r8, asr #3
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	00000032 	andeq	r0, r0, r2, lsr r0
    11e8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11ec:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11f0:	00000001 	andeq	r0, r0, r1
    11f4:	00000018 	andeq	r0, r0, r8, lsl r0
    11f8:	000011c8 	andeq	r1, r0, r8, asr #3
    11fc:	00000000 	andeq	r0, r0, r0
    1200:	0000003a 	andeq	r0, r0, sl, lsr r0
    1204:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1208:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    120c:	00000001 	andeq	r0, r0, r1
    1210:	00000024 	andeq	r0, r0, r4, lsr #32
    1214:	000011c8 	andeq	r1, r0, r8, asr #3
    1218:	00000000 	andeq	r0, r0, r0
    121c:	000000c8 	andeq	r0, r0, r8, asr #1
    1220:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1224:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1228:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    122c:	620b4200 	andvs	r4, fp, #0, 4
    1230:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1234:	000b4200 	andeq	r4, fp, r0, lsl #4
    1238:	0000000c 	andeq	r0, r0, ip
    123c:	000011c8 	andeq	r1, r0, r8, asr #3
    1240:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
    1244:	0000003c 	andeq	r0, r0, ip, lsr r0
    1248:	00000018 	andeq	r0, r0, r8, lsl r0
    124c:	000011c8 	andeq	r1, r0, r8, asr #3
    1250:	00000000 	andeq	r0, r0, r0
    1254:	00000074 	andeq	r0, r0, r4, ror r0
    1258:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    125c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1260:	00018e02 	andeq	r8, r1, r2, lsl #28
    1264:	00000018 	andeq	r0, r0, r8, lsl r0
    1268:	000011c8 	andeq	r1, r0, r8, asr #3
    126c:	00000000 	andeq	r0, r0, r0
    1270:	00000088 	andeq	r0, r0, r8, lsl #1
    1274:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1278:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    127c:	00000001 	andeq	r0, r0, r1
    1280:	00000018 	andeq	r0, r0, r8, lsl r0
    1284:	000011c8 	andeq	r1, r0, r8, asr #3
    1288:	00000000 	andeq	r0, r0, r0
    128c:	00000084 	andeq	r0, r0, r4, lsl #1
    1290:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1294:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1298:	00018e02 	andeq	r8, r1, r2, lsl #28
    129c:	00000018 	andeq	r0, r0, r8, lsl r0
    12a0:	000011c8 	andeq	r1, r0, r8, asr #3
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	00000068 	andeq	r0, r0, r8, rrx
    12ac:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    12b0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    12b4:	00000001 	andeq	r0, r0, r1
    12b8:	0000000c 	andeq	r0, r0, ip
    12bc:	000011c8 	andeq	r1, r0, r8, asr #3
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	00000022 	andeq	r0, r0, r2, lsr #32
    12c8:	0000000c 	andeq	r0, r0, ip
    12cc:	000011c8 	andeq	r1, r0, r8, asr #3
    12d0:	00000000 	andeq	r0, r0, r0
    12d4:	00000012 	andeq	r0, r0, r2, lsl r0
    12d8:	0000000c 	andeq	r0, r0, ip
    12dc:	000011c8 	andeq	r1, r0, r8, asr #3
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	00000014 	andeq	r0, r0, r4, lsl r0
    12e8:	0000000c 	andeq	r0, r0, ip
    12ec:	000011c8 	andeq	r1, r0, r8, asr #3
    12f0:	00000000 	andeq	r0, r0, r0
    12f4:	00000010 	andeq	r0, r0, r0, lsl r0
    12f8:	0000000c 	andeq	r0, r0, ip
    12fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1300:	00000000 	andeq	r0, r0, r0
    1304:	00000012 	andeq	r0, r0, r2, lsl r0
    1308:	0000000c 	andeq	r0, r0, ip
    130c:	000011c8 	andeq	r1, r0, r8, asr #3
    1310:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
    1314:	00000018 	andeq	r0, r0, r8, lsl r0
    1318:	0000000c 	andeq	r0, r0, ip
    131c:	000011c8 	andeq	r1, r0, r8, asr #3
    1320:	00000000 	andeq	r0, r0, r0
    1324:	0000001c 	andeq	r0, r0, ip, lsl r0
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	000011c8 	andeq	r1, r0, r8, asr #3
    1330:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    1334:	00000012 	andeq	r0, r0, r2, lsl r0
    1338:	0000000c 	andeq	r0, r0, ip
    133c:	000011c8 	andeq	r1, r0, r8, asr #3
    1340:	00000000 	andeq	r0, r0, r0
    1344:	00000004 	andeq	r0, r0, r4
    1348:	0000000c 	andeq	r0, r0, ip
    134c:	000011c8 	andeq	r1, r0, r8, asr #3
    1350:	00000000 	andeq	r0, r0, r0
    1354:	00000008 	andeq	r0, r0, r8
    1358:	0000000c 	andeq	r0, r0, ip
    135c:	000011c8 	andeq	r1, r0, r8, asr #3
    1360:	00000000 	andeq	r0, r0, r0
    1364:	00000012 	andeq	r0, r0, r2, lsl r0
    1368:	0000000c 	andeq	r0, r0, ip
    136c:	000011c8 	andeq	r1, r0, r8, asr #3
    1370:	00000000 	andeq	r0, r0, r0
    1374:	0000000e 	andeq	r0, r0, lr
    1378:	0000000c 	andeq	r0, r0, ip
    137c:	000011c8 	andeq	r1, r0, r8, asr #3
    1380:	00000000 	andeq	r0, r0, r0
    1384:	0000001a 	andeq	r0, r0, sl, lsl r0
    1388:	00000018 	andeq	r0, r0, r8, lsl r0
    138c:	000011c8 	andeq	r1, r0, r8, asr #3
    1390:	00000000 	andeq	r0, r0, r0
    1394:	00000034 	andeq	r0, r0, r4, lsr r0
    1398:	83100e41 	tsthi	r0, #1040	; 0x410
    139c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    13a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13a4:	00000014 	andeq	r0, r0, r4, lsl r0
    13a8:	000011c8 	andeq	r1, r0, r8, asr #3
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	00000014 	andeq	r0, r0, r4, lsl r0
    13b4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13b8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13bc:	00000014 	andeq	r0, r0, r4, lsl r0
    13c0:	000011c8 	andeq	r1, r0, r8, asr #3
    13c4:	00000000 	andeq	r0, r0, r0
    13c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    13cc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13d0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13d4:	00000014 	andeq	r0, r0, r4, lsl r0
    13d8:	000011c8 	andeq	r1, r0, r8, asr #3
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	00000014 	andeq	r0, r0, r4, lsl r0
    13e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13e8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ec:	0000000c 	andeq	r0, r0, ip
    13f0:	000011c8 	andeq	r1, r0, r8, asr #3
    13f4:	0800176a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, ip}
    13f8:	00000006 	andeq	r0, r0, r6
    13fc:	0000000c 	andeq	r0, r0, ip
    1400:	000011c8 	andeq	r1, r0, r8, asr #3
    1404:	00000000 	andeq	r0, r0, r0
    1408:	00000010 	andeq	r0, r0, r0, lsl r0
    140c:	0000000c 	andeq	r0, r0, ip
    1410:	000011c8 	andeq	r1, r0, r8, asr #3
    1414:	00000000 	andeq	r0, r0, r0
    1418:	00000010 	andeq	r0, r0, r0, lsl r0
    141c:	00000018 	andeq	r0, r0, r8, lsl r0
    1420:	000011c8 	andeq	r1, r0, r8, asr #3
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0000003c 	andeq	r0, r0, ip, lsr r0
    142c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1430:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1434:	00018e02 	andeq	r8, r1, r2, lsl #28
    1438:	0000000c 	andeq	r0, r0, ip
    143c:	000011c8 	andeq	r1, r0, r8, asr #3
    1440:	00000000 	andeq	r0, r0, r0
    1444:	00000010 	andeq	r0, r0, r0, lsl r0
    1448:	0000000c 	andeq	r0, r0, ip
    144c:	000011c8 	andeq	r1, r0, r8, asr #3
    1450:	00000000 	andeq	r0, r0, r0
    1454:	00000014 	andeq	r0, r0, r4, lsl r0
    1458:	0000000c 	andeq	r0, r0, ip
    145c:	000011c8 	andeq	r1, r0, r8, asr #3
    1460:	00000000 	andeq	r0, r0, r0
    1464:	00000010 	andeq	r0, r0, r0, lsl r0
    1468:	0000000c 	andeq	r0, r0, ip
    146c:	000011c8 	andeq	r1, r0, r8, asr #3
    1470:	00000000 	andeq	r0, r0, r0
    1474:	00000014 	andeq	r0, r0, r4, lsl r0
    1478:	0000000c 	andeq	r0, r0, ip
    147c:	000011c8 	andeq	r1, r0, r8, asr #3
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00000018 	andeq	r0, r0, r8, lsl r0
    1488:	0000000c 	andeq	r0, r0, ip
    148c:	000011c8 	andeq	r1, r0, r8, asr #3
    1490:	00000000 	andeq	r0, r0, r0
    1494:	00000018 	andeq	r0, r0, r8, lsl r0
    1498:	0000000c 	andeq	r0, r0, ip
    149c:	000011c8 	andeq	r1, r0, r8, asr #3
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	00000018 	andeq	r0, r0, r8, lsl r0
    14a8:	0000000c 	andeq	r0, r0, ip
    14ac:	000011c8 	andeq	r1, r0, r8, asr #3
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	00000018 	andeq	r0, r0, r8, lsl r0
    14b8:	0000000c 	andeq	r0, r0, ip
    14bc:	000011c8 	andeq	r1, r0, r8, asr #3
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	00000010 	andeq	r0, r0, r0, lsl r0
    14c8:	0000000c 	andeq	r0, r0, ip
    14cc:	000011c8 	andeq	r1, r0, r8, asr #3
    14d0:	00000000 	andeq	r0, r0, r0
    14d4:	00000014 	andeq	r0, r0, r4, lsl r0
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	000011c8 	andeq	r1, r0, r8, asr #3
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	00000010 	andeq	r0, r0, r0, lsl r0
    14e8:	0000000c 	andeq	r0, r0, ip
    14ec:	000011c8 	andeq	r1, r0, r8, asr #3
    14f0:	00000000 	andeq	r0, r0, r0
    14f4:	00000014 	andeq	r0, r0, r4, lsl r0
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1500:	00000000 	andeq	r0, r0, r0
    1504:	00000010 	andeq	r0, r0, r0, lsl r0
    1508:	0000000c 	andeq	r0, r0, ip
    150c:	000011c8 	andeq	r1, r0, r8, asr #3
    1510:	00000000 	andeq	r0, r0, r0
    1514:	00000014 	andeq	r0, r0, r4, lsl r0
    1518:	0000000c 	andeq	r0, r0, ip
    151c:	000011c8 	andeq	r1, r0, r8, asr #3
    1520:	00000000 	andeq	r0, r0, r0
    1524:	00000010 	andeq	r0, r0, r0, lsl r0
    1528:	0000000c 	andeq	r0, r0, ip
    152c:	000011c8 	andeq	r1, r0, r8, asr #3
    1530:	00000000 	andeq	r0, r0, r0
    1534:	00000014 	andeq	r0, r0, r4, lsl r0
    1538:	0000000c 	andeq	r0, r0, ip
    153c:	000011c8 	andeq	r1, r0, r8, asr #3
    1540:	00000000 	andeq	r0, r0, r0
    1544:	00000010 	andeq	r0, r0, r0, lsl r0
    1548:	0000000c 	andeq	r0, r0, ip
    154c:	000011c8 	andeq	r1, r0, r8, asr #3
    1550:	00000000 	andeq	r0, r0, r0
    1554:	00000010 	andeq	r0, r0, r0, lsl r0
    1558:	0000000c 	andeq	r0, r0, ip
    155c:	000011c8 	andeq	r1, r0, r8, asr #3
    1560:	00000000 	andeq	r0, r0, r0
    1564:	00000010 	andeq	r0, r0, r0, lsl r0
    1568:	0000000c 	andeq	r0, r0, ip
    156c:	000011c8 	andeq	r1, r0, r8, asr #3
    1570:	00000000 	andeq	r0, r0, r0
    1574:	00000010 	andeq	r0, r0, r0, lsl r0
    1578:	0000000c 	andeq	r0, r0, ip
    157c:	000011c8 	andeq	r1, r0, r8, asr #3
    1580:	00000000 	andeq	r0, r0, r0
    1584:	00000010 	andeq	r0, r0, r0, lsl r0
    1588:	0000000c 	andeq	r0, r0, ip
    158c:	000011c8 	andeq	r1, r0, r8, asr #3
    1590:	00000000 	andeq	r0, r0, r0
    1594:	00000010 	andeq	r0, r0, r0, lsl r0
    1598:	0000000c 	andeq	r0, r0, ip
    159c:	000011c8 	andeq	r1, r0, r8, asr #3
    15a0:	00000000 	andeq	r0, r0, r0
    15a4:	00000014 	andeq	r0, r0, r4, lsl r0
    15a8:	0000000c 	andeq	r0, r0, ip
    15ac:	000011c8 	andeq	r1, r0, r8, asr #3
    15b0:	00000000 	andeq	r0, r0, r0
    15b4:	00000014 	andeq	r0, r0, r4, lsl r0
    15b8:	0000000c 	andeq	r0, r0, ip
    15bc:	000011c8 	andeq	r1, r0, r8, asr #3
    15c0:	00000000 	andeq	r0, r0, r0
    15c4:	00000014 	andeq	r0, r0, r4, lsl r0
    15c8:	0000000c 	andeq	r0, r0, ip
    15cc:	000011c8 	andeq	r1, r0, r8, asr #3
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	00000014 	andeq	r0, r0, r4, lsl r0
    15d8:	0000000c 	andeq	r0, r0, ip
    15dc:	000011c8 	andeq	r1, r0, r8, asr #3
    15e0:	00000000 	andeq	r0, r0, r0
    15e4:	00000014 	andeq	r0, r0, r4, lsl r0
    15e8:	00000014 	andeq	r0, r0, r4, lsl r0
    15ec:	000011c8 	andeq	r1, r0, r8, asr #3
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	0000001c 	andeq	r0, r0, ip, lsl r0
    15f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    15fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1600:	00000014 	andeq	r0, r0, r4, lsl r0
    1604:	000011c8 	andeq	r1, r0, r8, asr #3
    1608:	00000000 	andeq	r0, r0, r0
    160c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1610:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1614:	00018e02 	andeq	r8, r1, r2, lsl #28
    1618:	00000014 	andeq	r0, r0, r4, lsl r0
    161c:	000011c8 	andeq	r1, r0, r8, asr #3
    1620:	00000000 	andeq	r0, r0, r0
    1624:	00000044 	andeq	r0, r0, r4, asr #32
    1628:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    162c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1630:	0000000c 	andeq	r0, r0, ip
    1634:	000011c8 	andeq	r1, r0, r8, asr #3
    1638:	00000000 	andeq	r0, r0, r0
    163c:	00000018 	andeq	r0, r0, r8, lsl r0
    1640:	0000000c 	andeq	r0, r0, ip
    1644:	000011c8 	andeq	r1, r0, r8, asr #3
    1648:	00000000 	andeq	r0, r0, r0
    164c:	00000018 	andeq	r0, r0, r8, lsl r0
    1650:	0000000c 	andeq	r0, r0, ip
    1654:	000011c8 	andeq	r1, r0, r8, asr #3
    1658:	00000000 	andeq	r0, r0, r0
    165c:	00000018 	andeq	r0, r0, r8, lsl r0
    1660:	0000000c 	andeq	r0, r0, ip
    1664:	000011c8 	andeq	r1, r0, r8, asr #3
    1668:	00000000 	andeq	r0, r0, r0
    166c:	00000016 	andeq	r0, r0, r6, lsl r0
    1670:	0000000c 	andeq	r0, r0, ip
    1674:	000011c8 	andeq	r1, r0, r8, asr #3
    1678:	00000000 	andeq	r0, r0, r0
    167c:	00000016 	andeq	r0, r0, r6, lsl r0
    1680:	0000000c 	andeq	r0, r0, ip
    1684:	000011c8 	andeq	r1, r0, r8, asr #3
    1688:	00000000 	andeq	r0, r0, r0
    168c:	00000016 	andeq	r0, r0, r6, lsl r0
    1690:	0000000c 	andeq	r0, r0, ip
    1694:	000011c8 	andeq	r1, r0, r8, asr #3
    1698:	00000000 	andeq	r0, r0, r0
    169c:	00000016 	andeq	r0, r0, r6, lsl r0
    16a0:	0000000c 	andeq	r0, r0, ip
    16a4:	000011c8 	andeq	r1, r0, r8, asr #3
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	00000004 	andeq	r0, r0, r4
    16b0:	0000000c 	andeq	r0, r0, ip
    16b4:	000011c8 	andeq	r1, r0, r8, asr #3
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	00000004 	andeq	r0, r0, r4
    16c0:	0000000c 	andeq	r0, r0, ip
    16c4:	000011c8 	andeq	r1, r0, r8, asr #3
    16c8:	00000000 	andeq	r0, r0, r0
    16cc:	00000004 	andeq	r0, r0, r4
    16d0:	0000000c 	andeq	r0, r0, ip
    16d4:	000011c8 	andeq	r1, r0, r8, asr #3
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00000004 	andeq	r0, r0, r4
    16e0:	0000000c 	andeq	r0, r0, ip
    16e4:	000011c8 	andeq	r1, r0, r8, asr #3
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	00000004 	andeq	r0, r0, r4
    16f0:	0000000c 	andeq	r0, r0, ip
    16f4:	000011c8 	andeq	r1, r0, r8, asr #3
    16f8:	00000000 	andeq	r0, r0, r0
    16fc:	00000006 	andeq	r0, r0, r6
    1700:	0000000c 	andeq	r0, r0, ip
    1704:	000011c8 	andeq	r1, r0, r8, asr #3
    1708:	00000000 	andeq	r0, r0, r0
    170c:	00000016 	andeq	r0, r0, r6, lsl r0
    1710:	0000000c 	andeq	r0, r0, ip
    1714:	000011c8 	andeq	r1, r0, r8, asr #3
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1720:	00000030 	andeq	r0, r0, r0, lsr r0
    1724:	000011c8 	andeq	r1, r0, r8, asr #3
    1728:	00000000 	andeq	r0, r0, r0
    172c:	0000006e 	andeq	r0, r0, lr, rrx
    1730:	83180e41 	tsthi	r8, #1040	; 0x410
    1734:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1738:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    173c:	62018e02 	andvs	r8, r1, #2, 28
    1740:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1744:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1748:	500b4200 	andpl	r4, fp, r0, lsl #4
    174c:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1750:	000ec3c4 	andeq	ip, lr, r4, asr #7
    1754:	0000000c 	andeq	r0, r0, ip
    1758:	000011c8 	andeq	r1, r0, r8, asr #3
    175c:	00000000 	andeq	r0, r0, r0
    1760:	00000016 	andeq	r0, r0, r6, lsl r0
    1764:	0000000c 	andeq	r0, r0, ip
    1768:	000011c8 	andeq	r1, r0, r8, asr #3
    176c:	00000000 	andeq	r0, r0, r0
    1770:	0000001a 	andeq	r0, r0, sl, lsl r0
    1774:	00000048 	andeq	r0, r0, r8, asr #32
    1778:	000011c8 	andeq	r1, r0, r8, asr #3
    177c:	00000000 	andeq	r0, r0, r0
    1780:	000000b6 	strheq	r0, [r0], -r6
    1784:	83180e41 	tsthi	r8, #1040	; 0x410
    1788:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    178c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1790:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    1794:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1798:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    179c:	480b4200 	stmdami	fp, {r9, lr}
    17a0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17a4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17a8:	600b4200 	andvs	r4, fp, r0, lsl #4
    17ac:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17b0:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17b4:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    17b8:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    17bc:	000ec3c4 	andeq	ip, lr, r4, asr #7
    17c0:	0000000c 	andeq	r0, r0, ip
    17c4:	000011c8 	andeq	r1, r0, r8, asr #3
    17c8:	00000000 	andeq	r0, r0, r0
    17cc:	00000010 	andeq	r0, r0, r0, lsl r0
    17d0:	0000000c 	andeq	r0, r0, ip
    17d4:	000011c8 	andeq	r1, r0, r8, asr #3
    17d8:	00000000 	andeq	r0, r0, r0
    17dc:	00000006 	andeq	r0, r0, r6
    17e0:	0000000c 	andeq	r0, r0, ip
    17e4:	000011c8 	andeq	r1, r0, r8, asr #3
    17e8:	00000000 	andeq	r0, r0, r0
    17ec:	00000006 	andeq	r0, r0, r6
    17f0:	0000000c 	andeq	r0, r0, ip
    17f4:	000011c8 	andeq	r1, r0, r8, asr #3
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	00000006 	andeq	r0, r0, r6
    1800:	0000000c 	andeq	r0, r0, ip
    1804:	000011c8 	andeq	r1, r0, r8, asr #3
    1808:	00000000 	andeq	r0, r0, r0
    180c:	00000008 	andeq	r0, r0, r8
    1810:	0000000c 	andeq	r0, r0, ip
    1814:	000011c8 	andeq	r1, r0, r8, asr #3
    1818:	00000000 	andeq	r0, r0, r0
    181c:	00000006 	andeq	r0, r0, r6
    1820:	0000000c 	andeq	r0, r0, ip
    1824:	000011c8 	andeq	r1, r0, r8, asr #3
    1828:	00000000 	andeq	r0, r0, r0
    182c:	00000006 	andeq	r0, r0, r6
    1830:	0000000c 	andeq	r0, r0, ip
    1834:	000011c8 	andeq	r1, r0, r8, asr #3
    1838:	00000000 	andeq	r0, r0, r0
    183c:	0000000c 	andeq	r0, r0, ip
    1840:	0000000c 	andeq	r0, r0, ip
    1844:	000011c8 	andeq	r1, r0, r8, asr #3
    1848:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    184c:	00000008 	andeq	r0, r0, r8
    1850:	0000000c 	andeq	r0, r0, ip
    1854:	000011c8 	andeq	r1, r0, r8, asr #3
    1858:	00000000 	andeq	r0, r0, r0
    185c:	00000016 	andeq	r0, r0, r6, lsl r0
    1860:	0000000c 	andeq	r0, r0, ip
    1864:	000011c8 	andeq	r1, r0, r8, asr #3
    1868:	08001778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip}
    186c:	00000008 	andeq	r0, r0, r8
    1870:	0000000c 	andeq	r0, r0, ip
    1874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1878:	7c020001 	stcvc	0, cr0, [r2], {1}
    187c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1880:	0000000c 	andeq	r0, r0, ip
    1884:	00001870 	andeq	r1, r0, r0, ror r8
    1888:	00000000 	andeq	r0, r0, r0
    188c:	00000018 	andeq	r0, r0, r8, lsl r0
    1890:	0000000c 	andeq	r0, r0, ip
    1894:	00001870 	andeq	r1, r0, r0, ror r8
    1898:	08001780 	stmdaeq	r0, {r7, r8, r9, sl, ip}
    189c:	0000000c 	andeq	r0, r0, ip
    18a0:	0000000c 	andeq	r0, r0, ip
    18a4:	00001870 	andeq	r1, r0, r0, ror r8
    18a8:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
    18ac:	00000028 	andeq	r0, r0, r8, lsr #32
    18b0:	0000000c 	andeq	r0, r0, ip
    18b4:	00001870 	andeq	r1, r0, r0, ror r8
    18b8:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
    18bc:	00000018 	andeq	r0, r0, r8, lsl r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	00001870 	andeq	r1, r0, r0, ror r8
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	0000000c 	andeq	r0, r0, ip
    18d0:	0000000c 	andeq	r0, r0, ip
    18d4:	00001870 	andeq	r1, r0, r0, ror r8
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    18e0:	0000000c 	andeq	r0, r0, ip
    18e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    18e8:	7c020001 	stcvc	0, cr0, [r2], {1}
    18ec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    18f0:	00000024 	andeq	r0, r0, r4, lsr #32
    18f4:	000018e0 	andeq	r1, r0, r0, ror #17
    18f8:	080017cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip}
    18fc:	00000094 	muleq	r0, r4, r0
    1900:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1904:	5b018e02 	blpl	65114 <__Stack_Size+0x64d14>
    1908:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    190c:	620b4500 	andvs	r4, fp, #0, 10
    1910:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1914:	000b4200 	andeq	r4, fp, r0, lsl #4
    1918:	0000001c 	andeq	r0, r0, ip, lsl r0
    191c:	000018e0 	andeq	r1, r0, r0, ror #17
    1920:	08001860 	stmdaeq	r0, {r5, r6, fp, ip}
    1924:	00000088 	andeq	r0, r0, r8, lsl #1
    1928:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    192c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1930:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    1934:	000c0e62 	andeq	r0, ip, r2, ror #28
    1938:	0000000c 	andeq	r0, r0, ip
    193c:	000018e0 	andeq	r1, r0, r0, ror #17
    1940:	080018e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip}
    1944:	00000016 	andeq	r0, r0, r6, lsl r0
    1948:	00000014 	andeq	r0, r0, r4, lsl r0
    194c:	000018e0 	andeq	r1, r0, r0, ror #17
    1950:	00000000 	andeq	r0, r0, r0
    1954:	00000020 	andeq	r0, r0, r0, lsr #32
    1958:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    195c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1960:	0000000c 	andeq	r0, r0, ip
    1964:	000018e0 	andeq	r1, r0, r0, ror #17
    1968:	00000000 	andeq	r0, r0, r0
    196c:	0000000c 	andeq	r0, r0, ip
    1970:	0000000c 	andeq	r0, r0, ip
    1974:	000018e0 	andeq	r1, r0, r0, ror #17
    1978:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
    197c:	00000018 	andeq	r0, r0, r8, lsl r0
    1980:	00000014 	andeq	r0, r0, r4, lsl r0
    1984:	000018e0 	andeq	r1, r0, r0, ror #17
    1988:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    198c:	00000032 	andeq	r0, r0, r2, lsr r0
    1990:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1994:	00018e02 	andeq	r8, r1, r2, lsl #28
    1998:	0000000c 	andeq	r0, r0, ip
    199c:	000018e0 	andeq	r1, r0, r0, ror #17
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	00000012 	andeq	r0, r0, r2, lsl r0
    19a8:	0000000c 	andeq	r0, r0, ip
    19ac:	000018e0 	andeq	r1, r0, r0, ror #17
    19b0:	00000000 	andeq	r0, r0, r0
    19b4:	00000016 	andeq	r0, r0, r6, lsl r0
    19b8:	0000000c 	andeq	r0, r0, ip
    19bc:	000018e0 	andeq	r1, r0, r0, ror #17
    19c0:	00000000 	andeq	r0, r0, r0
    19c4:	00000016 	andeq	r0, r0, r6, lsl r0
    19c8:	0000000c 	andeq	r0, r0, ip
    19cc:	000018e0 	andeq	r1, r0, r0, ror #17
    19d0:	00000000 	andeq	r0, r0, r0
    19d4:	00000018 	andeq	r0, r0, r8, lsl r0
    19d8:	0000000c 	andeq	r0, r0, ip
    19dc:	000018e0 	andeq	r1, r0, r0, ror #17
    19e0:	00000000 	andeq	r0, r0, r0
    19e4:	00000016 	andeq	r0, r0, r6, lsl r0
    19e8:	0000000c 	andeq	r0, r0, ip
    19ec:	000018e0 	andeq	r1, r0, r0, ror #17
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00000018 	andeq	r0, r0, r8, lsl r0
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	000018e0 	andeq	r1, r0, r0, ror #17
    1a00:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
    1a04:	00000008 	andeq	r0, r0, r8
    1a08:	0000000c 	andeq	r0, r0, ip
    1a0c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a10:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
    1a14:	00000008 	andeq	r0, r0, r8
    1a18:	0000000c 	andeq	r0, r0, ip
    1a1c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	0000000c 	andeq	r0, r0, ip
    1a28:	0000000c 	andeq	r0, r0, ip
    1a2c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a30:	00000000 	andeq	r0, r0, r0
    1a34:	00000012 	andeq	r0, r0, r2, lsl r0
    1a38:	0000000c 	andeq	r0, r0, ip
    1a3c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a40:	00000000 	andeq	r0, r0, r0
    1a44:	00000012 	andeq	r0, r0, r2, lsl r0
    1a48:	0000000c 	andeq	r0, r0, ip
    1a4c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00000018 	andeq	r0, r0, r8, lsl r0
    1a58:	0000000c 	andeq	r0, r0, ip
    1a5c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a60:	00000000 	andeq	r0, r0, r0
    1a64:	00000018 	andeq	r0, r0, r8, lsl r0
    1a68:	0000000c 	andeq	r0, r0, ip
    1a6c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	00000018 	andeq	r0, r0, r8, lsl r0
    1a78:	0000000c 	andeq	r0, r0, ip
    1a7c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a80:	00000000 	andeq	r0, r0, r0
    1a84:	00000016 	andeq	r0, r0, r6, lsl r0
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	00000018 	andeq	r0, r0, r8, lsl r0
    1a98:	0000000c 	andeq	r0, r0, ip
    1a9c:	000018e0 	andeq	r1, r0, r0, ror #17
    1aa0:	08001958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip}
    1aa4:	0000000c 	andeq	r0, r0, ip
    1aa8:	0000000c 	andeq	r0, r0, ip
    1aac:	000018e0 	andeq	r1, r0, r0, ror #17
    1ab0:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
    1ab4:	00000008 	andeq	r0, r0, r8
    1ab8:	00000014 	andeq	r0, r0, r4, lsl r0
    1abc:	000018e0 	andeq	r1, r0, r0, ror #17
    1ac0:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    1ac4:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ac8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1acc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ad0:	0000000c 	andeq	r0, r0, ip
    1ad4:	000018e0 	andeq	r1, r0, r0, ror #17
    1ad8:	00000000 	andeq	r0, r0, r0
    1adc:	0000000e 	andeq	r0, r0, lr
    1ae0:	0000000c 	andeq	r0, r0, ip
    1ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1ae8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1aec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1af0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1af4:	00001ae0 	andeq	r1, r0, r0, ror #21
    1af8:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
    1afc:	00000050 	andeq	r0, r0, r0, asr r0
    1b00:	000d0941 	andeq	r0, sp, r1, asr #18
    1b04:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1b08:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    1b0c:	000ec0ce 	andeq	ip, lr, lr, asr #1
    1b10:	0000000c 	andeq	r0, r0, ip
    1b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b18:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b20:	0000000c 	andeq	r0, r0, ip
    1b24:	00001b10 	andeq	r1, r0, r0, lsl fp
    1b28:	080019fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, ip}
    1b2c:	00000034 	andeq	r0, r0, r4, lsr r0
    1b30:	0000000c 	andeq	r0, r0, ip
    1b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b38:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b3c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b40:	00000014 	andeq	r0, r0, r4, lsl r0
    1b44:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b48:	08001a30 	stmdaeq	r0, {r4, r5, r9, fp, ip}
    1b4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1b50:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b54:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b58:	00000014 	andeq	r0, r0, r4, lsl r0
    1b5c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b60:	08001a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip}
    1b64:	00000024 	andeq	r0, r0, r4, lsr #32
    1b68:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b6c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b70:	00000014 	andeq	r0, r0, r4, lsl r0
    1b74:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b78:	08001a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip}
    1b7c:	00000090 	muleq	r0, r0, r0
    1b80:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b84:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b88:	00000020 	andeq	r0, r0, r0, lsr #32
    1b8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b90:	08001b08 	stmdaeq	r0, {r3, r8, r9, fp, ip}
    1b94:	000000ac 	andeq	r0, r0, ip, lsr #1
    1b98:	83200e42 	teqhi	r0, #1056	; 0x420
    1b9c:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    1ba0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1ba4:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bac:	00000014 	andeq	r0, r0, r4, lsl r0
    1bb0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bb4:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    1bb8:	00000038 	andeq	r0, r0, r8, lsr r0
    1bbc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1bc0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bc4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bc8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bcc:	08001bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp, ip}
    1bd0:	00000048 	andeq	r0, r0, r8, asr #32
    1bd4:	83100e41 	tsthi	r0, #1040	; 0x410
    1bd8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bdc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be0:	00000018 	andeq	r0, r0, r8, lsl r0
    1be4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1be8:	08001c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, ip}
    1bec:	000000d8 	ldrdeq	r0, [r0], -r8
    1bf0:	83100e41 	tsthi	r0, #1040	; 0x410
    1bf4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1c00:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c04:	08001d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip}
    1c08:	0000008c 	andeq	r0, r0, ip, lsl #1
    1c0c:	83100e41 	tsthi	r0, #1040	; 0x410
    1c10:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c14:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c18:	00000014 	andeq	r0, r0, r4, lsl r0
    1c1c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c20:	08001d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, ip}
    1c24:	00000024 	andeq	r0, r0, r4, lsr #32
    1c28:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c2c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c30:	00000014 	andeq	r0, r0, r4, lsl r0
    1c34:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c38:	08001dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip}
    1c3c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1c44:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c48:	00000014 	andeq	r0, r0, r4, lsl r0
    1c4c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c50:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
    1c54:	00000044 	andeq	r0, r0, r4, asr #32
    1c58:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c60:	00000024 	andeq	r0, r0, r4, lsr #32
    1c64:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c68:	08001e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, ip}
    1c6c:	000002dc 	ldrdeq	r0, [r0], -ip
    1c70:	84200e41 	strthi	r0, [r0], #-3649	; 0xe41
    1c74:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1c78:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1c7c:	015c0301 	cmpeq	ip, r1, lsl #6
    1c80:	41140e0a 	tstmi	r4, sl, lsl #28
    1c84:	0000000b 	andeq	r0, r0, fp
    1c88:	00000028 	andeq	r0, r0, r8, lsr #32
    1c8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c90:	080020f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sp}
    1c94:	000000cc 	andeq	r0, r0, ip, asr #1
    1c98:	83180e41 	tsthi	r8, #1040	; 0x410
    1c9c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1ca0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1ca4:	02018e02 	andeq	r8, r1, #2, 28
    1ca8:	c6c7ce57 			; <UNDEFINED> instruction: 0xc6c7ce57
    1cac:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	00000018 	andeq	r0, r0, r8, lsl r0
    1cb8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cbc:	080021c4 	stmdaeq	r0, {r2, r6, r7, r8, sp}
    1cc0:	00000040 	andeq	r0, r0, r0, asr #32
    1cc4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1cc8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1ccc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1cd0:	00000018 	andeq	r0, r0, r8, lsl r0
    1cd4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cd8:	08002204 	stmdaeq	r0, {r2, r9, sp}
    1cdc:	0000005c 	andeq	r0, r0, ip, asr r0
    1ce0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ce4:	64018e02 	strvs	r8, [r1], #-3586	; 0xe02
    1ce8:	000ec4ce 	andeq	ip, lr, lr, asr #9
    1cec:	0000000c 	andeq	r0, r0, ip
    1cf0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cf4:	08002260 	stmdaeq	r0, {r5, r6, r9, sp}
    1cf8:	00000002 	andeq	r0, r0, r2
    1cfc:	0000000c 	andeq	r0, r0, ip
    1d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d04:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d0c:	00000018 	andeq	r0, r0, r8, lsl r0
    1d10:	00001cfc 	strdeq	r1, [r0], -ip
    1d14:	08002262 	stmdaeq	r0, {r1, r5, r6, r9, sp}
    1d18:	00000030 	andeq	r0, r0, r0, lsr r0
    1d1c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1d20:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d24:	00000001 	andeq	r0, r0, r1
    1d28:	00000014 	andeq	r0, r0, r4, lsl r0
    1d2c:	00001cfc 	strdeq	r1, [r0], -ip
    1d30:	08002292 	stmdaeq	r0, {r1, r4, r7, r9, sp}
    1d34:	00000024 	andeq	r0, r0, r4, lsr #32
    1d38:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d3c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d40:	0000000c 	andeq	r0, r0, ip
    1d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d48:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d50:	0000000c 	andeq	r0, r0, ip
    1d54:	00001d40 	andeq	r1, r0, r0, asr #26
    1d58:	00000000 	andeq	r0, r0, r0
    1d5c:	0000000c 	andeq	r0, r0, ip
    1d60:	0000000c 	andeq	r0, r0, ip
    1d64:	00001d40 	andeq	r1, r0, r0, asr #26
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	0000000c 	andeq	r0, r0, ip
    1d70:	0000000c 	andeq	r0, r0, ip
    1d74:	00001d40 	andeq	r1, r0, r0, asr #26
    1d78:	00000000 	andeq	r0, r0, r0
    1d7c:	0000000c 	andeq	r0, r0, ip
    1d80:	0000000c 	andeq	r0, r0, ip
    1d84:	00001d40 	andeq	r1, r0, r0, asr #26
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	0000000c 	andeq	r0, r0, ip
    1d90:	0000000c 	andeq	r0, r0, ip
    1d94:	00001d40 	andeq	r1, r0, r0, asr #26
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	0000000c 	andeq	r0, r0, ip
    1da0:	0000000c 	andeq	r0, r0, ip
    1da4:	00001d40 	andeq	r1, r0, r0, asr #26
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	0000000c 	andeq	r0, r0, ip
    1db0:	0000000c 	andeq	r0, r0, ip
    1db4:	00001d40 	andeq	r1, r0, r0, asr #26
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	0000000c 	andeq	r0, r0, ip
    1dc0:	0000000c 	andeq	r0, r0, ip
    1dc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dc8:	080022b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sp}
    1dcc:	00000010 	andeq	r0, r0, r0, lsl r0
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dd8:	00000000 	andeq	r0, r0, r0
    1ddc:	0000000c 	andeq	r0, r0, ip
    1de0:	0000000c 	andeq	r0, r0, ip
    1de4:	00001d40 	andeq	r1, r0, r0, asr #26
    1de8:	00000000 	andeq	r0, r0, r0
    1dec:	0000000e 	andeq	r0, r0, lr
    1df0:	0000000c 	andeq	r0, r0, ip
    1df4:	00001d40 	andeq	r1, r0, r0, asr #26
    1df8:	00000000 	andeq	r0, r0, r0
    1dfc:	00000010 	andeq	r0, r0, r0, lsl r0
    1e00:	0000000c 	andeq	r0, r0, ip
    1e04:	00001d40 	andeq	r1, r0, r0, asr #26
    1e08:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
    1e0c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e10:	0000000c 	andeq	r0, r0, ip
    1e14:	00001d40 	andeq	r1, r0, r0, asr #26
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001d40 	andeq	r1, r0, r0, asr #26
    1e28:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
    1e2c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001d40 	andeq	r1, r0, r0, asr #26
    1e38:	08002316 	stmdaeq	r0, {r1, r2, r4, r8, r9, sp}
    1e3c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001d40 	andeq	r1, r0, r0, asr #26
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001d40 	andeq	r1, r0, r0, asr #26
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e60:	0000000c 	andeq	r0, r0, ip
    1e64:	00001d40 	andeq	r1, r0, r0, asr #26
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e70:	0000000c 	andeq	r0, r0, ip
    1e74:	00001d40 	andeq	r1, r0, r0, asr #26
    1e78:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
    1e7c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e80:	0000000c 	andeq	r0, r0, ip
    1e84:	00001d40 	andeq	r1, r0, r0, asr #26
    1e88:	0800236e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sp}
    1e8c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e90:	0000000c 	andeq	r0, r0, ip
    1e94:	00001d40 	andeq	r1, r0, r0, asr #26
    1e98:	00000000 	andeq	r0, r0, r0
    1e9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea0:	0000000c 	andeq	r0, r0, ip
    1ea4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ea8:	00000000 	andeq	r0, r0, r0
    1eac:	00000020 	andeq	r0, r0, r0, lsr #32
    1eb0:	0000000c 	andeq	r0, r0, ip
    1eb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1eb8:	08002394 	stmdaeq	r0, {r2, r4, r7, r8, r9, sp}
    1ebc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec0:	0000000c 	andeq	r0, r0, ip
    1ec4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ec8:	00000000 	andeq	r0, r0, r0
    1ecc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed0:	0000000c 	andeq	r0, r0, ip
    1ed4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ee0:	0000000c 	andeq	r0, r0, ip
    1ee4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	00000020 	andeq	r0, r0, r0, lsr #32
    1ef0:	0000000c 	andeq	r0, r0, ip
    1ef4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ef8:	00000000 	andeq	r0, r0, r0
    1efc:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f00:	0000000c 	andeq	r0, r0, ip
    1f04:	00001d40 	andeq	r1, r0, r0, asr #26
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f10:	0000000c 	andeq	r0, r0, ip
    1f14:	00001d40 	andeq	r1, r0, r0, asr #26
    1f18:	00000000 	andeq	r0, r0, r0
    1f1c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f20:	0000000c 	andeq	r0, r0, ip
    1f24:	00001d40 	andeq	r1, r0, r0, asr #26
    1f28:	00000000 	andeq	r0, r0, r0
    1f2c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f30:	0000000c 	andeq	r0, r0, ip
    1f34:	00001d40 	andeq	r1, r0, r0, asr #26
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f40:	0000000c 	andeq	r0, r0, ip
    1f44:	00001d40 	andeq	r1, r0, r0, asr #26
    1f48:	00000000 	andeq	r0, r0, r0
    1f4c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f50:	0000000c 	andeq	r0, r0, ip
    1f54:	00001d40 	andeq	r1, r0, r0, asr #26
    1f58:	080023b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sp}
    1f5c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001d40 	andeq	r1, r0, r0, asr #26
    1f68:	080023da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sp}
    1f6c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001d40 	andeq	r1, r0, r0, asr #26
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	00000022 	andeq	r0, r0, r2, lsr #32
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001d40 	andeq	r1, r0, r0, asr #26
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	00000012 	andeq	r0, r0, r2, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001d40 	andeq	r1, r0, r0, asr #26
    1f98:	08002400 	stmdaeq	r0, {sl, sp}
    1f9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1fa0:	0000000c 	andeq	r0, r0, ip
    1fa4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fa8:	08002420 	stmdaeq	r0, {r5, sl, sp}
    1fac:	00000020 	andeq	r0, r0, r0, lsr #32
    1fb0:	0000000c 	andeq	r0, r0, ip
    1fb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fb8:	08002440 	stmdaeq	r0, {r6, sl, sp}
    1fbc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fc0:	0000000c 	andeq	r0, r0, ip
    1fc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fc8:	08002460 	stmdaeq	r0, {r5, r6, sl, sp}
    1fcc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fd0:	0000000c 	andeq	r0, r0, ip
    1fd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fd8:	08002480 	stmdaeq	r0, {r7, sl, sp}
    1fdc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fe0:	0000000c 	andeq	r0, r0, ip
    1fe4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fe8:	00000000 	andeq	r0, r0, r0
    1fec:	00000026 	andeq	r0, r0, r6, lsr #32
    1ff0:	0000000c 	andeq	r0, r0, ip
    1ff4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ff8:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
    1ffc:	00000040 	andeq	r0, r0, r0, asr #32
    2000:	0000000c 	andeq	r0, r0, ip
    2004:	00001d40 	andeq	r1, r0, r0, asr #26
    2008:	00000000 	andeq	r0, r0, r0
    200c:	00000020 	andeq	r0, r0, r0, lsr #32
    2010:	0000000c 	andeq	r0, r0, ip
    2014:	00001d40 	andeq	r1, r0, r0, asr #26
    2018:	080024dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, sp}
    201c:	00000020 	andeq	r0, r0, r0, lsr #32
    2020:	00000014 	andeq	r0, r0, r4, lsl r0
    2024:	00001d40 	andeq	r1, r0, r0, asr #26
    2028:	00000000 	andeq	r0, r0, r0
    202c:	00000038 	andeq	r0, r0, r8, lsr r0
    2030:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    2034:	00018e02 	andeq	r8, r1, r2, lsl #28
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	00001d40 	andeq	r1, r0, r0, asr #26
    2040:	00000000 	andeq	r0, r0, r0
    2044:	00000020 	andeq	r0, r0, r0, lsr #32
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00001d40 	andeq	r1, r0, r0, asr #26
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00000020 	andeq	r0, r0, r0, lsr #32
    2058:	0000000c 	andeq	r0, r0, ip
    205c:	00001d40 	andeq	r1, r0, r0, asr #26
    2060:	00000000 	andeq	r0, r0, r0
    2064:	00000020 	andeq	r0, r0, r0, lsr #32
    2068:	0000000c 	andeq	r0, r0, ip
    206c:	00001d40 	andeq	r1, r0, r0, asr #26
    2070:	00000000 	andeq	r0, r0, r0
    2074:	00000020 	andeq	r0, r0, r0, lsr #32
    2078:	00000014 	andeq	r0, r0, r4, lsl r0
    207c:	00001d40 	andeq	r1, r0, r0, asr #26
    2080:	00000000 	andeq	r0, r0, r0
    2084:	000000a8 	andeq	r0, r0, r8, lsr #1
    2088:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    208c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2090:	0000000c 	andeq	r0, r0, ip
    2094:	00001d40 	andeq	r1, r0, r0, asr #26
    2098:	00000000 	andeq	r0, r0, r0
    209c:	0000005c 	andeq	r0, r0, ip, asr r0
    20a0:	0000000c 	andeq	r0, r0, ip
    20a4:	00001d40 	andeq	r1, r0, r0, asr #26
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	0000005c 	andeq	r0, r0, ip, asr r0
    20b0:	0000000c 	andeq	r0, r0, ip
    20b4:	00001d40 	andeq	r1, r0, r0, asr #26
    20b8:	00000000 	andeq	r0, r0, r0
    20bc:	00000020 	andeq	r0, r0, r0, lsr #32
    20c0:	0000000c 	andeq	r0, r0, ip
    20c4:	00001d40 	andeq	r1, r0, r0, asr #26
    20c8:	00000000 	andeq	r0, r0, r0
    20cc:	00000020 	andeq	r0, r0, r0, lsr #32
    20d0:	0000000c 	andeq	r0, r0, ip
    20d4:	00001d40 	andeq	r1, r0, r0, asr #26
    20d8:	00000000 	andeq	r0, r0, r0
    20dc:	00000044 	andeq	r0, r0, r4, asr #32
    20e0:	0000000c 	andeq	r0, r0, ip
    20e4:	00001d40 	andeq	r1, r0, r0, asr #26
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	00000042 	andeq	r0, r0, r2, asr #32
    20f0:	0000000c 	andeq	r0, r0, ip
    20f4:	00001d40 	andeq	r1, r0, r0, asr #26
    20f8:	00000000 	andeq	r0, r0, r0
    20fc:	00000006 	andeq	r0, r0, r6
    2100:	0000000c 	andeq	r0, r0, ip
    2104:	00001d40 	andeq	r1, r0, r0, asr #26
    2108:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
    210c:	0000000a 	andeq	r0, r0, sl
    2110:	0000000c 	andeq	r0, r0, ip
    2114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2118:	7c020001 	stcvc	0, cr0, [r2], {1}
    211c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2120:	0000000c 	andeq	r0, r0, ip
    2124:	00002110 	andeq	r2, r0, r0, lsl r1
    2128:	08002508 	stmdaeq	r0, {r3, r8, sl, sp}
    212c:	00000020 	andeq	r0, r0, r0, lsr #32
    2130:	00000018 	andeq	r0, r0, r8, lsl r0
    2134:	00002110 	andeq	r2, r0, r0, lsl r1
    2138:	08002528 	stmdaeq	r0, {r3, r5, r8, sl, sp}
    213c:	00000024 	andeq	r0, r0, r4, lsr #32
    2140:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    2144:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2148:	00018e02 	andeq	r8, r1, r2, lsl #28
    214c:	0000000c 	andeq	r0, r0, ip
    2150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2154:	7c020001 	stcvc	0, cr0, [r2], {1}
    2158:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    215c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2160:	0000214c 	andeq	r2, r0, ip, asr #2
    2164:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
    2168:	0000016c 	andeq	r0, r0, ip, ror #2
    216c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
    2170:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2174:	02018e02 	andeq	r8, r1, #2, 28
    2178:	00100ea3 	andseq	r0, r0, r3, lsr #29
    217c:	00000014 	andeq	r0, r0, r4, lsl r0
    2180:	0000214c 	andeq	r2, r0, ip, asr #2
    2184:	00000000 	andeq	r0, r0, r0
    2188:	00000070 	andeq	r0, r0, r0, ror r0
    218c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2190:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
      28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	332e392e 	teqcc	lr, #753664	; 0xb8000
      34:	31303220 	teqcc	r0, r0, lsr #4
      38:	32353035 	eorscc	r3, r5, #53	; 0x35

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	72282039 	eorvc	r2, r8, #57	; 0x39

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	61656c65 	cmnvs	r5, r5, ror #24
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	20296573 	eorcs	r6, r9, r3, ror r5
      48:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
      4c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	65646465 	strbvs	r6, [r4, #-1125]!	; 0x465
      54:	5f342d64 	svcpl	0x00342d64
      58:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
      60:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
      64:	6f697369 	svcvs	0x00697369
      68:	3232206e 	eorscc	r2, r2, #110	; 0x6e
      6c:	38383234 	ldmdacc	r8!, {r2, r4, r5, r9, ip, sp}
      70:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
      74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
      78:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
      7c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
      80:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
      84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
      88:	672d2062 	strvs	r2, [sp, -r2, rrx]!
      8c:	734f2d20 	movtvc	r2, #64800	; 0xfd20
      90:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
      94:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
      98:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
      9c:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
      a0:	736e6f69 	cmnvc	lr, #420	; 0x1a4
      a4:	70776700 	rsbsvc	r6, r7, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	66754254 			; <UNDEFINED> instruction: 0x66754254
      b0:	00726566 	rsbseq	r6, r2, r6, ror #10
      break; 
      
    default:
      break;
  }
}
      b4:	5f434352 	svcpl	0x00434352
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
      bc:	67007469 	strvs	r7, [r0, -r9, ror #8]
      c0:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      c4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      c8:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffd69 <SCS_BASE+0x1fff1d69>
      cc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      d0:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      d4:	6e69616d 	powvsez	f6, f1, #5.0
      d8:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      dc:	00525253 	subseq	r5, r2, r3, asr r2
      e0:	4f495047 	svcmi	0x00495047
      e4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; ec <_Minimum_Stack_Size-0x14>
      e8:	70620065 	rsbvc	r0, r2, r5, rrx
      ec:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      f0:	00646e61 	rsbeq	r6, r4, r1, ror #28
      f4:	61656c43 	cmnvs	r5, r3, asr #24
      f8:	66754272 			; <UNDEFINED> instruction: 0x66754272
      fc:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
     100:	47003635 	smladxmi	r0, r5, r6, r3
     104:	5f4f4950 	svcpl	0x004f4950
     108:	006e6950 	rsbeq	r6, lr, r0, asr r9
     10c:	5f425355 	svcpl	0x00425355
     110:	5f447854 	svcpl	0x00447854
     114:	5f636544 	svcpl	0x00636544
     118:	46003855 			; <UNDEFINED> instruction: 0x46003855
     11c:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
     120:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
     124:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     128:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     12c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     130:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
     134:	5f485341 	svcpl	0x00485341
     138:	4f525245 	svcmi	0x00525245
     13c:	52575f52 	subspl	r5, r7, #328	; 0x148
     140:	536c0050 	cmnpl	ip, #80	; 0x50
     144:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     148:	00617461 	rsbeq	r7, r1, r1, ror #8
     14c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     150:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     154:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
     158:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     15c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     160:	4a007375 	bmi	1cf3c <__Stack_Size+0x1cb3c>
     164:	41706d75 	cmnmi	r0, r5, ror sp
     168:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     16c:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
     170:	505f4343 	subspl	r4, pc, r3, asr #6
     174:	6f434c4c 	svcvs	0x00434c4c
     178:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     17c:	41535500 	cmpmi	r3, r0, lsl #10
     180:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     184:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     188:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     18c:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     190:	6f547852 	svcvs	0x00547852
     194:	436c6174 	cmnmi	ip, #116, 2
     198:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     19c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     1a0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     1a4:	6172656e 	cmnvs	r2, lr, ror #10
     1a8:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     1ac:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     1b0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     1b4:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     1b8:	0074696d 	rsbseq	r6, r4, sp, ror #18
     1bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     1c0:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     1c4:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     1c8:	46007374 			; <UNDEFINED> instruction: 0x46007374
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     1d4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     1d8:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     1dc:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     1e0:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     1e4:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     1e8:	47006d75 	smlsdxmi	r0, r5, sp, r6
     1ec:	5f4f4950 	svcpl	0x004f4950
     1f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     1f4:	43435200 	movtmi	r5, #12800	; 0x3200
     1f8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     1fc:	6f43324b 	svcvs	0x0043324b
     200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     204:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     208:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     20c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     210:	42535500 	subsmi	r5, r3, #0, 10
     214:	534e555f 	movtpl	r5, #58719	; 0xe55f
     218:	4f505055 	svcmi	0x00505055
     21c:	54005452 	strpl	r5, [r0], #-1106	; 0x452
     220:	53747365 	cmnpl	r4, #-1811939327	; 0x94000001
     224:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     228:	50470073 	subpl	r0, r7, r3, ror r0
     22c:	535f4f49 	cmppl	pc, #292	; 0x124
     230:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     234:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     238:	4c46007a 	mcrrmi	0, 7, r0, r6, cr10
     23c:	5f485341 	svcpl	0x00485341
     240:	61656c43 	cmnvs	r5, r3, asr #24
     244:	616c4672 	smcvs	50274	; 0xc462
     248:	54470067 	strbpl	r0, [r7], #-103	; 0x67
     24c:	52005250 	andpl	r5, r0, #80, 4
     250:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
     254:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
     258:	5348726f 	movtpl	r7, #33391	; 0x826f
     25c:	61745345 	cmnvs	r4, r5, asr #6
     260:	70557472 	subsvc	r7, r5, r2, ror r4
     264:	776f5000 	strbvc	r5, [pc, -r0]!
     268:	664f7265 	strbvs	r7, [pc], -r5, ror #4
     26c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
     270:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     274:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     278:	53550066 	cmppl	r5, #102	; 0x66
     27c:	5f545241 	svcpl	0x00545241
     280:	00646d43 	rsbeq	r6, r4, r3, asr #26
     284:	5f425355 	svcpl	0x00425355
     288:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     28c:	36317865 	ldrtcc	r7, [r1], -r5, ror #16
     290:	41535500 	cmpmi	r3, r0, lsl #10
     294:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     298:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     29c:	00657461 	rsbeq	r7, r5, r1, ror #8
     2a0:	45555254 	ldrbmi	r5, [r5, #-596]	; 0x254
     2a4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     2a8:	6f6c435f 	svcvs	0x006c435f
     2ac:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     2b0:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     2b4:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     2b8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     2bc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     2c0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     2c4:	54444200 	strbpl	r4, [r4], #-512	; 0x200
     2c8:	75760052 	ldrbvc	r0, [r6, #-82]!	; 0x52
     2cc:	4e003631 	mcrmi	6, 0, r3, cr0, cr1, {1}
     2d0:	5f434956 	svcpl	0x00434956
     2d4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     2d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     2dc:	00666544 	rsbeq	r6, r6, r4, asr #10
     2e0:	6e655362 	cdpvs	3, 6, cr5, cr5, cr2, {3}
     2e4:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     2e8:	43430061 	movtmi	r0, #12385	; 0x3061
     2ec:	43003152 	movwmi	r3, #338	; 0x152
     2f0:	00325243 	eorseq	r5, r2, r3, asr #4
     2f4:	33524343 	cmpcc	r2, #201326593	; 0xc000001
     2f8:	52434300 	subpl	r4, r3, #0, 6
     2fc:	43430034 	movtmi	r0, #12340	; 0x3034
     300:	0031524d 	eorseq	r5, r1, sp, asr #4
     304:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     308:	50470032 	subpl	r0, r7, r2, lsr r0
     30c:	535f4f49 	cmppl	pc, #292	; 0x124
     310:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     314:	4d30315f 	ldfmis	f3, [r0, #-380]!	; 0xfffffe84
     318:	67007a48 	strvs	r7, [r0, -r8, asr #20]
     31c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
     320:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     324:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     328:	00726574 	rsbseq	r6, r2, r4, ror r5
     32c:	41746f4e 	cmnmi	r4, lr, asr #30
     330:	49007070 	stmdbmi	r0, {r4, r5, r6, ip, sp, lr}
     334:	5f474457 	svcpl	0x00474457
     338:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     33c:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
     340:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     344:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     348:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     34c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     350:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     354:	53770061 	cmnpl	r7, #97	; 0x61
     358:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     35c:	00617461 	rsbeq	r7, r1, r1, ror #8
     360:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     364:	66754278 			; <UNDEFINED> instruction: 0x66754278
     368:	00726566 	rsbseq	r6, r2, r6, ror #10
     36c:	4f495047 	svcmi	0x00495047
     370:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     374:	73746942 	cmnvc	r4, #1081344	; 0x108000
     378:	42535500 	subsmi	r5, r3, #0, 10
     37c:	4355535f 	cmpmi	r5, #2080374785	; 0x7c000001
     380:	53534543 	cmppl	r3, #281018368	; 0x10c00000
     384:	42535500 	subsmi	r5, r3, #0, 10
     388:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     38c:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
     390:	53485341 	movtpl	r5, #33601	; 0x8341
     394:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     398:	50470073 	subpl	r0, r7, r3, ror r0
     39c:	505f4f49 	subspl	r4, pc, r9, asr #30
     3a0:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
     3a4:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
     3a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     3ac:	53550067 	cmppl	r5, #103	; 0x67
     3b0:	5f545241 	svcpl	0x00545241
     3b4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     3b8:	5367616c 	cmnpl	r7, #108, 2
     3bc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     3c0:	552f0073 	strpl	r0, [pc, #-115]!	; 355 <_Minimum_Stack_Size+0x255>
     3c4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
     3c8:	616d692f 	cmnvs	sp, pc, lsr #18
     3cc:	75432f63 	strbvc	r2, [r3, #-3939]	; 0xf63
     3d0:	6f724470 	svcvs	0x00724470
     3d4:	425f656e 	subsmi	r6, pc, #461373440	; 0x1b800000
     3d8:	2f746f6f 	svccs	0x00746f6f
     3dc:	65446200 	strbvs	r6, [r4, #-512]	; 0x200
     3e0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
     3e4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     3e8:	50470065 	subpl	r0, r7, r5, rrx
     3ec:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 2d0 <_Minimum_Stack_Size+0x1d0>
     3f0:	5f65646f 	svcpl	0x0065646f
     3f4:	00445049 	subeq	r5, r4, r9, asr #32
     3f8:	6f6d654d 	svcvs	0x006d654d
     3fc:	72507972 	subsvc	r7, r0, #1867776	; 0x1c8000
     400:	6172676f 	cmnvs	r2, pc, ror #14
     404:	6174536d 	cmnvs	r4, sp, ror #6
     408:	00737574 	rsbseq	r7, r3, r4, ror r5
     40c:	53557767 	cmppl	r5, #27000832	; 0x19c0000
     410:	57545241 	ldrbpl	r5, [r4, -r1, asr #4]
     414:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     418:	00727450 	rsbseq	r7, r2, r0, asr r4
     41c:	4f495047 	svcmi	0x00495047
     420:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 428 <__Stack_Size+0x28>
     424:	50495f65 	subpl	r5, r9, r5, ror #30
     428:	4c460055 	mcrrmi	0, 5, r0, r6, cr5
     42c:	5f485341 	svcpl	0x00485341
     430:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     434:	0054554f 	subseq	r5, r4, pc, asr #10
     438:	5f425355 	svcpl	0x00425355
     43c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     440:	32337865 	eorscc	r7, r3, #6619136	; 0x650000
     444:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     448:	6f4d5f4f 	svcvs	0x004d5f4f
     44c:	4f5f6564 	svcmi	0x005f6564
     450:	4f5f7475 	svcmi	0x005f7475
     454:	72450044 	subvc	r0, r5, #68	; 0x44
     458:	43657361 	cmnmi	r5, #-2080374783	; 0x84000001
     45c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     460:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     464:	61447852 	cmpvs	r4, r2, asr r8
     468:	4e006174 	mcrmi	1, 0, r6, cr0, cr4, {3}
     46c:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     470:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     474:	33757600 	cmncc	r5, #0, 12
     478:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
     47c:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     480:	61637365 	cmnvs	r3, r5, ror #6
     484:	0072656c 	rsbseq	r6, r2, ip, ror #10
     488:	53414c46 	movtpl	r4, #7238	; 0x1c46
     48c:	55425f48 	strbpl	r5, [r2, #-3912]	; 0xf48
     490:	44005953 	strmi	r5, [r0], #-2387	; 0x953
     494:	00524549 	subseq	r4, r2, r9, asr #10
     498:	5f425355 	svcpl	0x00425355
     49c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     4a0:	00387865 	eorseq	r7, r8, r5, ror #16
     4a4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     4a8:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
     4ac:	6b636f6c 	blvs	18dc264 <__Stack_Size+0x18dbe64>
     4b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     4b4:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
     4b8:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
     4bc:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
     4c0:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
     4c4:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
     4c8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     4cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     4d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     4d4:	44444100 	strbmi	r4, [r4], #-256	; 0x100
     4d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
     4dc:	54004445 	strpl	r4, [r0], #-1093	; 0x445
     4e0:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
     4e4:	74657065 	strbtvc	r7, [r5], #-101	; 0x65
     4e8:	6f697469 	svcvs	0x00697469
     4ec:	756f436e 	strbvc	r4, [pc, #-878]!	; 186 <_Minimum_Stack_Size+0x86>
     4f0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     4f4:	46626700 	strbtmi	r6, [r2], -r0, lsl #14
     4f8:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     4fc:	6e776f44 	cdpvs	15, 7, cr6, cr7, cr4, {2}
     500:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
     504:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     508:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     50c:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
     510:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
     514:	5f485341 	svcpl	0x00485341
     518:	504d4f43 	subpl	r4, sp, r3, asr #30
     51c:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0x54c
     520:	41535500 	cmpmi	r3, r0, lsl #10
     524:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     528:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     52c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     530:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     534:	72745300 	rsbsvc	r5, r4, #0, 6
     538:	43676e69 	cmnmi	r7, #1680	; 0x690
     53c:	61706d6f 	cmnvs	r0, pc, ror #26
     540:	43006572 	movwmi	r6, #1394	; 0x572
     544:	00524543 	subseq	r4, r2, r3, asr #10
     548:	4349564e 	movtmi	r5, #38478	; 0x964e
     54c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     550:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     554:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
     558:	44006572 	strmi	r6, [r0], #-1394	; 0x572
     55c:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     560:	5200454c 	andpl	r4, r0, #76, 10	; 0x13000000
     564:	415f4343 	cmpmi	pc, r3, asr #6
     568:	50314250 	eorspl	r4, r1, r0, asr r2
     56c:	70697265 	rsbvc	r7, r9, r5, ror #4
     570:	6f6c4368 	svcvs	0x006c4368
     574:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
     578:	73750064 	cmnvc	r5, #100	; 0x64
     57c:	43785262 	cmnmi	r8, #536870918	; 0x20000006
     580:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     584:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     588:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
     58c:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
     590:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xf74
     594:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     598:	44706200 	ldrbtmi	r6, [r0], #-512	; 0x200
     59c:	54007473 	strpl	r7, [r0], #-1139	; 0x473
     5a0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     5a4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     5a8:	6f4d7265 	svcvs	0x004d7265
     5ac:	67006564 	strvs	r6, [r0, -r4, ror #10]
     5b0:	41535577 	cmpmi	r3, r7, ror r5
     5b4:	65525452 	ldrbvs	r5, [r2, #-1106]	; 0x452
     5b8:	74506461 	ldrbvc	r6, [r0], #-1121	; 0x461
     5bc:	53550072 	cmppl	r5, #114	; 0x72
     5c0:	5f545241 	svcpl	0x00545241
     5c4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     5c8:	434d5300 	movtmi	r5, #54016	; 0xd300
     5cc:	43520052 	cmpmi	r2, #82	; 0x52
     5d0:	53485f43 	movtpl	r5, #36675	; 0x8f43
     5d4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
     5d8:	00676966 	rsbeq	r6, r7, r6, ror #18
     5dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     5e0:	61485f54 	cmpvs	r8, r4, asr pc
     5e4:	61776472 	cmnvs	r7, r2, ror r4
     5e8:	6c466572 	cfstr64vs	mvdx6, [r6], {114}	; 0x72
     5ec:	6f43776f 	svcvs	0x0043776f
     5f0:	6f72746e 	svcvs	0x0072746e
     5f4:	7767006c 	strbvc	r0, [r7, -ip, rrx]!
     5f8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     5fc:	6f725065 	svcvs	0x00725065
     600:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
     604:	61506465 	cmpvs	r0, r5, ror #8
     608:	00736567 	rsbseq	r6, r3, r7, ror #10
     60c:	45574f50 	ldrbmi	r4, [r7, #-3920]	; 0xf50
     610:	00444552 	subeq	r4, r4, r2, asr r5
     614:	53414c46 	movtpl	r4, #7238	; 0x1c46
     618:	6f4c5f48 	svcvs	0x004c5f48
     61c:	62006b63 	andvs	r6, r0, #101376	; 0x18c00
     620:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
     624:	5f434352 	svcpl	0x00434352
     628:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     62c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     630:	6f697461 	svcvs	0x00697461
     634:	7567006e 	strbvc	r0, [r7, #-110]!	; 0x6e
     638:	69543233 	ldmdbvs	r4, {r0, r1, r4, r5, r9, ip, sp}^
     63c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
     640:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     644:	31726574 	cmncc	r2, r4, ror r5
     648:	545f736d 	ldrbpl	r7, [pc], #-877	; 650 <__Stack_Size+0x250>
     64c:	55006478 	strpl	r6, [r0, #-1144]	; 0x478
     650:	4e5f4253 	mrcmi	2, 2, r4, cr15, cr3, {2}
     654:	525f544f 	subspl	r5, pc, #1325400064	; 0x4f000000
     658:	59444145 	stmdbpl	r4, {r0, r2, r6, r8, lr}^
     65c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     660:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xf47
     664:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     668:	0064616f 	rsbeq	r6, r4, pc, ror #2
     66c:	73496267 	movtvc	r6, #37479	; 0x9267
     670:	73616c46 	cmnvc	r1, #17920	; 0x4600
     674:	636f4c68 	cmnvs	pc, #104, 24	; 0x6800
     678:	5047006b 	subpl	r0, r7, fp, rrx
     67c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     680:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     684:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     688:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     68c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     690:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xf47
     694:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
     698:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     69c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     6a0:	75424478 	strbvc	r4, [r2, #-1144]	; 0x478
     6a4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     6a8:	6d6f7246 	sfmvs	f7, 2, [pc, #-280]!	; 598 <__Stack_Size+0x198>
     6ac:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
     6b0:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
     6b4:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     6b8:	6d317470 	cfldrsvs	mvf7, [r1, #-448]!	; 0xfffffe40
     6bc:	43520073 	cmpmi	r2, #115	; 0x73
     6c0:	43485f43 	movtmi	r5, #36675	; 0x8f43
     6c4:	6f434b4c 	svcvs	0x00434b4c
     6c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6cc:	79426200 	stmdbvc	r2, {r9, sp, lr}^
     6d0:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
     6d4:	5f434956 	svcpl	0x00434956
     6d8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     6dc:	6e6e6168 	powvsez	f6, f6, #0.0
     6e0:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
     6e4:	505f4d49 	subspl	r4, pc, r9, asr #26
     6e8:	6f697265 	svcvs	0x00697265
     6ec:	43520064 	cmpmi	r2, #100	; 0x64
     6f0:	43505f43 	cmpmi	r0, #268	; 0x10c
     6f4:	43314b4c 	teqmi	r1, #76, 22	; 0x13000
     6f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6fc:	564e0067 	strbpl	r0, [lr], -r7, rrx
     700:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     704:	0074696e 	rsbseq	r6, r4, lr, ror #18
     708:	6974706f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     70c:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     710:	58447062 	stmdapl	r4, {r1, r5, r6, ip, sp, lr}^
     714:	7461444c 	strbtvc	r4, [r1], #-1100	; 0x44c
     718:	66754261 	ldrbtvs	r4, [r5], -r1, ror #4
     71c:	00726566 	rsbseq	r6, r2, r6, ror #10
     720:	4f495047 	svcmi	0x00495047
     724:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 72c <__Stack_Size+0x32c>
     728:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     72c:	00444f5f 	subeq	r4, r4, pc, asr pc
     730:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     734:	6f435f72 	svcvs	0x00435f72
     738:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     73c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     740:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     744:	61745374 	cmnvs	r4, r4, ror r3
     748:	64417472 	strbvs	r7, [r1], #-1138	; 0x472
     74c:	47007264 	strmi	r7, [r0, -r4, ror #4]
     750:	5f4f4950 	svcpl	0x004f4950
     754:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     758:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     75c:	6c430073 	mcrrvs	0, 7, r0, r3, cr3
     760:	54726165 	ldrbtpl	r6, [r2], #-357	; 0x165
     764:	4f656d69 	svcmi	0x00656d69
     768:	75427475 	strbvc	r7, [r2, #-1141]	; 0x475
     76c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     770:	414c4600 	cmpmi	ip, r0, lsl #12
     774:	535f4853 	cmppl	pc, #5439488	; 0x530000
     778:	614c7465 	cmpvs	ip, r5, ror #8
     77c:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
     780:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
     784:	5f485341 	svcpl	0x00485341
     788:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     78c:	53007375 	movwpl	r7, #885	; 0x375
     790:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     794:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
     798:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     79c:	00676966 	rsbeq	r6, r7, r6, ror #18
     7a0:	5f434352 	svcpl	0x00434352
     7a4:	43425355 	movtmi	r5, #9045	; 0x2355
     7a8:	6f434b4c 	svcvs	0x00434b4c
     7ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7b0:	43435200 	movtmi	r5, #12800	; 0x3200
     7b4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     7b8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     7bc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     7c0:	47007375 	smlsdxmi	r0, r5, r3, r7
     7c4:	534f4950 	movtpl	r4, #63824	; 0xf950
     7c8:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     7cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     7d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     7d4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7d8:	6f4d5f4f 	svcvs	0x004d5f4f
     7dc:	415f6564 	cmpmi	pc, r4, ror #10
     7e0:	52004e49 	andpl	r4, r0, #1168	; 0x490
     7e4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7e8:	30444556 	subcc	r4, r4, r6, asr r5
     7ec:	53455200 	movtpl	r5, #20992	; 0x5200
     7f0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     7f4:	52003144 	andpl	r3, r0, #68, 2
     7f8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7fc:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     800:	53455200 	movtpl	r5, #20992	; 0x5200
     804:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     808:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
     80c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     810:	34444556 	strbcc	r4, [r4], #-1366	; 0x556
     814:	53455200 	movtpl	r5, #20992	; 0x5200
     818:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     81c:	52003544 	andpl	r3, r0, #68, 10	; 0x11000000
     820:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     824:	36444556 			; <UNDEFINED> instruction: 0x36444556
     828:	6f687300 	svcvs	0x00687300
     82c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     830:	5200746e 	andpl	r7, r0, #1845493760	; 0x6e000000
     834:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     838:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     83c:	53455200 	movtpl	r5, #20992	; 0x5200
     840:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     844:	47003944 	strmi	r3, [r0, -r4, asr #18]
     848:	5f4f4950 	svcpl	0x004f4950
     84c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     850:	5f46415f 	svcpl	0x0046415f
     854:	6c005050 	stcvs	0, cr5, [r0], {80}	; 0x50
     858:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     85c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     860:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
     864:	414c4600 	cmpmi	ip, r0, lsl #12
     868:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 1d <_Minimum_Stack_Size-0xe3>
     86c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     870:	0047505f 	subeq	r5, r7, pc, asr r0
     874:	53534150 	cmppl	r3, #80, 2
     878:	67004445 	strvs	r4, [r0, -r5, asr #8]
     87c:	756f4362 	strbvc	r4, [pc, #-866]!	; 522 <__Stack_Size+0x122>
     880:	4300746e 	movwmi	r7, #1134	; 0x46e
     884:	6b636568 	blvs	18d9e2c <__Stack_Size+0x18d9a2c>
     888:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     88c:	0074754f 	rsbseq	r7, r4, pc, asr #10
     890:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     894:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
     898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     89c:	46006769 	strmi	r6, [r0], -r9, ror #14
     8a0:	45534c41 	ldrbmi	r4, [r3, #-3137]	; 0xc41
     8a4:	45776700 	ldrbmi	r6, [r7, #-1792]!	; 0x700
     8a8:	6441646e 	strbvs	r6, [r1], #-1134	; 0x46e
     8ac:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     8b0:	696f5073 	stmdbvs	pc!, {r0, r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     8b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     8b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     8bc:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     8c0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     8c4:	79530067 	ldmdbvc	r3, {r0, r1, r2, r5, r6}^
     8c8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     8cc:	6f435f6b 	svcvs	0x00435f6b
     8d0:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     8d4:	646d4372 	strbtvs	r4, [sp], #-882	; 0x372
     8d8:	52776700 	rsbspl	r6, r7, #0, 14
     8dc:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     8e0:	43646576 	cmnmi	r4, #494927872	; 0x1d800000
     8e4:	6b636568 	blvs	18d9e8c <__Stack_Size+0x18d9a8c>
     8e8:	466d7553 			; <UNDEFINED> instruction: 0x466d7553
     8ec:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     8f0:	0074736f 	rsbseq	r7, r4, pc, ror #6
     8f4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     8f8:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
     8fc:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     900:	0067616c 	rsbeq	r6, r7, ip, ror #2
     904:	4f495047 	svcmi	0x00495047
     908:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     90c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     910:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     914:	646f4d4f 	strbtvs	r4, [pc], #-3407	; 91c <__Stack_Size+0x51c>
     918:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     91c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     920:	53550066 	cmppl	r5, #102	; 0x66
     924:	78525f42 	ldmdavc	r2, {r1, r6, r8, r9, sl, fp, ip, lr}^
     928:	746e435f 	strbtvc	r4, [lr], #-863	; 0x35f
     92c:	43435200 	movtmi	r5, #12800	; 0x3200
     930:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     934:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     938:	6f534b4c 	svcvs	0x00534b4c
     93c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
     940:	414e4500 	cmpmi	lr, r0, lsl #10
     944:	00454c42 	subeq	r4, r5, r2, asr #24
     948:	4349564e 	movtmi	r5, #38478	; 0x964e
     94c:	5152495f 	cmppl	r2, pc, asr r9
     950:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     954:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     958:	7300646d 	movwvc	r6, #1133	; 0x46d
     95c:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xa69
     960:	00657079 	rsbeq	r7, r5, r9, ror r0
     964:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     968:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
     96c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     970:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     974:	73550074 	cmpvc	r5, #116	; 0x74
     978:	70635662 	rsbvc	r5, r3, r2, ror #12
     97c:	63736944 	cmnvs	r3, #68, 18	; 0x110000
     980:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
     984:	5f007463 	svcpl	0x00007463
     988:	55534552 	ldrbpl	r4, [r3, #-1362]	; 0x552
     98c:	5200544c 	andpl	r5, r0, #76, 8	; 0x4c000000
     990:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     994:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     998:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     99c:	72655300 	rsbvc	r5, r5, #0, 6
     9a0:	4d6c6169 	stfmie	f6, [ip, #-420]!	; 0xfffffe5c
     9a4:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
     9a8:	6700726f 	strvs	r7, [r0, -pc, ror #4]
     9ac:	4c584462 	cfldrdmi	mvd4, [r8], {98}	; 0x62
     9b0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     9b4:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     9b8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     9bc:	42535500 	subsmi	r5, r3, #0, 10
     9c0:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     9c4:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     9c8:	5400676e 	strpl	r6, [r0], #-1902	; 0x76e
     9cc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 9d4 <__Stack_Size+0x5d4>
     9d0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     9d4:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
     9d8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     9dc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     9e0:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     9e4:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
     9e8:	7561625f 	strbvc	r6, [r1, #-607]!	; 0x25f
     9ec:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     9f0:	4f430065 	svcmi	0x00430065
     9f4:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
     9f8:	44455255 	strbmi	r5, [r5], #-597	; 0x255
     9fc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a00:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     a04:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     a08:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     a0c:	6e750066 	cdpvs	0, 7, cr0, cr5, cr6, {3}
     a10:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     a14:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     a18:	00726168 	rsbseq	r6, r2, r8, ror #2
     a1c:	706d5462 	rsbvc	r5, sp, r2, ror #8
     a20:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a24:	70535f4f 	subsvc	r5, r3, pc, asr #30
     a28:	5f646565 	svcpl	0x00646565
     a2c:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
     a30:	5355007a 	cmppl	r5, #122	; 0x7a
     a34:	5f545241 	svcpl	0x00545241
     a38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a3c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a40:	6f697461 	svcvs	0x00697461
     a44:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
     a48:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     a4c:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xf6b
     a50:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     a54:	0064616f 	rsbeq	r6, r4, pc, ror #2
     a58:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
     a5c:	5f454349 	svcpl	0x00454349
     a60:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
     a64:	53550045 	cmppl	r5, #69	; 0x45
     a68:	5f545241 	svcpl	0x00545241
     a6c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     a70:	4a007469 	bmi	1dc1c <__Stack_Size+0x1d81c>
     a74:	5f706d75 	svcpl	0x00706d75
     a78:	415f6f54 	cmpmi	pc, r4, asr pc	; <UNPREDICTABLE>
     a7c:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
     a80:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
     a84:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
     a88:	5f434956 	svcpl	0x00434956
     a8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a90:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a94:	6f697461 	svcvs	0x00697461
     a98:	4e55006e 	cdpmi	0, 5, cr0, cr5, cr14, {3}
     a9c:	4e4e4f43 	cdpmi	15, 4, cr4, cr14, cr3, {2}
     aa0:	45544345 	ldrbmi	r4, [r4, #-837]	; 0x345
     aa4:	45520044 	ldrbmi	r0, [r2, #-68]	; 0x44
     aa8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     aac:	30314445 	eorscc	r4, r1, r5, asr #8
     ab0:	53455200 	movtpl	r5, #20992	; 0x5200
     ab4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ab8:	00313144 	eorseq	r3, r1, r4, asr #2
     abc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ac0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ac4:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     ac8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     acc:	31444556 	cmpcc	r4, r6, asr r5
     ad0:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     ad4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ad8:	34314445 	ldrtcc	r4, [r1], #-1093	; 0x445
     adc:	53455200 	movtpl	r5, #20992	; 0x5200
     ae0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ae4:	00353144 	eorseq	r3, r5, r4, asr #2
     ae8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     aec:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     af0:	52003631 	andpl	r3, r0, #51380224	; 0x3100000
     af4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     af8:	31444556 	cmpcc	r4, r6, asr r5
     afc:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
     b00:	56524553 			; <UNDEFINED> instruction: 0x56524553
     b04:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
     b08:	53455200 	movtpl	r5, #20992	; 0x5200
     b0c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     b10:	00393144 	eorseq	r3, r9, r4, asr #2
     b14:	4f495047 	svcmi	0x00495047
     b18:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     b1c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     b20:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b24:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     b28:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b2c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     b30:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b34:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b38:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     b3c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     b40:	61684351 	cmnvs	r8, r1, asr r3
     b44:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     b48:	50627553 	rsbpl	r7, r2, r3, asr r5
     b4c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     b50:	00797469 	rsbseq	r7, r9, r9, ror #8
     b54:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b58:	61505f54 	cmpvs	r0, r4, asr pc
     b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     b60:	43435200 	movtmi	r5, #12800	; 0x3200
     b64:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     b68:	72655032 	rsbvc	r5, r5, #50	; 0x32
     b6c:	43687069 	cmnmi	r8, #105	; 0x69
     b70:	6b636f6c 	blvs	18dc928 <__Stack_Size+0x18dc528>
     b74:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b78:	5f425355 	svcpl	0x00425355
     b7c:	425f7852 	subsmi	r7, pc, #5373952	; 0x520000
     b80:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     b84:	54620072 	strbtpl	r0, [r2], #-114	; 0x72
     b88:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     b8c:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
     b90:	42535500 	subsmi	r5, r3, #0, 10
     b94:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     b98:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
     b9c:	43435200 	movtmi	r5, #12800	; 0x3200
     ba0:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     ba4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ba8:	6e754670 	mrcvs	6, 3, r4, cr5, cr0, {3}
     bac:	6f697463 	svcvs	0x00697463
     bb0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     bb4:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     bb8:	6142656d 	cmpvs	r2, sp, ror #10
     bbc:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
     bc0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     bc4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     bc8:	77670066 	strbvc	r0, [r7, -r6, rrx]!
     bcc:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
     bd0:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xc75
     bd4:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     bd8:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     bdc:	4e006d75 	mcrmi	13, 0, r6, cr0, cr5, {3}
     be0:	5f434956 	svcpl	0x00434956
     be4:	6f697250 	svcvs	0x00697250
     be8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     bec:	756f7247 	strbvc	r7, [pc, #-583]!	; 9ad <__Stack_Size+0x5ad>
     bf0:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     bf4:	00676966 	rsbeq	r6, r7, r6, ror #18
     bf8:	4f495047 	svcmi	0x00495047
     bfc:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     c00:	62006465 	andvs	r6, r0, #1694498816	; 0x65000000
     c04:	63725370 	cmnvs	r2, #112, 6	; 0xc0000001
     c08:	6f687300 	svcvs	0x00687300
     c0c:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
     c10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     c14:	2064656e 	rsbcs	r6, r4, lr, ror #10
     c18:	00746e69 	rsbseq	r6, r4, r9, ror #28
     c1c:	41545441 	cmpmi	r4, r1, asr #8
     c20:	44454843 	strbmi	r4, [r5], #-2115	; 0x843
     c24:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     c28:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
     c2c:	5f485341 	svcpl	0x00485341
     c30:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     c34:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     c38:	564e0065 	strbpl	r0, [lr], -r5, rrx
     c3c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     c40:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     c44:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     c48:	6572506c 	ldrbvs	r5, [r2, #-108]!	; 0x6c
     c4c:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
     c50:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     c54:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     c58:	00797469 	rsbseq	r7, r9, r9, ror #8
     c5c:	50535553 	subspl	r5, r3, r3, asr r5
     c60:	45444e45 	strbmi	r4, [r4, #-3653]	; 0xe45
     c64:	50470044 	subpl	r0, r7, r4, asr #32
     c68:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; b4c <__Stack_Size+0x74c>
     c6c:	5f65646f 	svcpl	0x0065646f
     c70:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     c74:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xf4c
     c78:	00474e49 	subeq	r4, r7, r9, asr #28
     c7c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     c80:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     c84:	49540037 	ldmdbmi	r4, {r0, r1, r2, r4, r5}^
     c88:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     c8c:	61637365 	cmnvs	r3, r5, ror #6
     c90:	4372656c 	cmnmi	r2, #108, 10	; 0x1b000000
     c94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c98:	62670067 	rsbvs	r0, r7, #103	; 0x67
     c9c:	524c5844 	subpl	r5, ip, #68, 16	; 0x440000
     ca0:	50646165 	rsbpl	r6, r4, r5, ror #2
     ca4:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     ca8:	6e007265 	cdpvs	2, 0, cr7, cr0, cr5, {3}
     cac:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     cb0:	42535500 	subsmi	r5, r3, #0, 10
     cb4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
     cb8:	5400524f 	strpl	r5, [r0], #-591	; 0x24f
     cbc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; cc4 <__Stack_Size+0x8c4>
     cc0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     cc4:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     cc8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     ccc:	53455348 	movtpl	r5, #21320	; 0x5348
     cd0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     cd4:	74537055 	ldrbvc	r7, [r3], #-85	; 0x55
     cd8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     cdc:	72745300 	rsbsvc	r5, r4, #0, 6
     ce0:	43676e69 	cmnmi	r7, #1680	; 0x690
     ce4:	0079706f 	rsbseq	r7, r9, pc, rrx
     ce8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     cec:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     cf0:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     cf4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     cf8:	4b434c00 	blmi	10d3d00 <__Stack_Size+0x10d3900>
     cfc:	78640052 	stmdavc	r4!, {r1, r4, r6}^
     d00:	7561426c 	strbvc	r4, [r1, #-620]!	; 0x26c
     d04:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     d08:	32490065 	subcc	r0, r9, #101	; 0x65
     d0c:	455f3243 	ldrbmi	r3, [pc, #-579]	; ad1 <__Stack_Size+0x6d1>
     d10:	52495f56 	subpl	r5, r9, #344	; 0x158
     d14:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d18:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d1c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     d20:	355f3949 	ldrbcc	r3, [pc, #-2377]	; 3df <_Minimum_Stack_Size+0x2df>
     d24:	5152495f 	cmppl	r2, pc, asr r9
     d28:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d2c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d30:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     d34:	00435653 	subeq	r5, r3, r3, asr r6
     d38:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d3c:	30316632 	eorscc	r6, r1, r2, lsr r6
     d40:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     d44:	4400632e 	strmi	r6, [r0], #-814	; 0x32e
     d48:	5f32414d 	svcpl	0x0032414d
     d4c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     d50:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
     d54:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     d58:	61485152 	cmpvs	r8, r2, asr r1
     d5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d60:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     d64:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0x954
     d68:	5f30315f 	svcpl	0x0030315f
     d6c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d70:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d74:	54007265 	strpl	r7, [r0], #-613	; 0x265
     d78:	5f314d49 	svcpl	0x00314d49
     d7c:	5f4b5242 	svcpl	0x004b5242
     d80:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d84:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d88:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     d8c:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
     d90:	5152495f 	cmppl	r2, pc, asr r9
     d94:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d9c:	41435452 	cmpmi	r3, r2, asr r4
     da0:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     da4:	5152495f 	cmppl	r2, pc, asr r9
     da8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     db0:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     db4:	5f43435f 	svcpl	0x0043435f
     db8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     dbc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     dc0:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     dc4:	30495458 	subcc	r5, r9, r8, asr r4
     dc8:	5152495f 	cmppl	r2, pc, asr r9
     dcc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dd0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     dd4:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     dd8:	6168435f 	cmnvs	r8, pc, asr r3
     ddc:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     de0:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     de4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     de8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     dec:	43324900 	teqmi	r2, #0, 18
     df0:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
     df4:	5152495f 	cmppl	r2, pc, asr r9
     df8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dfc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e00:	57425355 	smlsldpl	r5, r2, r5, r3
     e04:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
     e08:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     e0c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e10:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e14:	414d4400 	cmpmi	sp, r0, lsl #8
     e18:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     e1c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     e20:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     e24:	61485152 	cmpvs	r8, r2, asr r1
     e28:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e2c:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     e30:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     e34:	6e6e6168 	powvsez	f6, f6, #0.0
     e38:	5f326c65 	svcpl	0x00326c65
     e3c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e40:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e44:	41007265 	tstmi	r0, r5, ror #4
     e48:	5f314344 	svcpl	0x00314344
     e4c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     e50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e58:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     e5c:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     e60:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e64:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e68:	41535500 	cmpmi	r3, r0, lsl #10
     e6c:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
     e70:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     e74:	61446576 	hvcvs	18006	; 0x4656
     e78:	45006174 	strmi	r6, [r0, #-372]	; 0x174
     e7c:	33495458 	movtcc	r5, #37976	; 0x9458
     e80:	5152495f 	cmppl	r2, pc, asr r9
     e84:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e88:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e8c:	33495053 	movtcc	r5, #36947	; 0x9053
     e90:	5152495f 	cmppl	r2, pc, asr r9
     e94:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e9c:	5f4d4954 	svcpl	0x004d4954
     ea0:	61656c43 	cmnvs	r5, r3, asr #24
     ea4:	50544972 	subspl	r4, r4, r2, ror r9
     ea8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     eac:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     eb0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     eb4:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     eb8:	61485152 	cmpvs	r8, r2, asr r1
     ebc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ec0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     ec4:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ec8:	61485152 	cmpvs	r8, r2, asr r1
     ecc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ed0:	53550072 	cmppl	r5, #114	; 0x72
     ed4:	50485f42 	subpl	r5, r8, r2, asr #30
     ed8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     edc:	5f58545f 	svcpl	0x0058545f
     ee0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ee4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ee8:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     eec:	65676173 	strbvs	r6, [r7, #-371]!	; 0x173
     ef0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     ef4:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     ef8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     efc:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     f00:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     f04:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     f08:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f0c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f10:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     f14:	4543535f 	strbmi	r5, [r3, #-863]	; 0x35f
     f18:	5152495f 	cmppl	r2, pc, asr r9
     f1c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f20:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f24:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     f28:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
     f2c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; db8 <__Stack_Size+0x9b8>
     f30:	5152495f 	cmppl	r2, pc, asr r9
     f34:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f38:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f3c:	364d4954 			; <UNDEFINED> instruction: 0x364d4954
     f40:	5152495f 	cmppl	r2, pc, asr r9
     f44:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f48:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f4c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     f50:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     f54:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f58:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     f5c:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     f60:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     f64:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     f68:	6f697470 	svcvs	0x00697470
     f6c:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     f70:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     f74:	61485152 	cmpvs	r8, r2, asr r1
     f78:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f7c:	57570072 			; <UNDEFINED> instruction: 0x57570072
     f80:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     f84:	61485152 	cmpvs	r8, r2, asr r1
     f88:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f8c:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
     f90:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     f94:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f98:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
     f9c:	5f32414d 	svcpl	0x0032414d
     fa0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     fa4:	316c656e 	cmncc	ip, lr, ror #10
     fa8:	5152495f 	cmppl	r2, pc, asr r9
     fac:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fb0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fb4:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     fb8:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     fbc:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     fc0:	6f697470 	svcvs	0x00697470
     fc4:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     fc8:	555f384d 	ldrbpl	r3, [pc, #-2125]	; 783 <__Stack_Size+0x383>
     fcc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     fd0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fd4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     fdc:	43435f31 	movtmi	r5, #16177	; 0x3f31
     fe0:	5152495f 	cmppl	r2, pc, asr r9
     fe4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fe8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fec:	31414d44 	cmpcc	r1, r4, asr #26
     ff0:	6168435f 	cmnvs	r8, pc, asr r3
     ff4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     ff8:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     ffc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1000:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1004:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    1008:	52495f43 	subpl	r5, r9, #268	; 0x10c
    100c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1010:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1014:	52415500 	subpl	r5, r1, #0, 10
    1018:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    101c:	61485152 	cmpvs	r8, r2, asr r1
    1020:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1024:	41540072 	cmpmi	r4, r2, ror r0
    1028:	5245504d 	subpl	r5, r5, #77	; 0x4d
    102c:	5152495f 	cmppl	r2, pc, asr r9
    1030:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1034:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1038:	314d4954 	cmpcc	sp, r4, asr r9
    103c:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    1040:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; ecc <__Stack_Size+0xacc>
    1044:	5152495f 	cmppl	r2, pc, asr r9
    1048:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    104c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1050:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1054:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    1058:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    105c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1060:	41535500 	cmpmi	r3, r0, lsl #10
    1064:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1068:	54497465 	strbpl	r7, [r9], #-1125	; 0x465
    106c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1070:	5f007375 	svcpl	0x00007375
    1074:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1078:	5f434443 	svcpl	0x00434443
    107c:	00525349 	subseq	r5, r2, r9, asr #6
    1080:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1084:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1088:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    108c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1090:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1094:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1098:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    109c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10a0:	42535500 	subsmi	r5, r3, #0, 10
    10a4:	5f504c5f 	svcpl	0x00504c5f
    10a8:	5f4e4143 	svcpl	0x004e4143
    10ac:	5f305852 	svcpl	0x00305852
    10b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10b4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10b8:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10bc:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
    10c0:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
    10c4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    10c8:	5f435452 	svcpl	0x00435452
    10cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10d0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10d4:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10d8:	5f31414d 	svcpl	0x0031414d
    10dc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    10e0:	366c656e 	strbtcc	r6, [ip], -lr, ror #10
    10e4:	5152495f 	cmppl	r2, pc, asr r9
    10e8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10f0:	344d4954 	strbcc	r4, [sp], #-2388	; 0x954
    10f4:	5152495f 	cmppl	r2, pc, asr r9
    10f8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1100:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
    1104:	5f52455f 	svcpl	0x0052455f
    1108:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    110c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1110:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1114:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1118:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    111c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1120:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1124:	414c4600 	cmpmi	ip, r0, lsl #12
    1128:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    112c:	61485152 	cmpvs	r8, r2, asr r1
    1130:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1134:	32490072 	subcc	r0, r9, #114	; 0x72
    1138:	455f3143 	ldrbmi	r3, [pc, #-323]	; ffd <__Stack_Size+0xbfd>
    113c:	52495f52 	subpl	r5, r9, #328	; 0x148
    1140:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1144:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1148:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    114c:	3158525f 	cmpcc	r8, pc, asr r2
    1150:	5152495f 	cmppl	r2, pc, asr r9
    1154:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1158:	0072656c 	rsbseq	r6, r2, ip, ror #10
    115c:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
    1160:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1164:	54007265 	strpl	r7, [r0], #-613	; 0x265
    1168:	5f384d49 	svcpl	0x00384d49
    116c:	5f4b5242 	svcpl	0x004b5242
    1170:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1174:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1178:	44007265 	strmi	r7, [r0], #-613	; 0x265
    117c:	5f32414d 	svcpl	0x0032414d
    1180:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1184:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
    1188:	5152495f 	cmppl	r2, pc, asr r9
    118c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1190:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1194:	31414d44 	cmpcc	r1, r4, asr #26
    1198:	6168435f 	cmnvs	r8, pc, asr r3
    119c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11a0:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    11a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11ac:	43435200 	movtmi	r5, #12800	; 0x3200
    11b0:	5152495f 	cmppl	r2, pc, asr r9
    11b4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    11b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    11bc:	31414d44 	cmpcc	r1, r4, asr #26
    11c0:	6168435f 	cmnvs	r8, pc, asr r3
    11c4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11c8:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    11cc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11d0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11d4:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    11d8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11dc:	61485152 	cmpvs	r8, r2, asr r1
    11e0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11e4:	50530072 	subspl	r0, r3, r2, ror r0
    11e8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11ec:	61485152 	cmpvs	r8, r2, asr r1
    11f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11f4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    11f8:	555f314d 	ldrbpl	r3, [pc, #-333]	; 10b3 <__Stack_Size+0xcb3>
    11fc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
    1200:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1204:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1208:	414d4400 	cmpmi	sp, r0, lsl #8
    120c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1210:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1214:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    1218:	61485152 	cmpvs	r8, r2, asr r1
    121c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1220:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1224:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    1228:	61485152 	cmpvs	r8, r2, asr r1
    122c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1230:	654d0072 	strbvs	r0, [sp, #-114]	; 0x72
    1234:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
    1238:	45656761 	strbmi	r6, [r5, #-1889]!	; 0x761
    123c:	70656378 	rsbvc	r6, r5, r8, ror r3
    1240:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1244:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1248:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    124c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1250:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1254:	44565000 	ldrbmi	r5, [r6], #-0
    1258:	5152495f 	cmppl	r2, pc, asr r9
    125c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1260:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1264:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1268:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    126c:	61485152 	cmpvs	r8, r2, asr r1
    1270:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1274:	73750072 	cmnvc	r5, #114	; 0x72
    1278:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
    127c:	632e6373 	teqvs	lr, #-872415231	; 0xcc000001
    1280:	72695600 	rsbvc	r5, r9, #0, 12
    1284:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1288:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1114 <__Stack_Size+0xd14>
    128c:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1290:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    1294:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1298:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    129c:	56006c61 	strpl	r6, [r0], -r1, ror #24
    12a0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12a4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12a8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12ac:	5f74726f 	svcpl	0x0074726f
    12b0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12b4:	6556676e 	ldrbvs	r6, [r6, #-1902]	; 0x76e
    12b8:	726f646e 	rsbvc	r6, pc, #1845493760	; 0x6e000000
    12bc:	72695600 	rsbvc	r5, r9, #0, 12
    12c0:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12c4:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1150 <__Stack_Size+0xd50>
    12c8:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12cc:	65445f74 	strbvs	r5, [r4, #-3956]	; 0xf74
    12d0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    12d4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    12d8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    12dc:	5600726f 	strpl	r7, [r0], -pc, ror #4
    12e0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12e4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12e8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12ec:	5f74726f 	svcpl	0x0074726f
    12f0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12f4:	614c676e 	cmpvs	ip, lr, ror #14
    12f8:	4449676e 	strbmi	r6, [r9], #-1902	; 0x76e
    12fc:	72695600 	rsbvc	r5, r9, #0, 12
    1300:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1304:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1190 <__Stack_Size+0xd90>
    1308:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    130c:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    1310:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1314:	646f7250 	strbtvs	r7, [pc], #-592	; 131c <__Stack_Size+0xf1c>
    1318:	00746375 	rsbseq	r6, r4, r5, ror r3
    131c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1320:	5f6c6175 	svcpl	0x006c6175
    1324:	5f6d6f43 	svcpl	0x006d6f43
    1328:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    132c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1330:	44676966 	strbtmi	r6, [r7], #-2406	; 0x966
    1334:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1338:	6f747069 	svcvs	0x00747069
    133c:	50450072 	subpl	r0, r5, r2, ror r0
    1340:	554f5f33 	strbpl	r5, [pc, #-3891]	; 415 <__Stack_Size+0x15>
    1344:	61435f54 	cmpvs	r3, r4, asr pc
    1348:	61626c6c 	cmnvs	r2, ip, ror #24
    134c:	75006b63 	strvc	r6, [r0, #-2915]	; 0xb63
    1350:	655f6273 	ldrbvs	r6, [pc, #-627]	; 10e5 <__Stack_Size+0xce5>
    1354:	2e70646e 	cdpcs	4, 7, cr6, cr0, cr14, {3}
    1358:	466c0063 	strbtmi	r0, [ip], -r3, rrx
    135c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1360:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1364:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
    1368:	5f485341 	svcpl	0x00485341
    136c:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    1370:	576d6172 			; <UNDEFINED> instruction: 0x576d6172
    1374:	0064726f 	rsbeq	r7, r4, pc, ror #4
    1378:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    137c:	616c4665 	cmnvs	ip, r5, ror #12
    1380:	34366873 	ldrtcc	r6, [r6], #-2163	; 0x873
    1384:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
    1388:	54687369 	strbtpl	r7, [r8], #-873	; 0x369
    138c:	6e65536f 	cdpvs	3, 6, cr5, cr5, cr15, {3}
    1390:	53550064 	cmppl	r5, #100	; 0x64
    1394:	49535f42 	ldmdbmi	r3, {r1, r6, r8, r9, sl, fp, ip, lr}^
    1398:	65525f4c 	ldrbvs	r5, [r2, #-3916]	; 0xf4c
    139c:	45006461 	strmi	r6, [r0, #-1121]	; 0x461
    13a0:	495f3150 	ldmdbmi	pc, {r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    13a4:	61435f4e 	cmpvs	r3, lr, asr #30
    13a8:	61626c6c 	cmnvs	r2, ip, ror #24
    13ac:	53006b63 	movwpl	r6, #2915	; 0xb63
    13b0:	435f464f 	cmpmi	pc, #82837504	; 0x4f00000
    13b4:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    13b8:	006b6361 	rsbeq	r6, fp, r1, ror #6
    13bc:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
    13c0:	756f4365 	strbvc	r4, [pc, #-869]!	; 1063 <__Stack_Size+0xc63>
    13c4:	5300746e 	movwpl	r7, #1134	; 0x46e
    13c8:	50457465 	subpl	r7, r5, r5, ror #8
    13cc:	61567852 	cmpvs	r6, r2, asr r8
    13d0:	0064696c 	rsbeq	r6, r4, ip, ror #18
    13d4:	6568546c 	strbvs	r5, [r8, #-1132]!	; 0x46c
    13d8:	74736552 	ldrbtvc	r6, [r3], #-1362	; 0x552
    13dc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    13e0:	445f0074 	ldrbmi	r0, [pc], #-116	; 13e8 <__Stack_Size+0xfe8>
    13e4:	43495645 	movtmi	r5, #38469	; 0x9645
    13e8:	52505f45 	subspl	r5, r0, #276	; 0x114
    13ec:	5200504f 	andpl	r5, r0, #79	; 0x4f
    13f0:	5f504578 	svcpl	0x00504578
    13f4:	66667562 	strbtvs	r7, [r6], -r2, ror #10
    13f8:	70007265 	andvc	r7, r0, r5, ror #4
    13fc:	6e497045 	cdpvs	0, 4, cr7, cr9, cr5, {2}
    1400:	554f5f74 	strbpl	r5, [pc, #-3956]	; 494 <__Stack_Size+0x94>
    1404:	6c430054 	mcrrvs	0, 5, r0, r3, cr4
    1408:	5f737361 	svcpl	0x00737361
    140c:	61446f4e 	cmpvs	r4, lr, asr #30
    1410:	535f6174 	cmppl	pc, #116, 2
    1414:	70757465 	rsbsvc	r7, r5, r5, ror #8
    1418:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    141c:	5f656369 	svcpl	0x00656369
    1420:	706f7250 	rsbvc	r7, pc, r0, asr r2	; <UNPREDICTABLE>
    1424:	79747265 	ldmdbvc	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1428:	73497700 	movtvc	r7, #38656	; 0x9700
    142c:	62007274 	andvs	r7, r0, #116, 4	; 0x40000007
    1430:	50746e49 	rsbspl	r6, r4, r9, asr #28
    1434:	536b6361 	cmnpl	fp, #-2080374783	; 0x84000001
    1438:	5000464f 	andpl	r4, r0, pc, asr #12
    143c:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    1440:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1444:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1448:	554f5f73 	strbpl	r5, [pc, #-3955]	; 4dd <__Stack_Size+0xdd>
    144c:	45700054 	ldrbmi	r0, [r0, #-84]!	; 0x54
    1450:	746e4970 	strbtvc	r4, [lr], #-2416	; 0x970
    1454:	004e495f 	subeq	r4, lr, pc, asr r9
    1458:	5f627375 	svcpl	0x00627375
    145c:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
    1460:	4300632e 	movwmi	r6, #814	; 0x32e
    1464:	7373616c 	cmnvc	r3, #108, 2
    1468:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    146c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    1470:	00707574 	rsbseq	r7, r0, r4, ror r5
    1474:	73616c43 	cmnvc	r1, #17152	; 0x4300
    1478:	65475f73 	strbvs	r5, [r7, #-3955]	; 0xf73
    147c:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    1480:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1484:	5f656361 	svcpl	0x00656361
    1488:	74746553 	ldrbtvc	r6, [r4], #-1363	; 0x553
    148c:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1490:	636f7250 	cmnvs	pc, #80, 4
    1494:	5f737365 	svcpl	0x00737365
    1498:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    149c:	495f7375 	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    14a0:	5443004e 	strbpl	r0, [r3], #-78	; 0x4e
    14a4:	504c5f52 	subpl	r5, ip, r2, asr pc
    14a8:	42535500 	subsmi	r5, r3, #0, 10
    14ac:	71655262 	cmnvc	r5, r2, ror #4
    14b0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    14b4:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 14bc <__Stack_Size+0x10bc>
    14b8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    14bc:	6d657465 	cfstrdvs	mvd7, [r5, #-404]!	; 0xfffffe6c
    14c0:	6f660070 	svcvs	0x00660070
    14c4:	74616d72 	strbtvc	r6, [r1], #-3442	; 0xd72
    14c8:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    14cc:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    14d0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    14d4:	53007375 	movwpl	r7, #885	; 0x375
    14d8:	50457465 	subpl	r7, r5, r5, ror #8
    14dc:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    14e0:	656e4f00 	strbvs	r4, [lr, #-3840]!	; 0xf00
    14e4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    14e8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    14ec:	5300726f 	movwpl	r7, #623	; 0x26f
    14f0:	50457465 	subpl	r7, r5, r5, ror #8
    14f4:	64417852 	strbvs	r7, [r1], #-2130	; 0x852
    14f8:	5f007264 	svcpl	0x00007264
    14fc:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    1500:	4154535f 	cmpmi	r4, pc, asr r3
    1504:	5241444e 	subpl	r4, r1, #1308622848	; 0x4e000000
    1508:	45525f44 	ldrbmi	r5, [r2, #-3908]	; 0xf44
    150c:	53455551 	movtpl	r5, #21841	; 0x5551
    1510:	55005354 	strpl	r5, [r0, #-852]	; 0x354
    1514:	5f726573 	svcpl	0x00726573
    1518:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    151c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1520:	61700073 	cmnvs	r0, r3, ror r0
    1524:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1528:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    152c:	42535500 	subsmi	r5, r3, #0, 10
    1530:	4c49535f 	mcrrmi	3, 5, r5, r9, cr15
    1534:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1538:	445f0074 	ldrbmi	r0, [pc], #-116	; 1540 <__Stack_Size+0x1140>
    153c:	43495645 	movtmi	r5, #38469	; 0x9645
    1540:	4e495f45 	cdpmi	15, 4, cr5, cr9, cr5, {2}
    1544:	75004f46 	strvc	r4, [r0, #-3910]	; 0xf46
    1548:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
    154c:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
    1550:	65470063 	strbvs	r0, [r7, #-99]	; 0x63
    1554:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1558:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
    155c:	006d754e 	rsbeq	r7, sp, lr, asr #10
    1560:	77425355 	smlsldvc	r5, r2, r5, r3
    1564:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1568:	6c007378 	stcvs	3, cr7, [r0], {120}	; 0x78
    156c:	63656e69 	cmnvs	r5, #1680	; 0x690
    1570:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    1574:	69560067 	ldmdbvs	r6, {r0, r1, r2, r5, r6}^
    1578:	61757472 	cmnvs	r5, r2, ror r4
    157c:	6f435f6c 	svcvs	0x00435f6c
    1580:	6f505f6d 	svcvs	0x00505f6d
    1584:	4e5f7472 	mrcmi	4, 2, r7, cr15, cr2, {3}
    1588:	7461446f 	strbtvc	r4, [r1], #-1135	; 0x46f
    158c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    1590:	00707574 	rsbseq	r7, r0, r4, ror r5
    1594:	50444e45 	subpl	r4, r4, r5, asr #28
    1598:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    159c:	4345525f 	movtmi	r5, #21087	; 0x525f
    15a0:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    15a4:	5500544e 	strpl	r5, [r0, #-1102]	; 0x44e
    15a8:	5f726573 	svcpl	0x00726573
    15ac:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    15b0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15b4:	61654665 	cmnvs	r5, r5, ror #12
    15b8:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    15bc:	62735500 	rsbsvs	r5, r3, #0, 10
    15c0:	654c775f 	strbvs	r7, [ip, #-1887]	; 0x75f
    15c4:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    15c8:	6e497000 	cdpvs	0, 4, cr7, cr9, cr0, {0}
    15cc:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
    15d0:	6f697461 	svcvs	0x00697461
    15d4:	7453006e 	ldrbvc	r0, [r3], #-110	; 0x6e
    15d8:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    15dc:	7365445f 	cmnvc	r5, #1593835520	; 0x5f000000
    15e0:	70697263 	rsbvc	r7, r9, r3, ror #4
    15e4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    15e8:	72746962 	rsbsvc	r6, r4, #1605632	; 0x188000
    15ec:	00657461 	rsbeq	r7, r5, r1, ror #8
    15f0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    15f4:	545f6563 	ldrbpl	r6, [pc], #-1379	; 15fc <__Stack_Size+0x11fc>
    15f8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    15fc:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1600:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    1604:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1608:	45525f00 	ldrbmi	r5, [r2, #-3840]	; 0xf00
    160c:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1610:	5f544e45 	svcpl	0x00544e45
    1614:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
    1618:	61745300 	cmnvs	r4, r0, lsl #6
    161c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    1620:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xf64
    1624:	73654474 	cmnvc	r5, #116, 8	; 0x74000000
    1628:	70697263 	rsbvc	r7, r9, r3, ror #4
    162c:	44726f74 	ldrbtmi	r6, [r2], #-3956	; 0xf74
    1630:	00617461 	rsbeq	r7, r1, r1, ror #8
    1634:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1638:	5f6c6175 	svcpl	0x006c6175
    163c:	5f6d6f43 	svcpl	0x006d6f43
    1640:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1644:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1648:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    164c:	69646f43 	stmdbvs	r4!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    1650:	5300676e 	movwpl	r6, #1902	; 0x76e
    1654:	54427465 	strbpl	r7, [r2], #-1125	; 0x465
    1658:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
    165c:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1660:	65475f72 	strbvs	r5, [r7, #-3954]	; 0xf72
    1664:	746e4974 	strbtvc	r4, [lr], #-2420	; 0x974
    1668:	61667265 	cmnvs	r6, r5, ror #4
    166c:	55006563 	strpl	r6, [r0, #-1379]	; 0x563
    1670:	5f726573 	svcpl	0x00726573
    1674:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    1678:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    167c:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
    1680:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1684:	42535500 	subsmi	r5, r3, #0, 10
    1688:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    168c:	00736575 	rsbseq	r6, r3, r5, ror r5
    1690:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1694:	5f6c6175 	svcpl	0x006c6175
    1698:	5f6d6f43 	svcpl	0x006d6f43
    169c:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    16a0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    16a4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    16a8:	65446563 	strbvs	r6, [r4, #-1379]	; 0x563
    16ac:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16b0:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    16b4:	746f5400 	strbtvc	r5, [pc], #-1024	; 16bc <__Stack_Size+0x12bc>
    16b8:	455f6c61 	ldrbmi	r6, [pc, #-3169]	; a5f <__Stack_Size+0x65f>
    16bc:	6f70646e 	svcvs	0x0070646e
    16c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    16c4:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    16c8:	5f6c6175 	svcpl	0x006c6175
    16cc:	5f6d6f43 	svcpl	0x006d6f43
    16d0:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    16d4:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    16d8:	44007465 	strmi	r7, [r0], #-1125	; 0x465
    16dc:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    16e0:	6f747069 	svcvs	0x00747069
    16e4:	69535f72 	ldmdbvs	r3, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    16e8:	5300657a 	movwpl	r6, #1402	; 0x57a
    16ec:	50457465 	subpl	r7, r5, r5, ror #8
    16f0:	74537852 	ldrbvc	r7, [r3], #-2130	; 0x852
    16f4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    16f8:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    16fc:	65535f72 	ldrbvs	r5, [r3, #-3954]	; 0xf72
    1700:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1704:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1708:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    170c:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
    1710:	5f726573 	svcpl	0x00726573
    1714:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1718:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    171c:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    1720:	6e497000 	cdpvs	0, 4, cr7, cr9, cr0, {0}
    1724:	56006f66 	strpl	r6, [r0], -r6, ror #30
    1728:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    172c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1730:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1734:	5f74726f 	svcpl	0x0074726f
    1738:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    173c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1740:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
    1744:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1748:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    174c:	5f656369 	svcpl	0x00656369
    1750:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    1754:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1758:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
    175c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1760:	6f4e7473 	svcvs	0x004e7473
    1764:	42535500 	subsmi	r5, r3, #0, 10
    1768:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    176c:	73687467 	cmnvc	r8, #1728053248	; 0x67000000
    1770:	72754300 	rsbsvc	r4, r5, #0, 6
    1774:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1778:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    177c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1780:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1784:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
    1788:	43495645 	movtmi	r5, #38469	; 0x9645
    178c:	45525f45 	ldrbmi	r5, [r2, #-3909]	; 0xf45
    1790:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1794:	00544e45 	subseq	r4, r4, r5, asr #28
    1798:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    179c:	00306575 	eorseq	r6, r0, r5, ror r5
    17a0:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    17a4:	5f6c6175 	svcpl	0x006c6175
    17a8:	5f6d6f43 	svcpl	0x006d6f43
    17ac:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    17b0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    17b4:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    17b8:	69646f43 	stmdbvs	r4!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    17bc:	4300676e 	movwmi	r6, #1902	; 0x76e
    17c0:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    17c4:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    17c8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    17cc:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    17d0:	4e4f5000 	cdpmi	0, 4, cr5, cr15, cr0, {0}
    17d4:	45445f45 	strbmi	r5, [r4, #-3909]	; 0xf45
    17d8:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    17dc:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    17e0:	746f5400 	strbtvc	r5, [pc], #-1024	; 17e8 <__Stack_Size+0x13e8>
    17e4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    17e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17ec:	61727567 	cmnvs	r2, r7, ror #10
    17f0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    17f4:	776f5000 	strbvc	r5, [pc, -r0]!
    17f8:	6e4f7265 	cdpvs	2, 4, cr7, cr15, cr5, {3}
    17fc:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1800:	65475f72 	strbvs	r5, [r7, #-3954]	; 0xf72
    1804:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1808:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    180c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1810:	56006e6f 	strpl	r6, [r0], -pc, ror #28
    1814:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1818:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    181c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1820:	5f74726f 	svcpl	0x0074726f
    1824:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1828:	495f7375 	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    182c:	7543006e 	strbvc	r0, [r3, #-110]	; 0x6e
    1830:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1834:	6c415f74 	mcrrvs	15, 7, r5, r1, cr4
    1838:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    183c:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1840:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1844:	5f00676e 	svcpl	0x0000676e
    1848:	50444e45 	subpl	r4, r4, r5, asr #28
    184c:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    1850:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    1854:	6956004f 	ldmdbvs	r6, {r0, r1, r2, r3, r6}^
    1858:	61757472 	cmnvs	r5, r2, ror r4
    185c:	6f435f6c 	svcvs	0x00435f6c
    1860:	6f505f6d 	svcvs	0x00505f6d
    1864:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1868:	6f437465 	svcvs	0x00437465
    186c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1870:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    1874:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1878:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    187c:	74756f52 	ldrbtvc	r6, [r5], #-3922	; 0xf52
    1880:	00656e69 	rsbeq	r6, r5, r9, ror #28
    1884:	61746164 	cmnvs	r4, r4, ror #2
    1888:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    188c:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    1890:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1894:	6e6f4300 	cdpvs	3, 6, cr4, cr15, cr0, {0}
    1898:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 16d0 <__Stack_Size+0x12d0>
    189c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    18a0:	4e490065 	cdpmi	0, 4, cr0, cr9, cr5, {3}
    18a4:	46524554 			; <UNDEFINED> instruction: 0x46524554
    18a8:	5f454341 	svcpl	0x00454341
    18ac:	49434552 	stmdbmi	r3, {r1, r4, r6, r8, sl, lr}^
    18b0:	4e454950 	mcrmi	9, 2, r4, cr5, cr0, {2}
    18b4:	6f430054 	svcvs	0x00430054
    18b8:	61447970 	hvcvs	18320	; 0x4790
    18bc:	55006174 	strpl	r6, [r0, #-372]	; 0x174
    18c0:	5f726573 	svcpl	0x00726573
    18c4:	61656c43 	cmnvs	r5, r3, asr #24
    18c8:	61654672 	smcvs	21602	; 0x5462
    18cc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    18d0:	72695600 	rsbvc	r5, r9, #0, 12
    18d4:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    18d8:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1764 <__Stack_Size+0x1364>
    18dc:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    18e0:	65475f74 	strbvs	r5, [r7, #-3956]	; 0xf74
    18e4:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    18e8:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
    18ec:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    18f0:	6f747069 	svcvs	0x00747069
    18f4:	53550072 	cmppl	r5, #114	; 0x72
    18f8:	526d6242 	rsbpl	r6, sp, #536870916	; 0x20000004
    18fc:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1900:	79547473 	ldmdbvc	r4, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1904:	56006570 			; <UNDEFINED> instruction: 0x56006570
    1908:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    190c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1910:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1914:	5f74726f 	svcpl	0x0074726f
    1918:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    191c:	4f5f7375 	svcmi	0x005f7375
    1920:	43007475 	movwmi	r7, #1141	; 0x475
    1924:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1928:	6174535f 	cmnvs	r4, pc, asr r3
    192c:	5f737574 	svcpl	0x00737574
    1930:	0074754f 	rsbseq	r7, r4, pc, asr #10
    1934:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1938:	5f6c6175 	svcpl	0x006c6175
    193c:	5f6d6f43 	svcpl	0x006d6f43
    1940:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1944:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1948:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    194c:	61667265 	cmnvs	r6, r5, ror #4
    1950:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1954:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1958:	4400676e 	strmi	r6, [r0], #-1902	; 0x76e
    195c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1960:	6e495f65 	cdpvs	15, 4, cr5, cr9, cr5, {3}
    1964:	43006f66 	movwmi	r6, #3942	; 0xf66
    1968:	5f6c7274 	svcpl	0x006c7274
    196c:	6f666e49 	svcvs	0x00666e49
    1970:	6e6f4300 	cdpvs	3, 6, cr4, cr15, cr0, {0}
    1974:	5f676966 	svcpl	0x00676966
    1978:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    197c:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1980:	4300726f 	movwmi	r7, #623	; 0x26f
    1984:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1988:	465f746e 	ldrbmi	r7, [pc], -lr, ror #8
    198c:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    1990:	55006572 	strpl	r6, [r0, #-1394]	; 0x572
    1994:	775f6273 			; <UNDEFINED> instruction: 0x775f6273
    1998:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
    199c:	55007465 	strpl	r7, [r0, #-1125]	; 0x465
    19a0:	5f726573 	svcpl	0x00726573
    19a4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    19a8:	6f50646e 	svcvs	0x0050646e
    19ac:	46746e69 	ldrbtmi	r6, [r4], -r9, ror #28
    19b0:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    19b4:	56006572 			; <UNDEFINED> instruction: 0x56006572
    19b8:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    19bc:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    19c0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    19c4:	5f74726f 	svcpl	0x0074726f
    19c8:	61746144 	cmnvs	r4, r4, asr #2
    19cc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    19d0:	56007075 			; <UNDEFINED> instruction: 0x56007075
    19d4:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    19d8:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    19dc:	505f6d6f 	subspl	r6, pc, pc, ror #26
    19e0:	5f74726f 	svcpl	0x0074726f
    19e4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    19e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19ec:	73654467 	cmnvc	r5, #1728053248	; 0x67000000
    19f0:	70697263 	rsbvc	r7, r9, r3, ror #4
    19f4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    19f8:	4548544f 	strbmi	r5, [r8, #-1103]	; 0x44f
    19fc:	45525f52 	ldrbmi	r5, [r2, #-3922]	; 0xf52
    1a00:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1a04:	00544e45 	subseq	r4, r4, r5, asr #28
    1a08:	5f363175 	svcpl	0x00363175
    1a0c:	56003875 			; <UNDEFINED> instruction: 0x56003875
    1a10:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1a14:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1a18:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1a1c:	5f74726f 	svcpl	0x0074726f
    1a20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    1a24:	4e494c00 	cdpmi	12, 4, cr4, cr9, cr0, {0}
    1a28:	4f435f45 	svcmi	0x00435f45
    1a2c:	474e4944 	strbmi	r4, [lr, -r4, asr #18]
    1a30:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1a34:	78525045 	ldmdavc	r2, {r0, r2, r6, ip, lr}^
    1a38:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1a3c:	6e490074 	mcrvs	0, 2, r0, cr9, cr4, {3}
    1a40:	556f5474 	strbpl	r5, [pc, #-1140]!	; 15d4 <__Stack_Size+0x11d4>
    1a44:	6f63696e 	svcvs	0x0063696e
    1a48:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1a4c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1a50:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1a54:	61745300 	cmnvs	r4, r0, lsl #6
    1a58:	69547472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a5c:	0072656d 	rsbseq	r6, r2, sp, ror #10
    1a60:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a64:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a68:	61697265 	cmnvs	r9, r5, ror #4
    1a6c:	5300316c 	movwpl	r3, #364	; 0x16c
    1a70:	50457465 	subpl	r7, r5, r5, ror #8
    1a74:	6f437854 	svcvs	0x00437854
    1a78:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1a7c:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1a80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1a84:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    1a88:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1a8c:	5f747075 	svcpl	0x00747075
    1a90:	6b73614d 	blvs	1cd9fcc <__Stack_Size+0x1cd9bcc>
    1a94:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1a98:	5f656369 	svcpl	0x00656369
    1a9c:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1aa0:	00306c61 	eorseq	r6, r0, r1, ror #24
    1aa4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1aa8:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1aac:	61697265 	cmnvs	r9, r5, ror #4
    1ab0:	5500326c 	strpl	r3, [r0, #-620]	; 0x26c
    1ab4:	435f4253 	cmpmi	pc, #805306373	; 0x30000005
    1ab8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1abc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1ac0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ac4:	5f425355 	svcpl	0x00425355
    1ac8:	535f7854 	cmppl	pc, #84, 16	; 0x540000
    1acc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1ad0:	62735500 	rsbsvs	r5, r3, #0, 10
    1ad4:	43706356 	cmnmi	r0, #1476395009	; 0x58000001
    1ad8:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
    1adc:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    1ae0:	54726573 	ldrbtpl	r6, [r2], #-1395	; 0x573
    1ae4:	414d506f 	cmpmi	sp, pc, rrx
    1ae8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1aec:	6f437265 	svcvs	0x00437265
    1af0:	53007970 	movwpl	r7, #2416	; 0x970
    1af4:	50457465 	subpl	r7, r5, r5, ror #8
    1af8:	61567854 	cmpvs	r6, r4, asr r8
    1afc:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1b00:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1b04:	53550065 	cmppl	r5, #101	; 0x65
    1b08:	5f545241 	svcpl	0x00545241
    1b0c:	6c5f7852 	mrrcvs	8, 5, r7, pc, cr2	; <UNPREDICTABLE>
    1b10:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1b14:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1b18:	46006675 			; <UNDEFINED> instruction: 0x46006675
    1b1c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	52570067 	subspl	r0, r7, #103	; 0x67
    1b2c:	445f3250 	ldrbmi	r3, [pc], #-592	; 1b34 <__Stack_Size+0x1734>
    1b30:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b34:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1b38:	00504f54 	subseq	r4, r0, r4, asr pc
    1b3c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b40:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b44:	4f657361 	svcmi	0x00657361
    1b48:	6f697470 	svcvs	0x00697470
    1b4c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1b50:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1b54:	6f646165 	svcvs	0x00646165
    1b58:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    1b5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b60:	414c4600 	cmpmi	ip, r0, lsl #12
    1b64:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1b68:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1b6c:	46007963 	strmi	r7, [r0], -r3, ror #18
    1b70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b74:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b78:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1b7c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1b80:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1b84:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1b88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b8c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1b90:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
    1b94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b98:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ba0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ba4:	616c665f 	cmnvs	ip, pc, asr r6
    1ba8:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1bac:	50525700 	subspl	r5, r2, r0, lsl #14
    1bb0:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1bb4:	5f485341 	svcpl	0x00485341
    1bb8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1bbc:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    1bc0:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1bc4:	52570073 	subspl	r0, r7, #115	; 0x73
    1bc8:	57003050 	smlsdpl	r0, r0, r0, r3
    1bcc:	00315052 	eorseq	r5, r1, r2, asr r0
    1bd0:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1bd4:	50525700 	subspl	r5, r2, r0, lsl #14
    1bd8:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1bdc:	5f485341 	svcpl	0x00485341
    1be0:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
    1be4:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1be8:	746f7250 	strbtvc	r7, [pc], #-592	; 1bf0 <__Stack_Size+0x17f0>
    1bec:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bf0:	704f6e6f 	subvc	r6, pc, pc, ror #28
    1bf4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bf8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1bfc:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xf00
    1c00:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
    1c04:	414c4600 	cmpmi	ip, r0, lsl #12
    1c08:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 13bd <__Stack_Size+0xfbd>
    1c0c:	4f726573 	svcmi	0x00726573
    1c10:	6f697470 	svcvs	0x00697470
    1c14:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c20:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1c24:	00474457 	subeq	r4, r7, r7, asr r4
    1c28:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c2c:	65525f48 	ldrbvs	r5, [r2, #-3912]	; 0xf48
    1c30:	754f6461 	strbvc	r6, [pc, #-1121]	; 17d7 <__Stack_Size+0x13d7>
    1c34:	6f725074 	svcvs	0x00725074
    1c38:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1c3c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1c40:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1c44:	61747368 	cmnvs	r4, r8, ror #6
    1c48:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c4c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1c50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c54:	61500073 	cmpvs	r0, r3, ror r0
    1c58:	415f6567 	cmpmi	pc, r7, ror #10
    1c5c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    1c60:	57007373 	smlsdxpl	r0, r3, r3, r7
    1c64:	5f335052 	svcpl	0x00335052
    1c68:	61746144 	cmnvs	r4, r4, asr #2
    1c6c:	414c4600 	cmpmi	ip, r0, lsl #12
    1c70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1c78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1c7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c80:	50525700 	subspl	r5, r2, r0, lsl #14
    1c84:	61445f31 	cmpvs	r4, r1, lsr pc
    1c88:	54006174 	strpl	r6, [r0], #-372	; 0x174
    1c8c:	6f656d69 	svcvs	0x00656d69
    1c90:	46007475 			; <UNDEFINED> instruction: 0x46007475
    1c94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c98:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c9c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1ca0:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1ca4:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1ca8:	6f697463 	svcvs	0x00697463
    1cac:	6174536e 	cmnvs	r4, lr, ror #6
    1cb0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cb4:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1cb8:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    1cbc:	50525700 	subspl	r5, r2, r0, lsl #14
    1cc0:	61445f30 	cmpvs	r4, r0, lsr pc
    1cc4:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1cc8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ccc:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cd0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1cd4:	6341656c 	movtvs	r6, #5484	; 0x156c
    1cd8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1cdc:	414c4600 	cmpmi	ip, r0, lsl #12
    1ce0:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1ce4:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1ce8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cec:	5f424f00 	svcpl	0x00424f00
    1cf0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1cf4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cf8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1cfc:	61485f48 	cmpvs	r8, r8, asr #30
    1d00:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1d04:	41656c63 	cmnmi	r5, r3, ror #24
    1d08:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1d0c:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1d10:	414c4600 	cmpmi	ip, r0, lsl #12
    1d14:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d18:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d1c:	704f6d61 	subvc	r6, pc, r1, ror #26
    1d20:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d24:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d28:	61746144 	cmnvs	r4, r4, asr #2
    1d2c:	414c4600 	cmpmi	ip, r0, lsl #12
    1d30:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1d34:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1d38:	704f7265 	subvc	r7, pc, r5, ror #4
    1d3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d40:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d44:	414c4600 	cmpmi	ip, r0, lsl #12
    1d48:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d4c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d50:	61486d61 	cmpvs	r8, r1, ror #26
    1d54:	6f57666c 	svcvs	0x0057666c
    1d58:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1d5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d60:	414c465f 	cmpmi	ip, pc, asr r6
    1d64:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1d68:	5f485341 	svcpl	0x00485341
    1d6c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1d70:	7257656c 	subsvc	r6, r7, #108, 10	; 0x1b000000
    1d74:	50657469 	rsbpl	r7, r5, r9, ror #8
    1d78:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1d7c:	6f697463 	svcvs	0x00697463
    1d80:	5355006e 	cmppl	r5, #110	; 0x6e
    1d84:	44005245 	strmi	r5, [r0], #-581	; 0x245
    1d88:	30617461 	rsbcc	r7, r1, r1, ror #8
    1d8c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d90:	46003161 	strmi	r3, [r0], -r1, ror #2
    1d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d98:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    1d9c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1da0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1da4:	0054495f 	subseq	r4, r4, pc, asr r9
    1da8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1dac:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    1db0:	414c4600 	cmpmi	ip, r0, lsl #12
    1db4:	545f4853 	ldrbpl	r4, [pc], #-2131	; 1dbc <__Stack_Size+0x19bc>
    1db8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1dbc:	46006665 	strmi	r6, [r0], -r5, ror #12
    1dc0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1dc4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1dc8:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    1dcc:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
    1dd0:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1dd4:	6f697461 	svcvs	0x00697461
    1dd8:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1ddc:	5f485341 	svcpl	0x00485341
    1de0:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1de4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1de8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1dec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1df0:	5f474457 	svcpl	0x00474457
    1df4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1df8:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1dfc:	5f474457 	svcpl	0x00474457
    1e00:	73657250 	cmnvc	r5, #80, 4
    1e04:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1e08:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    1e0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1e10:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1e14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e18:	5f783031 	svcpl	0x00783031
    1e1c:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1e20:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1e24:	5f474457 	svcpl	0x00474457
    1e28:	6f6c6552 	svcvs	0x006c6552
    1e2c:	6f436461 	svcvs	0x00436461
    1e30:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1e34:	57490072 	smlsldxpl	r0, r9, r2, r0
    1e38:	465f4744 	ldrbmi	r4, [pc], -r4, asr #14
    1e3c:	0047414c 	subeq	r4, r7, ip, asr #2
    1e40:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e44:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1e48:	63416574 	movtvs	r6, #5492	; 0x1574
    1e4c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1e50:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e54:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xf47
    1e58:	616c4674 	smcvs	50276	; 0xc464
    1e5c:	61745367 	cmnvs	r4, r7, ror #6
    1e60:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e64:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e68:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1e6c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1e70:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1e74:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e78:	5f746942 	svcpl	0x00746942
    1e7c:	00544553 	subseq	r4, r4, r3, asr r5
    1e80:	4f495047 	svcmi	0x00495047
    1e84:	6165525f 	cmnvs	r5, pc, asr r2
    1e88:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1e8c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e90:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e94:	4f495047 	svcmi	0x00495047
    1e98:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    1e9c:	754f746e 	strbvc	r7, [pc, #-1134]	; 1a36 <__Stack_Size+0x1636>
    1ea0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1ea4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ea8:	4f495047 	svcmi	0x00495047
    1eac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1eb0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1eb4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1eb8:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1ebc:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1ec0:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    1ec4:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1ec8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ecc:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1ed0:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1ed4:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
    1ed8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1edc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1ee0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ee4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ee8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1eec:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1ef0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1ef4:	70005243 	andvc	r5, r0, r3, asr #4
    1ef8:	616d6e69 	cmnvs	sp, r9, ror #28
    1efc:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1f00:	5f4f4950 	svcpl	0x004f4950
    1f04:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f08:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f0c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1f10:	5f4f4950 	svcpl	0x004f4950
    1f14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1f18:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1f1c:	5f4f4950 	svcpl	0x004f4950
    1f20:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1f24:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1f28:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1f2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f30:	50470067 	subpl	r0, r7, r7, rrx
    1f34:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f38:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1f3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f40:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f44:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f48:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1f4c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f50:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    1f54:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f58:	4f495047 	svcmi	0x00495047
    1f5c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1f60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f64:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1f68:	415f4343 	cmpmi	pc, r3, asr #6
    1f6c:	50324250 	eorspl	r4, r2, r0, asr r2
    1f70:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f74:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    1f78:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1f7c:	50470064 	subpl	r0, r7, r4, rrx
    1f80:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f84:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f88:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f8c:	61746144 	cmnvs	r4, r4, asr #2
    1f90:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f94:	6b73616d 	blvs	1cda550 <__Stack_Size+0x1cda150>
    1f98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f9c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1fa0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1fa4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1fa8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fac:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fb0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1fb4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1fb8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fbc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1fc0:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    1fc4:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    1fc8:	5f4f4950 	svcpl	0x004f4950
    1fcc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1fd0:	50470065 	subpl	r0, r7, r5, rrx
    1fd4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1093 <__Stack_Size+0xc93>
    1fd8:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1fdc:	43656e69 	cmnmi	r5, #1680	; 0x690
    1fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fe4:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    1fe8:	41003170 	tstmi	r0, r0, ror r1
    1fec:	5f4f4946 	svcpl	0x004f4946
    1ff0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ff4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ff8:	41746942 	cmnmi	r4, r2, asr #18
    1ffc:	6f697463 	svcvs	0x00697463
    2000:	414d006e 	cmpmi	sp, lr, rrx
    2004:	47005250 	smlsdmi	r0, r0, r2, r5
    2008:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    200c:	43564500 	cmpmi	r6, #0, 10
    2010:	50470052 	subpl	r0, r7, r2, asr r0
    2014:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2018:	4f646165 	svcmi	0x00646165
    201c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2020:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2024:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    2028:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    202c:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2030:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2034:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2038:	42414900 	submi	r4, r1, #0, 18
    203c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2040:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2044:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2048:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    204c:	6e6e6168 	powvsez	f6, f6, #0.0
    2050:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2054:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2058:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    205c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2060:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2064:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2068:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    206c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2070:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2074:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2078:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    207c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2080:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2084:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2088:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    208c:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2090:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2094:	61467465 	cmpvs	r6, r5, ror #8
    2098:	41746c75 	cmnmi	r4, r5, ror ip
    209c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    20a0:	53007373 	movwpl	r7, #883	; 0x373
    20a4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    20a8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    20ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    20b0:	50627553 	rsbpl	r7, r2, r3, asr r5
    20b4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    20b8:	00797469 	rsbseq	r7, r9, r9, ror #8
    20bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    20c0:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20c4:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20c8:	004b5341 	subeq	r5, fp, r1, asr #6
    20cc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    20d0:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
    20d4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    20d8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    20dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20e4:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    20e8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    20ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    20f0:	5345525f 	movtpl	r5, #21087	; 0x525f
    20f4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    20f8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    20fc:	6166004b 	cmnvs	r6, fp, asr #32
    2100:	61746c75 	cmnvs	r4, r5, ror ip
    2104:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2108:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    210c:	5f434956 	svcpl	0x00434956
    2110:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2114:	61486d65 	cmpvs	r8, r5, ror #26
    2118:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    211c:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2120:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2124:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2128:	00676966 	rsbeq	r6, r7, r6, ror #18
    212c:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xf5f
    2130:	53414274 	movtpl	r4, #4724	; 0x1274
    2134:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2138:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    213c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2140:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2144:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2148:	5f434956 	svcpl	0x00434956
    214c:	6f697250 	svcvs	0x00697250
    2150:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2154:	756f7247 	strbvc	r7, [pc, #-583]!	; 1f15 <__Stack_Size+0x1b15>
    2158:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    215c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2160:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2164:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2168:	53414d54 	movtpl	r4, #7508	; 0x1d54
    216c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2170:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2174:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2178:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    217c:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2180:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2184:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2188:	53007265 	movwpl	r7, #613	; 0x265
    218c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2190:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2194:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2198:	53434900 	movtpl	r4, #14592	; 0x3900
    219c:	53520052 	cmppl	r2, #82	; 0x52
    21a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    21a4:	5f003144 	svcpl	0x00003144
    21a8:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    21ac:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    21b0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    21b4:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    21b8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21bc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21c0:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21c4:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    21c8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    21cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21d0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21d4:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    21d8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21e0:	63417265 	movtvs	r7, #4709	; 0x1265
    21e4:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    21e8:	53746942 	cmnpl	r4, #1081344	; 0x108000
    21ec:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21f0:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    21f4:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    21f8:	50455341 	subpl	r5, r5, r1, asr #6
    21fc:	4f434952 	svcmi	0x00434952
    2200:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2204:	41464200 	mrsmi	r4, (UNDEF: 102)
    2208:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    220c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2210:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2214:	61684351 	cmnvs	r8, r1, asr r3
    2218:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    221c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2220:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2224:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2228:	6f70706d 	svcvs	0x0070706d
    222c:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2230:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2234:	5f434956 	svcpl	0x00434956
    2238:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    223c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2240:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2244:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2248:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    224c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2250:	41007469 	tstmi	r0, r9, ror #8
    2254:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2258:	50434900 	subpl	r4, r3, r0, lsl #18
    225c:	5f5f0052 	svcpl	0x005f0052
    2260:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2264:	43495250 	movtmi	r5, #37456	; 0x9250
    2268:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    226c:	5f5f0047 	svcpl	0x005f0047
    2270:	00425344 	subeq	r5, r2, r4, asr #6
    2274:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2278:	43485300 	movtmi	r5, #33536	; 0x8300
    227c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2280:	5f434956 	svcpl	0x00434956
    2284:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2288:	00666544 	rsbeq	r6, r6, r4, asr #10
    228c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2290:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2294:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2298:	00495250 	subeq	r5, r9, r0, asr r2
    229c:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    22a0:	46544553 			; <UNDEFINED> instruction: 0x46544553
    22a4:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    22a8:	4b53414d 	blmi	14d27e4 <__Stack_Size+0x14d23e4>
    22ac:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    22b0:	74005241 	strvc	r5, [r0], #-577	; 0x241
    22b4:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    22b8:	564e0062 	strbpl	r0, [lr], -r2, rrx
    22bc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    22c0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22c4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    22cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22d4:	5f434956 	svcpl	0x00434956
    22d8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    22dc:	504c6d65 	subpl	r6, ip, r5, ror #26
    22e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22e4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22e8:	5f434956 	svcpl	0x00434956
    22ec:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    22f0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    22f4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    22f8:	00524543 	subseq	r4, r2, r3, asr #10
    22fc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2300:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2304:	00797469 	rsbseq	r7, r9, r9, ror #8
    2308:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    230c:	50534900 	subspl	r4, r3, r0, lsl #18
    2310:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2314:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2318:	5f434956 	svcpl	0x00434956
    231c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2320:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2324:	4b53414d 	blmi	14d2860 <__Stack_Size+0x14d2460>
    2328:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    232c:	46480032 			; <UNDEFINED> instruction: 0x46480032
    2330:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    2334:	00524553 	subseq	r4, r2, r3, asr r5
    2338:	4349564e 	movtmi	r5, #38478	; 0x964e
    233c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2340:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2344:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2348:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    234c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2350:	00736563 	rsbseq	r6, r3, r3, ror #10
    2354:	5f424353 	svcpl	0x00424353
    2358:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    235c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2360:	4349564e 	movtmi	r5, #38478	; 0x964e
    2364:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2368:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    236c:	61486d65 	cmpvs	r8, r5, ror #26
    2370:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2374:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    2378:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    237c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2384:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2388:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    238c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2390:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2394:	61486d65 	cmpvs	r8, r5, ror #26
    2398:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    239c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    23a0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23a4:	00746942 	rsbseq	r6, r4, r2, asr #18
    23a8:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    23ac:	61660032 	cmnvs	r6, r2, lsr r0
    23b0:	73746c75 	cmnvc	r4, #29952	; 0x7500
    23b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    23b8:	53007365 	movwpl	r7, #869	; 0x365
    23bc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    23c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    23c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    23c8:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    23cc:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    23d0:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    23d4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    23d8:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    23dc:	5f434956 	svcpl	0x00434956
    23e0:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    23e4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    23e8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    23ec:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    23f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23f4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    23f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23fc:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2400:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2404:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    2408:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    240c:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2410:	6f697250 	svcvs	0x00697250
    2414:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    241c:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    2420:	61547463 	cmpvs	r4, r3, ror #8
    2424:	63610062 	cmnvs	r1, #98	; 0x62
    2428:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    242c:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2430:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2434:	5f5f0073 	svcpl	0x005f0073
    2438:	50544553 	subspl	r4, r4, r3, asr r5
    243c:	414d4952 	cmpmi	sp, r2, asr r9
    2440:	41004b53 	tstmi	r0, r3, asr fp
    2444:	00525346 	subseq	r5, r2, r6, asr #6
    2448:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    244c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2450:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2454:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2458:	50544553 	subspl	r4, r4, r3, asr r5
    245c:	414d4952 	cmpmi	sp, r2, asr r9
    2460:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2464:	6f50776f 	svcvs	0x0050776f
    2468:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    246c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2470:	4349564e 	movtmi	r5, #38478	; 0x964e
    2474:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2478:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    247c:	6e6e6168 	powvsez	f6, f6, #0.0
    2480:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2484:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2488:	53746942 	cmnpl	r4, #1081344	; 0x108000
    248c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2490:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2494:	445f4349 	ldrbmi	r4, [pc], #-841	; 249c <__Stack_Size+0x209c>
    2498:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    249c:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    24a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    24a4:	71726967 	cmnvc	r2, r7, ror #18
    24a8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    24ac:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    24b0:	545f4343 	ldrbpl	r4, [pc], #-835	; 24b8 <__Stack_Size+0x20b8>
    24b4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24b8:	41006665 	tstmi	r0, r5, ror #12
    24bc:	52314250 	eorspl	r4, r1, #80, 4
    24c0:	00525453 	subseq	r5, r2, r3, asr r4
    24c4:	5f434352 	svcpl	0x00434352
    24c8:	4b4c4348 	blmi	13131f0 <__Stack_Size+0x1312df0>
    24cc:	43435200 	movtmi	r5, #12800	; 0x3200
    24d0:	4344415f 	movtmi	r4, #16735	; 0x415f
    24d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    24d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24dc:	43520067 	cmpmi	r2, #103	; 0x67
    24e0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    24e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    24e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    24ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    24f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    24f4:	2f62696c 	svccs	0x0062696c
    24f8:	2f637273 	svccs	0x00637273
    24fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2500:	30316632 	eorscc	r6, r1, r2, lsr r6
    2504:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2508:	00632e63 	rsbeq	r2, r3, r3, ror #28
    250c:	5f434352 	svcpl	0x00434352
    2510:	0045534c 	subeq	r5, r5, ip, asr #6
    2514:	5f434352 	svcpl	0x00434352
    2518:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    251c:	61745354 	cmnvs	r4, r4, asr r3
    2520:	00737574 	rsbseq	r7, r3, r4, ror r5
    2524:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2528:	43435200 	movtmi	r5, #12800	; 0x3200
    252c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2530:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2534:	00687069 	rsbeq	r7, r8, r9, rrx
    2538:	5f434352 	svcpl	0x00434352
    253c:	4b4c4350 	blmi	1313284 <__Stack_Size+0x1312e84>
    2540:	43520032 	cmpmi	r2, #50	; 0x32
    2544:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2548:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    254c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2550:	00666544 	rsbeq	r6, r6, r4, asr #10
    2554:	5f434352 	svcpl	0x00434352
    2558:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    255c:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    2560:	415f4343 	cmpmi	pc, r3, asr #6
    2564:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    2568:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    256c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2570:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2574:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    2578:	43480052 	movtmi	r0, #32850	; 0x8052
    257c:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2580:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2584:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2588:	42504100 	subsmi	r4, r0, #0, 2
    258c:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2590:	43435200 	movtmi	r5, #12800	; 0x3200
    2594:	4f434d5f 	svcmi	0x00434d5f
    2598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    259c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    25a0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    25a4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    25a8:	756f534b 	strbvc	r5, [pc, #-843]!	; 2265 <__Stack_Size+0x1e65>
    25ac:	00656372 	rsbeq	r6, r5, r2, ror r3
    25b0:	5f434352 	svcpl	0x00434352
    25b4:	31425041 	cmpcc	r2, r1, asr #32
    25b8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25bc:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    25c0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    25c4:	7000646d 	andvc	r6, r0, sp, ror #8
    25c8:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    25cc:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    25d0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    25d4:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    25d8:	50410064 	subpl	r0, r1, r4, rrx
    25dc:	53523242 	cmppl	r2, #536870916	; 0x20000004
    25e0:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    25e4:	415f4343 	cmpmi	pc, r3, asr #6
    25e8:	50314250 	eorspl	r4, r1, r0, asr r2
    25ec:	70697265 	rsbvc	r7, r9, r5, ror #4
    25f0:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    25f4:	756f736c 	strbvc	r7, [pc, #-876]!	; 2290 <__Stack_Size+0x1e90>
    25f8:	00656372 	rsbeq	r6, r5, r2, ror r3
    25fc:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    2600:	7300524e 	movwvc	r5, #590	; 0x24e
    2604:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2608:	67657273 			; <UNDEFINED> instruction: 0x67657273
    260c:	42504100 	subsmi	r4, r0, #0, 2
    2610:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2614:	61745300 	cmnvs	r4, r0, lsl #6
    2618:	70557472 	subsvc	r7, r5, r2, ror r4
    261c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2620:	00726574 	rsbseq	r6, r2, r4, ror r5
    2624:	5f434352 	svcpl	0x00434352
    2628:	6b636142 	blvs	18dab38 <__Stack_Size+0x18da738>
    262c:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    2630:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2634:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2638:	415f4343 	cmpmi	pc, r3, asr #6
    263c:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    2640:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    2644:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    2648:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    264c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2650:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2654:	43444100 	movtmi	r4, #16640	; 0x4100
    2658:	5f4b4c43 	svcpl	0x004b4c43
    265c:	71657246 	cmnvc	r5, r6, asr #4
    2660:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2664:	43520079 	cmpmi	r2, #121	; 0x79
    2668:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    266c:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    2670:	505f4343 	subspl	r4, pc, r3, asr #6
    2674:	6f534c4c 	svcvs	0x00534c4c
    2678:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    267c:	43435200 	movtmi	r5, #12800	; 0x3200
    2680:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2684:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    268c:	43520067 	cmpmi	r2, #103	; 0x67
    2690:	53555f43 	cmppl	r5, #268	; 0x10c
    2694:	4b4c4342 	blmi	13133a4 <__Stack_Size+0x1312fa4>
    2698:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    269c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    26a0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    26a4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26a8:	5348004b 	movtpl	r0, #32843	; 0x804b
    26ac:	61745345 	cmnvs	r4, r5, asr #6
    26b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    26b4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    26b8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    26bc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    26c0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    26c4:	43435200 	movtmi	r5, #12800	; 0x3200
    26c8:	6f6c435f 	svcvs	0x006c435f
    26cc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    26d0:	4b4c4350 	blmi	1313418 <__Stack_Size+0x1313018>
    26d4:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    26d8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    26dc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    26e0:	5f434352 	svcpl	0x00434352
    26e4:	6f435449 	svcvs	0x00435449
    26e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26ec:	65727000 	ldrbvs	r7, [r2, #-0]!
    26f0:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    26f4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    26f8:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    26fc:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    2700:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2704:	756f534b 	strbvc	r5, [pc, #-843]!	; 23c1 <__Stack_Size+0x1fc1>
    2708:	00656372 	rsbeq	r6, r5, r2, ror r3
    270c:	4b4c4350 	blmi	1313454 <__Stack_Size+0x1313054>
    2710:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    2714:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2718:	0079636e 	rsbseq	r6, r9, lr, ror #6
    271c:	5f434352 	svcpl	0x00434352
    2720:	4345534c 	movtmi	r5, #21324	; 0x534c
    2724:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2728:	50410067 	subpl	r0, r1, r7, rrx
    272c:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    2730:	73657250 	cmnvc	r5, #80, 4
    2734:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2738:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    273c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2740:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2744:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2748:	71657246 	cmnvc	r5, r6, asr #4
    274c:	43435200 	movtmi	r5, #12800	; 0x3200
    2750:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2754:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2758:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    275c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2760:	6b636f6c 	blvs	18de518 <__Stack_Size+0x18de118>
    2764:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    2768:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    276c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2770:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2774:	43520064 	cmpmi	r2, #100	; 0x64
    2778:	53485f43 	movtpl	r5, #36675	; 0x8f43
    277c:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    2780:	43435200 	movtmi	r5, #12800	; 0x3200
    2784:	4f434d5f 	svcmi	0x00434d5f
    2788:	43435200 	movtmi	r5, #12800	; 0x3200
    278c:	0054495f 	subseq	r4, r4, pc, asr r9
    2790:	5f434352 	svcpl	0x00434352
    2794:	50424841 	subpl	r4, r2, r1, asr #16
    2798:	70697265 	rsbvc	r7, r9, r5, ror #4
    279c:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    27a0:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    27a4:	61546373 	cmpvs	r4, r3, ror r3
    27a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    27ac:	5f4d4954 	svcpl	0x004d4954
    27b0:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    27b4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27c0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    27c4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27c8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27cc:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    27d0:	4f5f4d49 	svcmi	0x005f4d49
    27d4:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    27d8:	616f6c65 	cmnvs	pc, r5, ror #24
    27dc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00316572 	eorseq	r6, r1, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27fc:	61706d6f 	cmnvs	r0, pc, ror #26
    2800:	00326572 	eorseq	r6, r2, r2, ror r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    280c:	61706d6f 	cmnvs	r0, pc, ror #26
    2810:	00346572 	eorseq	r6, r4, r2, ror r5
    2814:	5f4d4954 	svcpl	0x004d4954
    2818:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    281c:	616c6f50 	cmnvs	ip, r0, asr pc
    2820:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2824:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2828:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    282c:	4f5f4d49 	svcmi	0x005f4d49
    2830:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2834:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    283c:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2840:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2844:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2848:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    284c:	4f5f4d49 	svcmi	0x005f4d49
    2850:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 274c <__Stack_Size+0x234c>
    2854:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2858:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    285c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2860:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2864:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2868:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    286c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2870:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2874:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2878:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    287c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2880:	32495400 	subcc	r5, r9, #0, 8
    2884:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2888:	00676966 	rsbeq	r6, r7, r6, ror #18
    288c:	5f4d4954 	svcpl	0x004d4954
    2890:	6146434f 	cmpvs	r6, pc, asr #6
    2894:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    2898:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    289c:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    28a0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28a4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    28a8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    28ac:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    28b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28b4:	706e495f 	rsbvc	r4, lr, pc, asr r9
    28b8:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    28bc:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    28c0:	756f5372 	strbvc	r5, [pc, #-882]!	; 2556 <__Stack_Size+0x2156>
    28c4:	00656372 	rsbeq	r6, r5, r2, ror r3
    28c8:	5f4d4954 	svcpl	0x004d4954
    28cc:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    28d0:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    28d4:	61637365 	cmnvs	r3, r5, ror #6
    28d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28dc:	5f4d4954 	svcpl	0x004d4954
    28e0:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    28e4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28e8:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    28ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    28f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28f4:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    28f8:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    28fc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2900:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2904:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2908:	6f465f4d 	svcvs	0x00465f4d
    290c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2910:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    291c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2920:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2924:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2928:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    292c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1beb <__Stack_Size+0x17eb>
    2930:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2934:	71655265 	cmnvc	r5, r5, ror #4
    2938:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    293c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2940:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2944:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2948:	63656c65 	cmnvs	r5, #25856	; 0x6500
    294c:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    2950:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    2954:	4f5f4d49 	svcmi	0x005f4d49
    2958:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2960 <__Stack_Size+0x2560>
    295c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2964:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    2968:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    296c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2970:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2974:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2978:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    297c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2980:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2984:	6f503143 	svcvs	0x00503143
    2988:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    298c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2990:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2994:	61437465 	cmpvs	r3, r5, ror #8
    2998:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    299c:	54003165 	strpl	r3, [r0], #-357	; 0x165
    29a0:	4f5f4d49 	svcmi	0x005f4d49
    29a4:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    29a8:	61745365 	cmnvs	r4, r5, ror #6
    29ac:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    29b0:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    29b4:	54007263 	strpl	r7, [r0], #-611	; 0x263
    29b8:	4f5f4d49 	svcmi	0x005f4d49
    29bc:	61463343 	cmpvs	r6, r3, asr #6
    29c0:	6f437473 	svcvs	0x00437473
    29c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29cc:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    29d0:	6f465f4d 	svcvs	0x00465f4d
    29d4:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    29d8:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    29dc:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    29e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    29e4:	6f503243 	svcvs	0x00503243
    29e8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    29ec:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    29f0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    29f4:	43497465 	movtmi	r7, #37989	; 0x9465
    29f8:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    29fc:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2a00:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2a04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a08:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2a0c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a14:	53534f5f 	cmppl	r3, #380	; 0x17c
    2a18:	61745349 	cmnvs	r4, r9, asr #6
    2a1c:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2a20:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2a24:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2a28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a2c:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    2a30:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a34:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2a38:	6f6c4352 	svcvs	0x006c4352
    2a3c:	6f4d6b63 	svcvs	0x004d6b63
    2a40:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    2a44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a4c:	6f435f31 	svcvs	0x00435f31
    2a50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a58:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a5c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a60:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2a64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a68:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a6c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a70:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    2a74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a78:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a7c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a80:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    2a84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a88:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    2a8c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2a90:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2a98 <__Stack_Size+0x2698>
    2a94:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2a98:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2a9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2aa0:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    2aa4:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1b5f <__Stack_Size+0x175f>
    2aa8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2aac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2ab0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ab4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ab8:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2abc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ac0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ac4:	4f726165 	svcmi	0x00726165
    2ac8:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    2acc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2ad0:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    2ad4:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    2ad8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2adc:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ae0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ae4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ae8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2aec:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2af0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2af4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2af8:	5f4d4954 	svcpl	0x004d4954
    2afc:	50525241 	subspl	r5, r2, r1, asr #4
    2b00:	6f6c6572 	svcvs	0x006c6572
    2b04:	6f436461 	svcvs	0x00436461
    2b08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b10:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2b14:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2b18:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b1c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b20:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2b24:	00726563 	rsbseq	r6, r2, r3, ror #10
    2b28:	5f4d4954 	svcpl	0x004d4954
    2b2c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2b30:	6b636f6c 	blvs	18de8e8 <__Stack_Size+0x18de4e8>
    2b34:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2b38:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b40:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2b44:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b4c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2b50:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b54:	6b616572 	blvs	185c124 <__Stack_Size+0x185bd24>
    2b58:	616c6f50 	cmnvs	ip, r0, asr pc
    2b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b64:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2b68:	4f746365 	svcmi	0x00746365
    2b6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b70:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2b74:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2b88:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b8c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b90:	5f4d4954 	svcpl	0x004d4954
    2b94:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b98:	434f7463 	movtmi	r7, #62563	; 0xf463
    2b9c:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    2ba0:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ba4:	0047414c 	subeq	r4, r7, ip, asr #2
    2ba8:	5f4d4954 	svcpl	0x004d4954
    2bac:	4b434f4c 	blmi	10d68e4 <__Stack_Size+0x10d64e4>
    2bb0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2bb4:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2bb8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2bbc:	756f4374 	strbvc	r4, [pc, #-884]!	; 2850 <__Stack_Size+0x2450>
    2bc0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bc8:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2bcc:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2bd0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2bd4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bd8:	5043495f 	subpl	r4, r3, pc, asr r9
    2bdc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2be0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2be4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2be8:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    2bec:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2bf0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bf4:	4353505f 	cmpmi	r3, #95	; 0x5f
    2bf8:	6f6c6552 	svcvs	0x006c6552
    2bfc:	6f4d6461 	svcvs	0x004d6461
    2c00:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2c04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c08:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    2c0c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2c10:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2c14:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c18:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c1c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2c20:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c28 <__Stack_Size+0x2828>
    2c24:	6142414d 	cmpvs	r2, sp, asr #2
    2c28:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2c2c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2c30:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2c34:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2c38:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c3c:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2c40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c44:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c48:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    2c4c:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2c50:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2c54:	5f4d4954 	svcpl	0x004d4954
    2c58:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    2c5c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    2c60:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2c64:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2c68:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c6c:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    2c70:	73657250 	cmnvc	r5, #80, 4
    2c74:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c78:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c7c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2c80:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2c84:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    2c88:	61667265 	cmnvs	r6, r5, ror #4
    2c8c:	6f436563 	svcvs	0x00436563
    2c90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c98:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c9c:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2ca0:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2ca4:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2ca8:	5f4d4954 	svcpl	0x004d4954
    2cac:	504e434f 	subpl	r4, lr, pc, asr #6
    2cb0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cb4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2cb8:	5f4d4954 	svcpl	0x004d4954
    2cbc:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2cc0:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    2cc4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2cc8:	6f534b4c 	svcvs	0x00534b4c
    2ccc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2cd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cd4:	31434f5f 	cmpcc	r3, pc, asr pc
    2cd8:	616c6f50 	cmnvs	ip, r0, asr pc
    2cdc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ce0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ce4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ce8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1fa7 <__Stack_Size+0x1ba7>
    2cec:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2cf0:	756f5365 	strbvc	r5, [pc, #-869]!	; 2993 <__Stack_Size+0x2593>
    2cf4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2cf8:	5f4d4954 	svcpl	0x004d4954
    2cfc:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2d00:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2d04:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2d08:	33495400 	movtcc	r5, #37888	; 0x9400
    2d0c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2d10:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d14:	5f4d4954 	svcpl	0x004d4954
    2d18:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2d1c:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    2d20:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    2d24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d2c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d30:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2b68 <__Stack_Size+0x2768>
    2d34:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2d38:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2d3c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2d40:	4f726165 	svcmi	0x00726165
    2d44:	65523343 	ldrbvs	r3, [r2, #-835]	; 0x343
    2d48:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d50:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    2d54:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2d58:	6f465f4d 	svcvs	0x00465f4d
    2d5c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2d60:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    2d64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d68:	696c0067 	stmdbvs	ip!, {r0, r1, r2, r5, r6}^
    2d6c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2d70:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2d74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d78:	5f783031 	svcpl	0x00783031
    2d7c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2d80:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    2d84:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2d88:	756f4374 	strbvc	r4, [pc, #-884]!	; 2a1c <__Stack_Size+0x261c>
    2d8c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d94:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2d98:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2d9c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2da0:	78450074 	stmdavc	r5, {r2, r4, r5, r6}^
    2da4:	47525474 			; <UNDEFINED> instruction: 0x47525474
    2da8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    2dac:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2db0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2db4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2db8:	616c5374 	smcvs	50484	; 0xc534
    2dbc:	6f4d6576 	svcvs	0x004d6576
    2dc0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2dc4:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2083 <__Stack_Size+0x1c83>
    2dc8:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2dcc:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    2dd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2dd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2dd8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ddc:	4f5f4d49 	svcmi	0x005f4d49
    2de0:	61463143 	cmpvs	r6, r3, asr #2
    2de4:	6f437473 	svcvs	0x00437473
    2de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2df0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2df4:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    2df8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2dfc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2e00:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2e04:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2e08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e0c:	5f4d4954 	svcpl	0x004d4954
    2e10:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2e14:	616c6f50 	cmnvs	ip, r0, asr pc
    2e18:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2e1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2e28:	43535043 	cmpmi	r3, #67	; 0x43
    2e2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e30:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    2e34:	6f53746e 	svcvs	0x0053746e
    2e38:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2e3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2e40:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2e44:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    2e48:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2e4c:	54003272 	strpl	r3, [r0], #-626	; 0x272
    2e50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2e54:	6e6e6168 	powvsez	f6, f6, #0.0
    2e58:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2e5c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2e60:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2e64:	4d4f4374 	stclmi	3, cr4, [pc, #-464]	; 2c9c <__Stack_Size+0x289c>
    2e68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e6c:	5043435f 	subpl	r4, r3, pc, asr r3
    2e70:	6f6c6572 	svcvs	0x006c6572
    2e74:	6f436461 	svcvs	0x00436461
    2e78:	6f72746e 	svcvs	0x0072746e
    2e7c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2e80:	6f70706f 	svcvs	0x0070706f
    2e84:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2e88:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0x573
    2e8c:	6f697463 	svcvs	0x00697463
    2e90:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2e94:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2e98:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2e9c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ea0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ea4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ea8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2eac:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2eb0:	31434974 	hvccc	13460	; 0x3494
    2eb4:	73657250 	cmnvc	r5, #80, 4
    2eb8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ebc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2ec0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ec4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2ecc:	33434974 	movtcc	r4, #14708	; 0x3974
    2ed0:	73657250 	cmnvc	r5, #80, 4
    2ed4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ed8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2edc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ee0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2ee4:	6f697463 	svcvs	0x00697463
    2ee8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2eec:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2ef0:	6f6c4352 	svcvs	0x006c4352
    2ef4:	6f4d6b63 	svcvs	0x004d6b63
    2ef8:	43316564 	teqmi	r1, #100, 10	; 0x19000000
    2efc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f00:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    2f04:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2f08:	54007872 	strpl	r7, [r0], #-2162	; 0x872
    2f0c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2f10:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2f14:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    2f18:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    2f1c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2f24 <__Stack_Size+0x2b24>
    2f20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f24:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2f28:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2f2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f30:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    2f34:	756f534f 	strbvc	r5, [pc, #-847]!	; 2bed <__Stack_Size+0x27ed>
    2f38:	00656372 	rsbeq	r6, r5, r2, ror r3
    2f3c:	5f4d4954 	svcpl	0x004d4954
    2f40:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2f44:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2f48:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f4c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2f50:	616c6f50 	cmnvs	ip, r0, asr pc
    2f54:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f5c:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2f60:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    2f64:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2f68:	00737475 	rsbseq	r7, r3, r5, ror r4
    2f6c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2f70:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2f74:	6f706574 	svcvs	0x00706574
    2f78:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f7c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f80:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2f84:	43525444 	cmpmi	r2, #68, 8	; 0x44000000
    2f88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f8c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f90:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2f94:	4f726165 	svcmi	0x00726165
    2f98:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    2f9c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2fa0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2fa4:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2fa8:	616e7265 	cmnvs	lr, r5, ror #4
    2fac:	6f6c436c 	svcvs	0x006c436c
    2fb0:	6f436b63 	svcvs	0x00436b63
    2fb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fbc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2fc0:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2fc4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2fc8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2fcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fd0:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2fd4:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2fd8:	754f6369 	strbvc	r6, [pc, #-873]	; 2c77 <__Stack_Size+0x2877>
    2fdc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2fe0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fe4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2fe8:	6f747541 	svcvs	0x00747541
    2fec:	6f6c6572 	svcvs	0x006c6572
    2ff0:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2ff4:	4f5f4d49 	svcmi	0x005f4d49
    2ff8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2ffc:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    3000:	00657461 	rsbeq	r7, r5, r1, ror #8
    3004:	5f4d4954 	svcpl	0x004d4954
    3008:	43414d44 	movtmi	r4, #7492	; 0x1d44
    300c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    3010:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3018 <__Stack_Size+0x2c18>
    3014:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3018:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    301c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3020:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3024:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3028:	6f465f4d 	svcvs	0x00465f4d
    302c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3030:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3034:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3038:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    303c:	6f435f34 	svcvs	0x00435f34
    3040:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3044:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3048:	6165445f 	cmnvs	r5, pc, asr r4
    304c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3050:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3054:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    3058:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    305c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3060:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3064:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2f34 <__Stack_Size+0x2b34>
    3068:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    306c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3070:	00676966 	rsbeq	r6, r7, r6, ror #18
    3074:	5f4d4954 	svcpl	0x004d4954
    3078:	5034434f 	eorspl	r4, r4, pc, asr #6
    307c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3080:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3084:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3088:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    308c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    3090:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    3094:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3098:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    309c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30a0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    30a4:	434f7261 	movtmi	r7, #62049	; 0xf261
    30a8:	66655231 			; <UNDEFINED> instruction: 0x66655231
    30ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    30b4:	616c6f50 	cmnvs	ip, r0, asr pc
    30b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30c0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30c4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2383 <__Stack_Size+0x1f83>
    30c8:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    30cc:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2fb8 <__Stack_Size+0x2bb8>
    30d0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    30d4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    30d8:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    30dc:	6f43494d 	svcvs	0x0043494d
    30e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    30ec:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    30f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30f4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    30f8:	00327263 	eorseq	r7, r2, r3, ror #4
    30fc:	5f4d4954 	svcpl	0x004d4954
    3100:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    3104:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3108:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    310c:	33434f64 	movtcc	r4, #16228	; 0x3f64
    3110:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3114:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3118:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    311c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3120:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3124:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3128:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    312c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3130:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3138 <__Stack_Size+0x2d38>
    3134:	6f53414d 	svcvs	0x0053414d
    3138:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    313c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3140:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3144:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3148:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    314c:	616c5372 	smcvs	50482	; 0xc532
    3150:	6f4d6576 	svcvs	0x004d6576
    3154:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3158:	535f4d49 	cmppl	pc, #4672	; 0x1240
    315c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3160:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3164:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3168:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    316c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3170:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3174:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 30b4 <__Stack_Size+0x2cb4>
    3178:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    317c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3180:	00676966 	rsbeq	r6, r7, r6, ror #18
    3184:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3188:	5f6b6369 	svcpl	0x006b6369
    318c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3190:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3194:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    3198:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    319c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    31a0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    31a8:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    31ac:	6b636974 	blvs	18dd784 <__Stack_Size+0x18dd384>
    31b0:	5300632e 	movwpl	r6, #814	; 0x32e
    31b4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31b8:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    31bc:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31c0:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31c8:	73795300 	cmnvc	r9, #0, 6
    31cc:	6b636954 	blvs	18dd724 <__Stack_Size+0x18dd324>
    31d0:	414c465f 	cmpmi	ip, pc, asr r6
    31d4:	41430047 	cmpmi	r3, r7, asr #32
    31d8:	0042494c 	subeq	r4, r2, ip, asr #18
    31dc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    31e0:	5f6b6369 	svcpl	0x006b6369
    31e4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    31e8:	00666544 	rsbeq	r6, r6, r4, asr #10
    31ec:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    31f0:	73795300 	cmnvc	r9, #0, 6
    31f4:	6b636954 	blvs	18dd74c <__Stack_Size+0x18dd34c>
    31f8:	756f435f 	strbvc	r4, [pc, #-863]!	; 2ea1 <__Stack_Size+0x2aa1>
    31fc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3200:	73795300 	cmnvc	r9, #0, 6
    3204:	6b636954 	blvs	18dd75c <__Stack_Size+0x18dd35c>
    3208:	4b4c435f 	blmi	1313f8c <__Stack_Size+0x1313b8c>
    320c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3210:	6f436563 	svcvs	0x00436563
    3214:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3218:	414f4c00 	cmpmi	pc, r0, lsl #24
    321c:	79530044 	ldmdbvc	r3, {r2, r6}^
    3220:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3224:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3228:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ee5 <__Stack_Size+0x2ae5>
    322c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3230:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3234:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    3238:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    323c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    3240:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3244:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3248:	53550041 	cmppl	r5, #65	; 0x41
    324c:	5f545241 	svcpl	0x00545241
    3250:	50746553 	rsbspl	r6, r4, r3, asr r5
    3254:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3258:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    325c:	41535500 	cmpmi	r3, r0, lsl #10
    3260:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3264:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3268:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    326c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3270:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3274:	00687467 	rsbeq	r7, r8, r7, ror #8
    3278:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    327c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3280:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3284:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3288:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    328c:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    3290:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3294:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    3298:	70754466 	rsbsvc	r4, r5, r6, ror #8
    329c:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    32a0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    32a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32a8:	6b61575f 	blvs	185902c <__Stack_Size+0x1858c2c>
    32ac:	00705565 	rsbseq	r5, r0, r5, ror #10
    32b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32b4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    32b8:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    32bc:	41535500 	cmpmi	r3, r0, lsl #10
    32c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    32c4:	53550054 	cmppl	r5, #84	; 0x54
    32c8:	5f545241 	svcpl	0x00545241
    32cc:	41447249 	cmpmi	r4, r9, asr #4
    32d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    32d4:	62706100 	rsbsvs	r6, r0, #0, 2
    32d8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    32dc:	5355006b 	cmppl	r5, #107	; 0x6b
    32e0:	5f545241 	svcpl	0x00545241
    32e4:	61656c43 	cmnvs	r5, r3, asr #24
    32e8:	50544972 	subspl	r4, r4, r2, ror r9
    32ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    32f0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    32f4:	53550074 	cmppl	r5, #116	; 0x74
    32f8:	5f545241 	svcpl	0x00545241
    32fc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    3300:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3304:	53550065 	cmppl	r5, #101	; 0x65
    3308:	5f545241 	svcpl	0x00545241
    330c:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    3310:	6b616572 	blvs	185c8e0 <__Stack_Size+0x185c4e0>
    3314:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    3318:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    331c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3320:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3324:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3328:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    332c:	414c465f 	cmpmi	ip, pc, asr r6
    3330:	53550047 	cmppl	r5, #71	; 0x47
    3334:	5f545241 	svcpl	0x00545241
    3338:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    333c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3340:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3344:	00746375 	rsbseq	r6, r4, r5, ror r3
    3348:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    334c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    3350:	71655241 	cmnvc	r5, r1, asr #4
    3354:	41535500 	cmpmi	r3, r0, lsl #10
    3358:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    335c:	6b636f6c 	blvs	18df114 <__Stack_Size+0x18ded14>
    3360:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3364:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3368:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    336c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    3370:	73616278 	cmnvc	r1, #120, 4	; 0x80000007
    3374:	43520065 	cmpmi	r2, #101	; 0x65
    3378:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    337c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3380:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3384:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3388:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    338c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3390:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3394:	00737365 	rsbseq	r7, r3, r5, ror #6
    3398:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    339c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    33a0:	61754774 	cmnvs	r5, r4, ror r7
    33a4:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    33a8:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    33ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33b0:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    33b4:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0x264
    33b8:	55006b61 	strpl	r6, [r0, #-2913]	; 0xb61
    33bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33c0:	696c0078 	stmdbvs	ip!, {r3, r4, r5, r6}^
    33c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    33c8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    33cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    33d0:	5f783031 	svcpl	0x00783031
    33d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    33d8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    33dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33e0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    33e4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    33e8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33ec:	41535500 	cmpmi	r3, r0, lsl #10
    33f0:	415f5452 	cmpmi	pc, r2, asr r4	; <UNPREDICTABLE>
    33f4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    33f8:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    33fc:	6f707469 	svcvs	0x00707469
    3400:	53550073 	cmppl	r5, #115	; 0x73
    3404:	5f545241 	svcpl	0x00545241
    3408:	41447249 	cmpmi	r4, r9, asr #4
    340c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3410:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3414:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3418:	6f6c435f 	svcvs	0x006c435f
    341c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    3420:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3424:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3428:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    342c:	6b615772 	blvs	18591fc <__Stack_Size+0x1858dfc>
    3430:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    3434:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3438:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    343c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    3440:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    3444:	41535500 	cmpmi	r3, r0, lsl #10
    3448:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    344c:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    3450:	72660064 	rsbvc	r0, r6, #100	; 0x64
    3454:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    3458:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    345c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3460:	00726564 	rsbseq	r6, r2, r4, ror #10
    3464:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3468:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    346c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    3470:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    3474:	434b4341 	movtmi	r4, #45889	; 0xb341
    3478:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    347c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3480:	616d535f 	cmnvs	sp, pc, asr r3
    3484:	61437472 	hvcvs	14146	; 0x3742
    3488:	6d436472 	cfstrdvs	mvd6, [r3, #-456]	; 0xfffffe38
    348c:	53550064 	cmppl	r5, #100	; 0x64
    3490:	5f545241 	svcpl	0x00545241
    3494:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3498:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    349c:	53550074 	cmppl	r5, #116	; 0x74
    34a0:	5f545241 	svcpl	0x00545241
    34a4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    34a8:	6f437055 	svcvs	0x00437055
    34ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34b0:	41535500 	cmpmi	r3, r0, lsl #10
    34b4:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    34b8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34bc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    34c0:	41535500 	cmpmi	r3, r0, lsl #10
    34c4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    34c8:	004c4f50 	subeq	r4, ip, r0, asr pc
    34cc:	616d7469 	cmnvs	sp, r9, ror #8
    34d0:	55006b73 	strpl	r6, [r0, #-2931]	; 0xb73
    34d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34d8:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    34dc:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    34e0:	61737500 	cmnvs	r3, r0, lsl #10
    34e4:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    34e8:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3489 <__Stack_Size+0x3089>
    34ec:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    34f0:	655f006b 	ldrbvs	r0, [pc, #-107]	; 348d <__Stack_Size+0x308d>
    34f4:	00737362 	rsbseq	r7, r3, r2, ror #6
    34f8:	2f62696c 	svccs	0x0062696c
    34fc:	2f637273 	svccs	0x00637273
    3500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3504:	30316632 	eorscc	r6, r1, r2, lsr r6
    3508:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    350c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3510:	7000632e 	andvc	r6, r0, lr, lsr #6
    3514:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    3518:	5f007473 	svcpl	0x00007473
    351c:	61646973 	smcvs	18067	; 0x4693
    3520:	70006174 	andvc	r6, r0, r4, ror r1
    3524:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3528:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    352c:	5f746573 	svcpl	0x00746573
    3530:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3534:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3538:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    353c:	735f0073 	cmpvc	pc, #115	; 0x73
    3540:	61746164 	cmnvs	r4, r4, ror #2
    3544:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3548:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    354c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3550:	655f0073 	ldrbvs	r0, [pc, #-115]	; 34e5 <__Stack_Size+0x30e5>
    3554:	61746164 	cmnvs	r4, r4, ror #2
    3558:	76615300 	strbtvc	r5, [r1], -r0, lsl #6
    355c:	61745365 	cmnvs	r4, r5, ror #6
    3560:	70006574 	andvc	r6, r0, r4, ror r5
    3564:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    3568:	6174535f 	cmnvs	r4, pc, asr r3
    356c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3570:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xf64
    3574:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3578:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
    357c:	552f6269 	strpl	r6, [pc, #-617]!	; 331b <__Stack_Size+0x2f1b>
    3580:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3584:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3588:	752f6372 	strvc	r6, [pc, #-882]!	; 321e <__Stack_Size+0x2e1e>
    358c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3590:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3594:	50450063 	subpl	r0, r5, r3, rrx
    3598:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    359c:	50700078 	rsbspl	r0, r0, r8, ror r0
    35a0:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    35a4:	00797472 	rsbseq	r7, r9, r2, ror r4
    35a8:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    35ac:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
    35b0:	4154535f 	cmpmi	r4, pc, asr r3
    35b4:	5f004554 	svcpl	0x00004554
    35b8:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    35bc:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    35c0:	545f524f 	ldrbpl	r5, [pc], #-591	; 35c8 <__Stack_Size+0x31c8>
    35c4:	00455059 	subeq	r5, r5, r9, asr r0
    35c8:	2f62696c 	svccs	0x0062696c
    35cc:	5f425355 	svcpl	0x00425355
    35d0:	2f62696c 	svccs	0x0062696c
    35d4:	2f637273 	svccs	0x00637273
    35d8:	5f627375 	svcpl	0x00627375
    35dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    35e0:	5300632e 	movwpl	r6, #814	; 0x32e
    35e4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    35e8:	5f647261 	svcpl	0x00647261
    35ec:	61656c43 	cmnvs	r5, r3, asr #24
    35f0:	61654672 	smcvs	21602	; 0x5462
    35f4:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    35f8:	53414c00 	movtpl	r4, #7168	; 0x1c00
    35fc:	554f5f54 	strbpl	r5, [pc, #-3924]	; 26b0 <__Stack_Size+0x22b0>
    3600:	41445f54 	cmpmi	r4, r4, asr pc
    3604:	4f004154 	svcmi	0x00004154
    3608:	5f307475 	svcpl	0x00307475
    360c:	636f7250 	cmnvs	pc, #80, 4
    3610:	00737365 	rsbseq	r7, r3, r5, ror #6
    3614:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3618:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    361c:	75427000 	strbvc	r7, [r2, #-0]
    3620:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    3624:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3628:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    362c:	74530072 	ldrbvc	r0, [r3], #-114	; 0x72
    3630:	61646e61 	cmnvs	r4, r1, ror #28
    3634:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    3638:	6f437465 	svcvs	0x00437465
    363c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3640:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3644:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3648:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    364c:	445f4749 	ldrbmi	r4, [pc], #-1865	; 3654 <__Stack_Size+0x3254>
    3650:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3654:	4f545049 	svcmi	0x00545049
    3658:	65520052 	ldrbvs	r0, [r2, #-82]	; 0x52
    365c:	76726573 			; <UNDEFINED> instruction: 0x76726573
    3660:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
    3664:	505f306e 	subspl	r3, pc, lr, rrx
    3668:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    366c:	53007373 	movwpl	r7, #883	; 0x373
    3670:	465f5445 	ldrbmi	r5, [pc], -r5, asr #8
    3674:	55544145 	ldrbpl	r4, [r4, #-325]	; 0x145
    3678:	5f004552 	svcpl	0x00004552
    367c:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    3680:	5f455255 	svcpl	0x00455255
    3684:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
    3688:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
    368c:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3690:	5f454349 	svcpl	0x00454349
    3694:	4f4d4552 	svcmi	0x004d4552
    3698:	575f4554 			; <UNDEFINED> instruction: 0x575f4554
    369c:	55454b41 	strbpl	r4, [r5, #-2881]	; 0xb41
    36a0:	41570050 	cmpmi	r7, r0, asr r0
    36a4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36a8:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    36ac:	554f5f53 	strbpl	r5, [pc, #-3923]	; 2761 <__Stack_Size+0x2361>
    36b0:	41570054 	cmpmi	r7, r4, asr r0
    36b4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36b8:	50555445 	subspl	r5, r5, r5, asr #8
    36bc:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
    36c0:	00746573 	rsbseq	r6, r4, r3, ror r5
    36c4:	5453414c 	ldrbpl	r4, [r3], #-332	; 0x14c
    36c8:	5f4e495f 	svcpl	0x004e495f
    36cc:	41544144 	cmpmi	r4, r4, asr #2
    36d0:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    36d4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    36d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
    36dc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    36e0:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    36e4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    36e8:	61745300 	cmnvs	r4, r0, lsl #6
    36ec:	49737574 	ldmdbmi	r3!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}^
    36f0:	006f666e 	rsbeq	r6, pc, lr, ror #12
    36f4:	41544f54 	cmpmi	r4, r4, asr pc
    36f8:	52735f4c 	rsbspl	r5, r3, #76, 30	; 0x130
    36fc:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    3700:	77005453 	smlsdvc	r0, r3, r4, r5
    3704:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    3708:	73003078 	movwvc	r3, #120	; 0x78
    370c:	5f657661 	svcpl	0x00657661
    3710:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    3714:	00687467 	rsbeq	r7, r8, r7, ror #8
    3718:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
    371c:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 3724 <__Stack_Size+0x3324>
    3720:	5f617461 	svcpl	0x00617461
    3724:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    3728:	53003070 	movwpl	r3, #112	; 0x70
    372c:	445f5445 	ldrbmi	r5, [pc], #-1093	; 3734 <__Stack_Size+0x3334>
    3730:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3734:	4f545049 	svcmi	0x00545049
    3738:	61440052 	qdaddvs	r0, r2, r4
    373c:	4d5f6174 	ldfmie	f6, [pc, #-464]	; 3574 <__Stack_Size+0x3174>
    3740:	4d5f6c75 	ldclmi	12, cr6, [pc, #-468]	; 3574 <__Stack_Size+0x3174>
    3744:	61507861 	cmpvs	r0, r1, ror #16
    3748:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    374c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    3750:	50457000 	subpl	r7, r5, r0
    3754:	6f666e69 	svcvs	0x00666e69
    3758:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    375c:	474e4954 	smlsldmi	r4, lr, r4, r9
    3760:	0050555f 	subseq	r5, r0, pc, asr r5
    3764:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3768:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    376c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3770:	50646e45 	rsbpl	r6, r4, r5, asr #28
    3774:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3778:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    377c:	00657275 	rsbeq	r7, r5, r5, ror r2
    3780:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
    3784:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    3788:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    378c:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
    3790:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3794:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3798:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    379c:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    37a0:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    37a4:	41465245 	cmpmi	r6, r5, asr #4
    37a8:	77004543 	strvc	r4, [r0, -r3, asr #10]
    37ac:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    37b0:	42003165 	andmi	r3, r0, #1073741849	; 0x40000019
    37b4:	53657479 	cmnpl	r5, #2030043136	; 0x79000000
    37b8:	00706177 	rsbseq	r6, r0, r7, ror r1
    37bc:	61656c43 	cmnvs	r5, r3, asr #24
    37c0:	4f544472 	svcmi	0x00544472
    37c4:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37c8:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    37cc:	4c725f65 	ldclmi	15, cr5, [r2], #-404	; 0xfffffe6c
    37d0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    37d4:	4c430068 	mcrrmi	0, 6, r0, r3, cr8
    37d8:	5f524145 	svcpl	0x00524145
    37dc:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    37e0:	00455255 	subeq	r5, r5, r5, asr r2
    37e4:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    37e8:	0044454c 	subeq	r4, r4, ip, asr #10
    37ec:	61746144 	cmnvs	r4, r4, asr #2
    37f0:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37f4:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
    37f8:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    37fc:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    3800:	41465245 	cmpmi	r6, r5, asr #4
    3804:	53004543 	movwpl	r4, #1347	; 0x543
    3808:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    380c:	5f647261 	svcpl	0x00647261
    3810:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3814:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3818:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    381c:	6c655200 	sfmvs	f5, 2, [r5], #-0
    3820:	64657461 	strbtvs	r7, [r5], #-1121	; 0x461
    3824:	646e455f 	strbtvs	r4, [lr], #-1375	; 0x55f
    3828:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    382c:	45470074 	strbmi	r0, [r7, #-116]	; 0x74
    3830:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    3834:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3838:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    383c:	52545300 	subspl	r5, r4, #0, 6
    3840:	5f474e49 	svcpl	0x00474e49
    3844:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3848:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    384c:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    3850:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3854:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
    3858:	43006e49 	movwmi	r6, #3657	; 0xe49
    385c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3860:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3864:	0058545f 	subseq	r5, r8, pc, asr r4
    3868:	6552775f 	ldrbvs	r7, [r2, #-1887]	; 0x75f
    386c:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    3870:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3874:	5f307075 	svcpl	0x00307075
    3878:	636f7250 	cmnvs	pc, #80, 4
    387c:	00737365 	rsbseq	r7, r3, r5, ror #6
    3880:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0x845
    3884:	535f7463 	cmppl	pc, #1660944384	; 0x63000000
    3888:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    388c:	754f5f73 	strbvc	r5, [pc, #-3955]	; 2921 <__Stack_Size+0x2521>
    3890:	41570074 	cmpmi	r7, r4, ror r0
    3894:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3898:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    389c:	4e495f53 	mcrmi	15, 2, r5, cr9, cr3, {2}
    38a0:	55415000 	strbpl	r5, [r1, #-0]
    38a4:	53004553 	movwpl	r4, #1363	; 0x553
    38a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    38ac:	5f647261 	svcpl	0x00647261
    38b0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    38b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    38b8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    38bc:	71655200 	cmnvc	r5, r0, lsl #4
    38c0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    38c4:	006f4e5f 	rsbeq	r4, pc, pc, asr lr	; <UNPREDICTABLE>
    38c8:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38cc:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38d0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    38d4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    38d8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    38dc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    38e0:	59530065 	ldmdbpl	r3, {r0, r2, r5, r6}^
    38e4:	5f48434e 	svcpl	0x0048434e
    38e8:	4d415246 	sfmmi	f5, 2, [r1, #-280]	; 0xfffffee8
    38ec:	4d500045 	ldclmi	0, cr0, [r0, #-276]	; 0xfffffeec
    38f0:	556f5441 	strbpl	r5, [pc, #-1089]!	; 34b7 <__Stack_Size+0x30b7>
    38f4:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    38f8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    38fc:	706f4372 	rsbvc	r4, pc, r2, ror r3	; <UNPREDICTABLE>
    3900:	44700079 	ldrbtmi	r0, [r0], #-121	; 0x79
    3904:	00637365 	rsbeq	r7, r3, r5, ror #6
    3908:	5f544547 	svcpl	0x00544547
    390c:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    3910:	45005355 	strmi	r5, [r0, #-853]	; 0x355
    3914:	4f50444e 	svcmi	0x0050444e
    3918:	5f544e49 	svcpl	0x00544e49
    391c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3920:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3924:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    3928:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    392c:	61530074 	cmpvs	r3, r4, ror r0
    3930:	53526576 	cmppl	r2, #494927872	; 0x1d800000
    3934:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3938:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    393c:	41465245 	cmpmi	r6, r5, asr #4
    3940:	445f4543 	ldrbmi	r4, [pc], #-1347	; 3948 <__Stack_Size+0x3548>
    3944:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3948:	4f545049 	svcmi	0x00545049
    394c:	44700052 	ldrbtmi	r0, [r0], #-82	; 0x52
    3950:	47007665 	strmi	r7, [r0, -r5, ror #12]
    3954:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    3958:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    395c:	41525547 	cmpmi	r2, r7, asr #10
    3960:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    3964:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3968:	5f454349 	svcpl	0x00454349
    396c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3970:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3974:	5300524f 	movwpl	r5, #591	; 0x24f
    3978:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    397c:	5f647261 	svcpl	0x00647261
    3980:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    3984:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3988:	61530073 	cmpvs	r3, r3, ror r0
    398c:	53546576 	cmppl	r4, #494927872	; 0x1d800000
    3990:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3994:	61745300 	cmnvs	r4, r0, lsl #6
    3998:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    399c:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    39a0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    39a4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    39a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    39ac:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    39b0:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    39b4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    39b8:	41525547 	cmpmi	r2, r7, asr #10
    39bc:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    39c0:	504f4e00 	subpl	r4, pc, r0, lsl #28
    39c4:	6f72505f 	svcvs	0x0072505f
    39c8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    39cc:	55627000 	strbpl	r7, [r2, #-0]!
    39d0:	75427273 	strbvc	r7, [r2, #-627]	; 0x273
    39d4:	4e770066 	cdpmi	0, 7, cr0, cr7, cr6, {3}
    39d8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    39dc:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0x73
    39e0:	0031706d 	eorseq	r7, r1, sp, rrx
    39e4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39e8:	50770032 	rsbspl	r0, r7, r2, lsr r0
    39ec:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    39f0:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    39f4:	64700072 	ldrbtvs	r0, [r0], #-114	; 0x72
    39f8:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    39fc:	62696c00 	rsbvs	r6, r9, #0, 24
    3a00:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3a04:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3a08:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3a0c:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3a10:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3a14:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    3a18:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    3a1c:	455f4655 	ldrbmi	r4, [pc, #-1621]	; 33cf <__Stack_Size+0x2fcf>
    3a20:	62005252 	andvs	r5, r0, #536870917	; 0x20000005
    3a24:	706d6554 	rsbvc	r6, sp, r4, asr r5
    3a28:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3a2c:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3a30:	5f474f54 	svcpl	0x00474f54
    3a34:	43005852 	movwmi	r5, #2130	; 0x852
    3a38:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3a3c:	6f445045 	svcvs	0x00445045
    3a40:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
    3a44:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3a48:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a4c:	42415442 	submi	r5, r1, #1107296256	; 0x42000000
    3a50:	5300454c 	movwpl	r4, #1356	; 0x54c
    3a54:	53497465 	movtpl	r7, #37989	; 0x9465
    3a58:	53005254 	movwpl	r5, #596	; 0x254
    3a5c:	50457465 	subpl	r7, r5, r5, ror #8
    3a60:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a64:	00737365 	rsbseq	r7, r3, r5, ror #6
    3a68:	70646e45 	rsbvc	r6, r4, r5, asr #28
    3a6c:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3a70:	4f54445f 	svcmi	0x0054445f
    3a74:	74535f47 	ldrbvc	r5, [r3], #-3911	; 0xf47
    3a78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3a7c:	50455f00 	subpl	r5, r5, r0, lsl #30
    3a80:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a84:	49445f46 	stmdbmi	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a88:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a8c:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3a90:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a94:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a98:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a9c:	6f433166 	svcvs	0x00433166
    3aa0:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3aa4:	6c424e77 	mcrrvs	14, 7, r4, r2, cr7
    3aa8:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3aac:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ab0:	50444e45 	subpl	r4, r4, r5, asr #28
    3ab4:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3ab8:	5f504500 	svcpl	0x00504500
    3abc:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3ac0:	004e495f 	subeq	r4, lr, pc, asr r9
    3ac4:	61656c43 	cmnvs	r5, r3, asr #24
    3ac8:	5f504572 	svcpl	0x00504572
    3acc:	444e494b 	strbmi	r4, [lr], #-2379	; 0x94b
    3ad0:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3ad4:	50457261 	subpl	r7, r5, r1, ror #4
    3ad8:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3adc:	0058545f 	subseq	r5, r8, pc, asr r4
    3ae0:	64644162 	strbtvs	r4, [r4], #-354	; 0x162
    3ae4:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3ae8:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3aec:	64700052 	ldrbtvs	r0, [r0], #-82	; 0x52
    3af0:	67655277 			; <UNDEFINED> instruction: 0x67655277
    3af4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3af8:	00524e46 	subseq	r4, r2, r6, asr #28
    3afc:	70795477 	rsbsvc	r5, r9, r7, ror r4
    3b00:	65470065 	strbvs	r0, [r7, #-101]	; 0x65
    3b04:	44414474 	strbmi	r4, [r1], #-1140	; 0x474
    3b08:	47005244 	strmi	r5, [r0, -r4, asr #4]
    3b0c:	50457465 	subpl	r7, r5, r5, ror #8
    3b10:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b14:	41306675 	teqmi	r0, r5, ror r6
    3b18:	00726464 	rsbseq	r6, r2, r4, ror #8
    3b1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3b20:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    3b24:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3b28:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    3b2c:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b30:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b34:	64416666 	strbvs	r6, [r1], #-1638	; 0x666
    3b38:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b3c:	50457465 	subpl	r7, r5, r5, ror #8
    3b40:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b44:	69446675 	stmdbvs	r4, {r0, r2, r4, r5, r6, r9, sl, sp, lr}^
    3b48:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    3b4c:	53552f62 	cmppl	r5, #392	; 0x188
    3b50:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3b54:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3b58:	73752f63 	cmnvc	r5, #396	; 0x18c
    3b5c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3b60:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3b64:	77537700 	ldrbvc	r7, [r3, -r0, lsl #14]
    3b68:	65470057 	strbvs	r0, [r7, #-87]	; 0x57
    3b6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3b70:	61745378 	cmnvs	r4, r8, ror r3
    3b74:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b78:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b7c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b80:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b84:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b88:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b8c:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b90:	45620052 	strbmi	r0, [r2, #-82]!	; 0x52
    3b94:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    3b98:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3b9c:	50457261 	subpl	r7, r5, r1, ror #4
    3ba0:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3ba4:	0058525f 	subseq	r5, r8, pc, asr r2
    3ba8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3bac:	756f4350 	strbvc	r4, [pc, #-848]!	; 3864 <__Stack_Size+0x3464>
    3bb0:	7852746e 	ldmdavc	r2, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    3bb4:	00676552 	rsbeq	r6, r7, r2, asr r5
    3bb8:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
    3bbc:	5444656c 	strbpl	r6, [r4], #-1388	; 0x56c
    3bc0:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3bc8 <__Stack_Size+0x37c8>
    3bc4:	42770058 	rsbsmi	r0, r7, #88	; 0x58
    3bc8:	41306675 	teqmi	r0, r5, ror r6
    3bcc:	00726464 	rsbseq	r6, r2, r4, ror #8
    3bd0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3bd4:	61745378 	cmnvs	r4, r8, ror r3
    3bd8:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bdc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3be0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3be4:	62445045 	subvs	r5, r4, #69	; 0x45
    3be8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bec:	756f4330 	strbvc	r4, [pc, #-816]!	; 38c4 <__Stack_Size+0x34c4>
    3bf0:	5300746e 	movwpl	r7, #1134	; 0x46e
    3bf4:	50457465 	subpl	r7, r5, r5, ror #8
    3bf8:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3bfc:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3c00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c04:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c08:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3c0c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3c10:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c14:	50450073 	subpl	r0, r5, r3, ror r0
    3c18:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c1c:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cde <__Stack_Size+0x28de>
    3c20:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c24:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c28:	50457465 	subpl	r7, r5, r5, ror #8
    3c2c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c30:	43316675 	teqmi	r1, #122683392	; 0x7500000
    3c34:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c38:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c3c:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3c40:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    3c44:	6f540073 	svcvs	0x00540073
    3c48:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    3c4c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3c50:	6174535f 	cmnvs	r4, pc, asr r3
    3c54:	5f737574 	svcpl	0x00737574
    3c58:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3c5c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
    3c60:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3c64:	54534974 	ldrbpl	r4, [r3], #-2420	; 0x974
    3c68:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3c6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3c70:	756f4378 	strbvc	r4, [pc, #-888]!	; 3900 <__Stack_Size+0x3500>
    3c74:	4700746e 	strmi	r7, [r0, -lr, ror #8]
    3c78:	50457465 	subpl	r7, r5, r5, ror #8
    3c7c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c80:	41316675 	teqmi	r1, r5, ror r6
    3c84:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c88:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c8c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3c90:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c94:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3c98:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3c9c:	756f4474 	strbvc	r4, [pc, #-1140]!	; 3830 <__Stack_Size+0x3430>
    3ca0:	42656c42 	rsbmi	r6, r5, #16896	; 0x4200
    3ca4:	45666675 	strbmi	r6, [r6, #-1653]!	; 0x675
    3ca8:	61745350 	cmnvs	r4, r0, asr r3
    3cac:	77006c6c 	strvc	r6, [r0, -ip, ror #24]
    3cb0:	56676552 			; <UNDEFINED> instruction: 0x56676552
    3cb4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3cb8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cbc:	50444e45 	subpl	r4, r4, r5, asr #28
    3cc0:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3cc4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cc8:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3ccc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cd0:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3cd4:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cd8:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3cdc:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3ce0:	53007264 	movwpl	r7, #612	; 0x264
    3ce4:	50457465 	subpl	r7, r5, r5, ror #8
    3ce8:	4e494b5f 	vmovmi.8	d9[2], r4
    3cec:	65530044 	ldrbvs	r0, [r3, #-68]	; 0x44
    3cf0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cf4:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    3cf8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3cfc:	52770066 	rsbspl	r0, r7, #102	; 0x66
    3d00:	77007465 	strvc	r7, [r0, -r5, ror #8]
    3d04:	31667542 	cmncc	r6, r2, asr #10
    3d08:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3d0c:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
    3d10:	65735565 	ldrbvs	r5, [r3, #-1381]!	; 0x565
    3d14:	66754272 			; <UNDEFINED> instruction: 0x66754272
    3d18:	00726566 	rsbseq	r6, r2, r6, ror #10
    3d1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3d20:	70795450 	rsbsvc	r5, r9, r0, asr r4
    3d24:	45620065 	strbmi	r0, [r2, #-101]!	; 0x65
    3d28:	64644170 	strbtvs	r4, [r4], #-368	; 0x170
    3d2c:	61440072 	hvcvs	16386	; 0x4002
    3d30:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
    3d34:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d38:	75427000 	strbvc	r7, [r2, #-0]
    3d3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3d40:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    3d44:	00726574 	rsbseq	r6, r2, r4, ror r5
    3d48:	2f62696c 	svccs	0x0062696c
    3d4c:	5f425355 	svcpl	0x00425355
    3d50:	2f62696c 	svccs	0x0062696c
    3d54:	2f637273 	svccs	0x00637273
    3d58:	5f627375 	svcpl	0x00627375
    3d5c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3d60:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3d64:	50485f52 	subpl	r5, r8, r2, asr pc
    3d68:	62696c00 	rsbvs	r6, r9, #0, 24
    3d6c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3d70:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3d74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3d78:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3d7c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3d80:	7700632e 	strvc	r6, [r0, -lr, lsr #6]
    3d84:	61565045 	cmpvs	r6, r5, asr #32
    3d88:	Address 0x0000000000003d88 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
*******************************************************************************/
void CTR_HP(void)
{
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       8:	00500001 	subseq	r0, r0, r1
       c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	7f700003 	svcvc	0x00700003
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      34:	00000000 	andeq	r0, r0, r0
      38:	f3000400 	vshl.u8	d0, d0, d0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	009f5001 	addseq	r5, pc, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	01000000 	mrseq	r0, (UNDEF: 0)
      48:	00005000 	andeq	r5, r0, r0
      4c:	00000000 	andeq	r0, r0, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00040000 	andeq	r0, r4, r0
      54:	9f5001f3 	svcls	0x005001f3
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      68:	9f310002 	svcls	0x00310002
	...
      74:	9f310002 	svcls	0x00310002
	...
      88:	00500001 	subseq	r0, r0, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5001f300 	andpl	pc, r1, r0, lsl #6
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      ac:	01f30004 	mvnseq	r0, r4
      b0:	00009f50 	andeq	r9, r0, r0, asr pc
      break; 
      
    default:
      break;
  }
}
      b4:	00000000 	andeq	r0, r0, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	02280000 	eoreq	r0, r8, #0
      bc:	02300800 	eorseq	r0, r0, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	00023050 	andeq	r3, r2, r0, asr r0
      c8:	00025008 	andeq	r5, r2, r8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
	...
      e0:	01000000 	mrseq	r0, (UNDEF: 0)
      e4:	00005000 	andeq	r5, r0, r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	00040000 	andeq	r0, r4, r0
      f0:	9f5001f3 	svcls	0x005001f3
	...
      fc:	00540001 	subseq	r0, r4, r1
     100:	00000000 	andeq	r0, r0, r0
     104:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     108:	09007500 	stmdbeq	r0, {r8, sl, ip, sp, lr}
     10c:	00741ef6 	ldrshteq	r1, [r4], #-230	; 0xffffff1a
     110:	00009f22 	andeq	r9, r0, r2, lsr #30
     114:	00000000 	andeq	r0, r0, r0
     118:	00090000 	andeq	r0, r9, r0
     11c:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     120:	2250741e 	subscs	r7, r0, #503316480	; 0x1e000000
     124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     134:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     140:	0075000c 	rsbseq	r0, r5, ip
     144:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
     148:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
     14c:	00009f00 	andeq	r9, r0, r0, lsl #30
     150:	00000000 	andeq	r0, r0, r0
     154:	00010000 	andeq	r0, r1, r0
     158:	00000055 	andeq	r0, r0, r5, asr r0
     15c:	00000000 	andeq	r0, r0, r0
     160:	00025000 	andeq	r5, r2, r0
     164:	00025408 	andeq	r5, r2, r8, lsl #8
     168:	50000108 	andpl	r0, r0, r8, lsl #2
     16c:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     170:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     174:	01f30004 	mvnseq	r0, r4
     178:	00009f50 	andeq	r9, r0, r0, asr pc
     17c:	00000000 	andeq	r0, r0, r0
     180:	02500000 	subseq	r0, r0, #0
     184:	02540800 	subseq	r0, r4, #0, 16
     188:	00020800 	andeq	r0, r2, r0, lsl #16
     18c:	02549f30 	subseq	r9, r4, #48, 30	; 0xc0
     190:	02580800 	subseq	r0, r8, #0, 16
     194:	00090800 	andeq	r0, r9, r0, lsl #16
     198:	01f30074 	mvnseq	r0, r4, ror r0
     19c:	01231c50 	teqeq	r3, r0, asr ip
     1a0:	0002589f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     1a4:	00025e08 	andeq	r5, r2, r8, lsl #28
     1a8:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     1b0:	025e9f1c 	subseq	r9, lr, #28, 30	; 0x70
     1b4:	02600800 	rsbeq	r0, r0, #0, 16
     1b8:	00090800 	andeq	r0, r9, r0, lsl #16
     1bc:	01f30074 	mvnseq	r0, r4, ror r0
     1c0:	01231c50 	teqeq	r3, r0, asr ip
     1c4:	0002609f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     1c8:	00026208 	andeq	r6, r2, r8, lsl #4
     1cc:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1d0:	5001f300 	andpl	pc, r1, r0, lsl #6
     1d4:	00009f1c 	andeq	r9, r0, ip, lsl pc
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	02620000 	rsbeq	r0, r2, #0
     1e0:	026e0800 	rsbeq	r0, lr, #0, 16
     1e4:	00010800 	andeq	r0, r1, r0, lsl #16
     1e8:	00026e50 	andeq	r6, r2, r0, asr lr
     1ec:	00029608 	andeq	r9, r2, r8, lsl #12
     1f0:	f3000408 	vshl.u8	d0, d8, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
     200:	7c080002 	stcvc	0, cr0, [r8], {2}
     204:	01080002 	tsteq	r8, r2
     208:	02845000 	addeq	r5, r4, #0
     20c:	028e0800 	addeq	r0, lr, #0, 16
     210:	00010800 	andeq	r0, r1, r0, lsl #16
     214:	00000050 	andeq	r0, r0, r0, asr r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	00029600 	andeq	r9, r2, r0, lsl #12
     220:	00029c08 	andeq	r9, r2, r8, lsl #24
     224:	50000108 	andpl	r0, r0, r8, lsl #2
     228:	0800029c 	stmdaeq	r0, {r2, r3, r4, r7, r9}
     22c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     230:	01f30004 	mvnseq	r0, r4
     234:	00009f50 	andeq	r9, r0, r0, asr pc
     238:	00000000 	andeq	r0, r0, r0
     23c:	02aa0000 	adceq	r0, sl, #0
     240:	02b00800 	adcseq	r0, r0, #0, 16
     244:	00010800 	andeq	r0, r1, r0, lsl #16
     248:	0002b050 	andeq	fp, r2, r0, asr r0
     24c:	0002ba08 	andeq	fp, r2, r8, lsl #20
     250:	54000108 	strpl	r0, [r0], #-264	; 0x108
     254:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     258:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     25c:	01f30004 	mvnseq	r0, r4
     260:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     270:	00010000 	andeq	r0, r1, r0
     274:	00000050 	andeq	r0, r0, r0, asr r0
     278:	00000000 	andeq	r0, r0, r0
     27c:	f3000400 	vshl.u8	d0, d0, d0
     280:	009f5001 	addseq	r5, pc, r1
     284:	00000000 	andeq	r0, r0, r0
     288:	01000000 	mrseq	r0, (UNDEF: 0)
     28c:	00005400 	andeq	r5, r0, r0, lsl #8
     290:	00000000 	andeq	r0, r0, r0
     294:	00090000 	andeq	r0, r9, r0
     298:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     29c:	2200741e 	andcs	r7, r0, #503316480	; 0x1e000000
     2a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	75000900 	strvc	r0, [r0, #-2304]	; 0x900
     2ac:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     2b0:	9f225074 	svcls	0x00225074
	...
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	0c000000 	stceq	0, cr0, [r0], {-0}
     2d0:	f7007500 			; <UNDEFINED> instruction: 0xf7007500
     2d4:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
     2d8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     2dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     2f0:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     2f4:	080002c2 	stmdaeq	r0, {r1, r6, r7, r9}
     2f8:	c2500001 	subsgt	r0, r0, #1
     2fc:	d0080002 	andle	r0, r8, r2
     300:	04080002 	streq	r0, [r8], #-2
     304:	5001f300 	andpl	pc, r1, r0, lsl #6
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0002be00 	andeq	fp, r2, r0, lsl #28
     314:	0002c208 	andeq	ip, r2, r8, lsl #4
     318:	30000208 	andcc	r0, r0, r8, lsl #4
     31c:	0002c29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
     320:	0002c608 	andeq	ip, r2, r8, lsl #12
     324:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     328:	5001f300 	andpl	pc, r1, r0, lsl #6
     32c:	9f01231c 	svcls	0x0001231c
     330:	080002c6 	stmdaeq	r0, {r1, r2, r6, r7, r9}
     334:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     338:	00740007 	rsbseq	r0, r4, r7
     33c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     340:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
     344:	0002ce08 	andeq	ip, r2, r8, lsl #28
     348:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     34c:	5001f300 	andpl	pc, r1, r0, lsl #6
     350:	9f01231c 	svcls	0x0001231c
     354:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     358:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     35c:	00740007 	rsbseq	r0, r4, r7
     360:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     374:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     380:	01f30004 	mvnseq	r0, r4
     384:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     394:	00010000 	andeq	r0, r1, r0
     398:	00000050 	andeq	r0, r0, r0, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3b4:	00500001 	subseq	r0, r0, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	04000000 	streq	r0, [r0], #-0
     3c0:	5001f300 	andpl	pc, r1, r0, lsl #6
     3c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     3d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3e0:	00540001 	subseq	r0, r4, r1
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	04000000 	streq	r0, [r0], #-0
     3ec:	5001f300 	andpl	pc, r1, r0, lsl #6
     3f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	0002d000 	andeq	sp, r2, r0
     3fc:	0002d608 	andeq	sp, r2, r8, lsl #12
     400:	50000108 	andpl	r0, r0, r8, lsl #2
     404:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     408:	080002de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9}
     40c:	de540001 	cdple	0, 5, cr0, cr4, cr1, {0}
     410:	eb080002 	bl	200420 <__Stack_Size+0x200020>
     414:	05080002 	streq	r0, [r8, #-2]
     418:	01380300 	teqeq	r8, r0, lsl #6
     41c:	02eb2000 	rsceq	r2, fp, #0
     420:	02fc0800 	rscseq	r0, ip, #0, 16
     424:	00040800 	andeq	r0, r4, r0, lsl #16
     428:	9f5001f3 	svcls	0x005001f3
	...
     434:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     438:	08000302 	stmdaeq	r0, {r1, r8, r9}
     43c:	02500001 	subseq	r0, r0, #1
     440:	2a080003 	bcs	200454 <__Stack_Size+0x200054>
     444:	04080003 	streq	r0, [r8], #-3
     448:	5001f300 	andpl	pc, r1, r0, lsl #6
     44c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     450:	00000000 	andeq	r0, r0, r0
     454:	0002fc00 	andeq	pc, r2, r0, lsl #24
     458:	00030208 	andeq	r0, r3, r8, lsl #4
     45c:	51000108 	tstpl	r0, r8, lsl #2
     460:	08000302 	stmdaeq	r0, {r1, r8, r9}
     464:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     468:	01f30004 	mvnseq	r0, r4
     46c:	00009f51 	andeq	r9, r0, r1, asr pc
     470:	00000000 	andeq	r0, r0, r0
     474:	02fc0000 	rscseq	r0, ip, #0
     478:	03020800 	movweq	r0, #10240	; 0x2800
     47c:	00020800 	andeq	r0, r2, r0, lsl #16
     480:	03029f30 	movweq	r9, #12080	; 0x2f30
     484:	03120800 	tsteq	r2, #0, 16
     488:	00030800 	andeq	r0, r3, r0, lsl #16
     48c:	129f7f73 	addsne	r7, pc, #460	; 0x1cc
     490:	24080003 	strcs	r0, [r8], #-3
     494:	01080003 	tsteq	r8, r3
     498:	03265000 	teqeq	r6, #0
     49c:	03280800 	teqeq	r8, #0, 16
     4a0:	00030800 	andeq	r0, r3, r0, lsl #16
     4a4:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	2a000000 	bcs	4b4 <__Stack_Size+0xb4>
     4b0:	4c080003 	stcmi	0, cr0, [r8], {3}
     4b4:	01080003 	tsteq	r8, r3
     4b8:	034c5000 	movteq	r5, #49152	; 0xc000
     4bc:	034e0800 	movteq	r0, #59392	; 0xe800
     4c0:	00030800 	andeq	r0, r3, r0, lsl #16
     4c4:	009f7674 	addseq	r7, pc, r4, ror r6	; <UNPREDICTABLE>
     4c8:	00000000 	andeq	r0, r0, r0
     4cc:	2a000000 	bcs	4d4 <__Stack_Size+0xd4>
     4d0:	30080003 	andcc	r0, r8, r3
     4d4:	01080003 	tsteq	r8, r3
     4d8:	03305100 	teqeq	r0, #0, 2
     4dc:	03340800 	teqeq	r4, #0, 16
     4e0:	00030800 	andeq	r0, r3, r0, lsl #16
     4e4:	349f0171 	ldrcc	r0, [pc], #369	; 4ec <__Stack_Size+0xec>
     4e8:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     4ec:	04080003 	streq	r0, [r8], #-3
     4f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	00032a00 	andeq	r2, r3, r0, lsl #20
     500:	00033408 	andeq	r3, r3, r8, lsl #8
     504:	30000208 	andcc	r0, r0, r8, lsl #4
     508:	0003429f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     50c:	00034408 	andeq	r4, r3, r8, lsl #8
     510:	53000108 	movwpl	r0, #264	; 0x108
     514:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     518:	0800034a 	stmdaeq	r0, {r1, r3, r6, r8, r9}
     51c:	00720006 	rsbseq	r0, r2, r6
     520:	9f1c0070 	svcls	0x001c0070
	...
     52c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     530:	0800035a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9}
     534:	5a500001 	bpl	1400540 <__Stack_Size+0x1400140>
     538:	08080003 	stmdaeq	r8, {r0, r1}
     53c:	04080004 	streq	r0, [r8], #-4
     540:	5001f300 	andpl	pc, r1, r0, lsl #6
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	00035000 	andeq	r5, r3, r0
     550:	00035d08 	andeq	r5, r3, r8, lsl #26
     554:	51000108 	tstpl	r0, r8, lsl #2
     558:	0800035d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9}
     55c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     560:	fc550001 	mrrc2	0, 0, r0, r5, cr1
     564:	08080003 	stmdaeq	r8, {r0, r1}
     568:	04080004 	streq	r0, [r8], #-4
     56c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00040800 	andeq	r0, r4, r0, lsl #16
     57c:	00043608 	andeq	r3, r4, r8, lsl #12
     580:	30000208 	andcc	r0, r0, r8, lsl #4
     584:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     588:	0007a608 	andeq	sl, r7, r8, lsl #12
     58c:	58000108 	stmdapl	r0, {r3, r8}
     590:	080007d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl}
     594:	08000804 	stmdaeq	r0, {r2, fp}
     598:	00580001 	subseq	r0, r8, r1
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     5a4:	10080004 	andne	r0, r8, r4
     5a8:	02080004 	andeq	r0, r8, #4
     5ac:	109f3000 	addsne	r3, pc, r0
     5b0:	27080004 	strcs	r0, [r8, -r4]
     5b4:	01080004 	tsteq	r8, r4
     5b8:	04605100 	strbteq	r5, [r0], #-256	; 0x100
     5bc:	04780800 	ldrbteq	r0, [r8], #-2048	; 0x800
     5c0:	00010800 	andeq	r0, r1, r0, lsl #16
     5c4:	0006d653 	andeq	sp, r6, r3, asr r6
     5c8:	0006da08 	andeq	sp, r6, r8, lsl #20
     5cc:	30000208 	andcc	r0, r0, r8, lsl #4
     5d0:	0006da9f 	muleq	r6, pc, sl	; <UNPREDICTABLE>
     5d4:	00077008 	andeq	r7, r7, r8
     5d8:	59000108 	stmdbpl	r0, {r3, r8}
     5dc:	080007d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl}
     5e0:	08000804 	stmdaeq	r0, {r2, fp}
     5e4:	00530001 	subseq	r0, r3, r1
     5e8:	00000000 	andeq	r0, r0, r0
     5ec:	1c000000 	stcne	0, cr0, [r0], {-0}
     5f0:	36080004 	strcc	r0, [r8], -r4
     5f4:	02080004 	andeq	r0, r8, #4
     5f8:	d09f3000 	addsle	r3, pc, r0
     5fc:	04080007 	streq	r0, [r8], #-7
     600:	02080008 	andeq	r0, r8, #8
     604:	00007d00 	andeq	r7, r0, r0, lsl #26
     608:	00000000 	andeq	r0, r0, r0
     60c:	9c000000 	stcls	0, cr0, [r0], {-0}
     610:	de080004 	cdple	0, 0, cr0, cr8, cr4, {0}
     614:	02080004 	andeq	r0, r8, #4
     618:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
     61c:	18080004 	stmdane	r8, {r2}
     620:	01080005 	tsteq	r8, r5
     624:	05185b00 	ldreq	r5, [r8, #-2816]	; 0xb00
     628:	05240800 	streq	r0, [r4, #-2048]!	; 0x800
     62c:	00030800 	andeq	r0, r3, r0, lsl #16
     630:	249f7f7b 	ldrcs	r7, [pc], #3963	; 638 <__Stack_Size+0x238>
     634:	c4080005 	strgt	r0, [r8], #-5
     638:	01080005 	tsteq	r8, r5
     63c:	00005b00 	andeq	r5, r0, r0, lsl #22
     640:	00000000 	andeq	r0, r0, r0
     644:	05d60000 	ldrbeq	r0, [r6]
     648:	05d90800 	ldrbeq	r0, [r9, #2048]	; 0x800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	05d90073 	ldrbeq	r0, [r9, #115]	; 0x73
     654:	05e40800 	strbeq	r0, [r4, #2048]!	; 0x800
     658:	00010800 	andeq	r0, r1, r0, lsl #16
     65c:	00000059 	andeq	r0, r0, r9, asr r0
     660:	00000000 	andeq	r0, r0, r0
     664:	0005d000 	andeq	sp, r5, r0
     668:	0005d208 	andeq	sp, r5, r8, lsl #4
     66c:	0c000508 	cfstr32eq	mvfx0, [r0], {8}
     670:	08003004 	stmdaeq	r0, {r2, ip, sp}
     674:	080005d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl}
     678:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     67c:	00730002 	rsbseq	r0, r3, r2
     680:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     684:	080005e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl}
     688:	00590001 	subseq	r0, r9, r1
     68c:	00000000 	andeq	r0, r0, r0
     690:	5c000000 	stcpl	0, cr0, [r0], {-0}
     694:	6a080006 	bvs	2006b4 <__Stack_Size+0x2002b4>
     698:	02080006 	andeq	r0, r8, #6
     69c:	009f3000 	addseq	r3, pc, r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	5c000000 	stcpl	0, cr0, [r0], {-0}
     6a8:	6a080006 	bvs	2006c8 <__Stack_Size+0x2002c8>
     6ac:	06080006 	streq	r0, [r8], -r6
     6b0:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
     6b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     6c0:	9e08000a 	cdpls	0, 0, cr0, cr8, cr10, {0}
     6c4:	0208000a 	andeq	r0, r8, #10
     6c8:	9e9f3000 	cdpls	0, 9, cr3, cr15, cr0, {0}
     6cc:	a608000a 	strge	r0, [r8], -sl
     6d0:	0908000a 	stmdbeq	r8, {r1, r3}
     6d4:	09007600 	stmdbeq	r0, {r9, sl, ip, sp, lr}
     6d8:	ff0829ff 			; <UNDEFINED> instruction: 0xff0829ff
     6dc:	0aac9f1a 	beq	feb2834c <SCS_BASE+0x1eb1a34c>
     6e0:	0aba0800 	beq	fee826e8 <SCS_BASE+0x1ee746e8>
     6e4:	00090800 	andeq	r0, r9, r0, lsl #16
     6e8:	ff090076 			; <UNDEFINED> instruction: 0xff090076
     6ec:	1aff0829 	bne	fffc2798 <SCS_BASE+0x1ffb4798>
     6f0:	000aba9f 	muleq	sl, pc, sl	; <UNPREDICTABLE>
     6f4:	000af608 	andeq	pc, sl, r8, lsl #12
     6f8:	76000808 	strvc	r0, [r0], -r8, lsl #16
     6fc:	08293000 	stmdaeq	r9!, {ip, sp}
     700:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     704:	00000000 	andeq	r0, r0, r0
     708:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     70c:	f608000a 			; <UNDEFINED> instruction: 0xf608000a
     710:	0108000a 	tsteq	r8, sl
     714:	00005500 	andeq	r5, r0, r0, lsl #10
     718:	00000000 	andeq	r0, r0, r0
     71c:	0abe0000 	beq	fef80724 <SCS_BASE+0x1ef72724>
     720:	0af60800 	beq	ffd82728 <SCS_BASE+0x1fd74728>
     724:	00010800 	andeq	r0, r1, r0, lsl #16
     728:	00000055 	andeq	r0, r0, r5, asr r0
     72c:	00000000 	andeq	r0, r0, r0
     730:	000c6400 	andeq	r6, ip, r0, lsl #8
     734:	000c8208 	andeq	r8, ip, r8, lsl #4
     738:	50000108 	andpl	r0, r0, r8, lsl #2
     73c:	08000c82 	stmdaeq	r0, {r1, r7, sl, fp}
     740:	08000d48 	stmdaeq	r0, {r3, r6, r8, sl, fp}
     744:	48560001 	ldmdami	r6, {r0}^
     748:	6808000d 	stmdavs	r8, {r0, r2, r3}
     74c:	0408000d 	streq	r0, [r8], #-13
     750:	5001f300 	andpl	pc, r1, r0, lsl #6
     754:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     758:	00000000 	andeq	r0, r0, r0
     75c:	000c6400 	andeq	r6, ip, r0, lsl #8
     760:	000c8208 	andeq	r8, ip, r8, lsl #4
     764:	51000108 	tstpl	r0, r8, lsl #2
     768:	08000c82 	stmdaeq	r0, {r1, r7, sl, fp}
     76c:	08000d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp}
     770:	01f30004 	mvnseq	r0, r4
     774:	00009f51 	andeq	r9, r0, r1, asr pc
     778:	00000000 	andeq	r0, r0, r0
     77c:	0c800000 	stceq	0, cr0, [r0], {0}
     780:	0c820800 	stceq	8, cr0, [r2], {0}
     784:	00020800 	andeq	r0, r2, r0, lsl #16
     788:	0c829f30 	stceq	15, cr9, [r2], {48}	; 0x30
     78c:	0d080800 	stceq	8, cr0, [r8, #-0]
     790:	00010800 	andeq	r0, r1, r0, lsl #16
     794:	000d1055 	andeq	r1, sp, r5, asr r0
     798:	000d4008 	andeq	r4, sp, r8
     79c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     7a8:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
     7ac:	08000c80 	stmdaeq	r0, {r7, sl, fp}
     7b0:	9f300002 	svcls	0x00300002
     7b4:	08000c80 	stmdaeq	r0, {r7, sl, fp}
     7b8:	08000d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp}
     7bc:	00540001 	subseq	r0, r4, r1
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	b0000000 	andlt	r0, r0, r0
     7c8:	bd08000c 	stclt	0, cr0, [r8, #-48]	; 0xffffffd0
     7cc:	0108000c 	tsteq	r8, ip
     7d0:	0cbd5300 	ldceq	3, cr5, [sp]
     7d4:	0d200800 	stceq	8, cr0, [r0, #-0]
     7d8:	00020800 	andeq	r0, r2, r0, lsl #16
     7dc:	0000007d 	andeq	r0, r0, sp, ror r0
     7e0:	00000000 	andeq	r0, r0, r0
     7e4:	0e6c0000 	cdpeq	0, 6, cr0, cr12, cr0, {0}
     7e8:	0e820800 	cdpeq	8, 8, cr0, cr2, cr0, {0}
     7ec:	00010800 	andeq	r0, r1, r0, lsl #16
     7f0:	000e8250 	andeq	r8, lr, r0, asr r2
     7f4:	000e8408 	andeq	r8, lr, r8, lsl #8
     7f8:	f3000408 	vshl.u8	d0, d8, d0
     7fc:	849f5001 	ldrhi	r5, [pc], #1	; 804 <__Stack_Size+0x404>
     800:	ac08000e 	stcge	0, cr0, [r8], {14}
     804:	0108000e 	tsteq	r8, lr
     808:	0eac5000 	cdpeq	0, 10, cr5, cr12, cr0, {0}
     80c:	0ec80800 	cdpeq	8, 12, cr0, cr8, cr0, {0}
     810:	00040800 	andeq	r0, r4, r0, lsl #16
     814:	9f5001f3 	svcls	0x005001f3
	...
     820:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
     824:	08000e80 	stmdaeq	r0, {r7, r9, sl, fp}
     828:	9f300002 	svcls	0x00300002
     82c:	08000e84 	stmdaeq	r0, {r2, r7, r9, sl, fp}
     830:	08000e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp}
     834:	9f300002 	svcls	0x00300002
     838:	08000e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp}
     83c:	08000ea2 	stmdaeq	r0, {r1, r5, r7, r9, sl, fp}
     840:	a2530001 	subsge	r0, r3, #1
     844:	a408000e 	strge	r0, [r8], #-14
     848:	0208000e 	andeq	r0, r8, #14
     84c:	a49f3000 	ldrge	r3, [pc], #0	; 854 <__Stack_Size+0x454>
     850:	b108000e 	tstlt	r8, lr
     854:	0108000e 	tsteq	r8, lr
     858:	00005300 	andeq	r5, r0, r0, lsl #6
     85c:	00000000 	andeq	r0, r0, r0
     860:	0ec80000 	cdpeq	0, 12, cr0, cr8, cr0, {0}
     864:	0eda0800 	cdpeq	8, 13, cr0, cr10, cr0, {0}
     868:	00010800 	andeq	r0, r1, r0, lsl #16
     86c:	000eda50 	andeq	sp, lr, r0, asr sl
     870:	000ee408 	andeq	lr, lr, r8, lsl #8
     874:	f3000408 	vshl.u8	d0, d8, d0
     878:	e49f5001 	ldr	r5, [pc], #1	; 880 <__Stack_Size+0x480>
     87c:	e608000e 	str	r0, [r8], -lr
     880:	0108000e 	tsteq	r8, lr
     884:	0ee65000 	cdpeq	0, 14, cr5, cr6, cr0, {0}
     888:	0eec0800 	cdpeq	8, 14, cr0, cr12, cr0, {0}
     88c:	00040800 	andeq	r0, r4, r0, lsl #16
     890:	9f5001f3 	svcls	0x005001f3
	...
     89c:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
     8a0:	08000ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp}
     8a4:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
     8a8:	f808000e 			; <UNDEFINED> instruction: 0xf808000e
     8ac:	0408000e 	streq	r0, [r8], #-14
     8b0:	5001f300 	andpl	pc, r1, r0, lsl #6
     8b4:	000ef89f 	muleq	lr, pc, r8	; <UNPREDICTABLE>
     8b8:	000efa08 	andeq	pc, lr, r8, lsl #20
     8bc:	50000108 	andpl	r0, r0, r8, lsl #2
     8c0:	08000efa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp}
     8c4:	08000efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp}
     8c8:	01f30004 	mvnseq	r0, r4
     8cc:	00009f50 	andeq	r9, r0, r0, asr pc
     8d0:	00000000 	andeq	r0, r0, r0
     8d4:	0efc0000 	cdpeq	0, 15, cr0, cr12, cr0, {0}
     8d8:	0f0a0800 	svceq	0x000a0800
     8dc:	00010800 	andeq	r0, r1, r0, lsl #16
     8e0:	000f0a50 	andeq	r0, pc, r0, asr sl	; <UNPREDICTABLE>
     8e4:	000f1408 	andeq	r1, pc, r8, lsl #8
     8e8:	f3000408 	vshl.u8	d0, d8, d0
     8ec:	009f5001 	addseq	r5, pc, r1
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	14000000 	strne	r0, [r0], #-0
     8f8:	3208000f 	andcc	r0, r8, #15
     8fc:	0108000f 	tsteq	r8, pc
     900:	0f325000 	svceq	0x00325000
     904:	0f400800 	svceq	0x00400800
     908:	00040800 	andeq	r0, r4, r0, lsl #16
     90c:	9f5001f3 	svcls	0x005001f3
	...
     918:	08001044 	stmdaeq	r0, {r2, r6, ip}
     91c:	08001049 	stmdaeq	r0, {r0, r3, r6, ip}
     920:	49500001 	ldmdbmi	r0, {r0}^
     924:	50080010 	andpl	r0, r8, r0, lsl r0
     928:	04080010 	streq	r0, [r8], #-16
     92c:	5001f300 	andpl	pc, r1, r0, lsl #6
     930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     934:	00000000 	andeq	r0, r0, r0
     938:	00105000 	andseq	r5, r0, r0
     93c:	00105508 	andseq	r5, r0, r8, lsl #10
     940:	50000108 	andpl	r0, r0, r8, lsl #2
     944:	08001055 	stmdaeq	r0, {r0, r2, r4, r6, ip}
     948:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
     94c:	01f30004 	mvnseq	r0, r4
     950:	00009f50 	andeq	r9, r0, r0, asr pc
     954:	00000000 	andeq	r0, r0, r0
     958:	105c0000 	subsne	r0, ip, r0
     95c:	106f0800 	rsbne	r0, pc, r0, lsl #16
     960:	00010800 	andeq	r0, r1, r0, lsl #16
     964:	00106f50 	andseq	r6, r0, r0, asr pc
     968:	00107008 	andseq	r7, r0, r8
     96c:	f3000408 	vshl.u8	d0, d8, d0
     970:	709f5001 	addsvc	r5, pc, r1
     974:	72080010 	andvc	r0, r8, #16
     978:	01080010 	tsteq	r8, r0, lsl r0
     97c:	10725000 	rsbsne	r5, r2, r0
     980:	107c0800 	rsbsne	r0, ip, r0, lsl #16
     984:	00040800 	andeq	r0, r4, r0, lsl #16
     988:	9f5001f3 	svcls	0x005001f3
	...
     994:	08001062 	stmdaeq	r0, {r1, r5, r6, ip}
     998:	0800106f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, ip}
     99c:	70530001 	subsvc	r0, r3, r1
     9a0:	7c080010 	stcvc	0, cr0, [r8], {16}
     9a4:	01080010 	tsteq	r8, r0, lsl r0
     9a8:	00005300 	andeq	r5, r0, r0, lsl #6
     9ac:	00000000 	andeq	r0, r0, r0
     9b0:	107c0000 	rsbsne	r0, ip, r0
     9b4:	109c0800 	addsne	r0, ip, r0, lsl #16
     9b8:	00010800 	andeq	r0, r1, r0, lsl #16
     9bc:	00109c50 	andseq	r9, r0, r0, asr ip
     9c0:	0010a408 	andseq	sl, r0, r8, lsl #8
     9c4:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     9d0:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     9d4:	08001080 	stmdaeq	r0, {r7, ip}
     9d8:	9f300002 	svcls	0x00300002
     9dc:	08001080 	stmdaeq	r0, {r7, ip}
     9e0:	0800109e 	stmdaeq	r0, {r1, r2, r3, r4, r7, ip}
     9e4:	9e540001 	cdpls	0, 5, cr0, cr4, cr1, {0}
     9e8:	a0080010 	andge	r0, r8, r0, lsl r0
     9ec:	03080010 	movweq	r0, #32784	; 0x8010
     9f0:	9f017400 	svcls	0x00017400
     9f4:	080010a2 	stmdaeq	r0, {r1, r5, r7, ip}
     9f8:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
     9fc:	00540001 	subseq	r0, r4, r1
     a00:	00000000 	andeq	r0, r0, r0
     a04:	dc000000 	stcle	0, cr0, [r0], {-0}
     a08:	e0080010 	and	r0, r8, r0, lsl r0
     a0c:	01080010 	tsteq	r8, r0, lsl r0
     a10:	10e05000 	rscne	r5, r0, r0
     a14:	10e80800 	rscne	r0, r8, r0, lsl #16
     a18:	00040800 	andeq	r0, r4, r0, lsl #16
     a1c:	9f5001f3 	svcls	0x005001f3
     a20:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
     a24:	080010ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, ip}
     a28:	ea500001 	b	1400a34 <__Stack_Size+0x1400634>
     a2c:	f8080010 			; <UNDEFINED> instruction: 0xf8080010
     a30:	04080010 	streq	r0, [r8], #-16
     a34:	5001f300 	andpl	pc, r1, r0, lsl #6
     a38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a3c:	00000000 	andeq	r0, r0, r0
     a40:	0010de00 	andseq	sp, r0, r0, lsl #28
     a44:	0010e008 	andseq	lr, r0, r8
     a48:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     a54:	08001126 	stmdaeq	r0, {r1, r2, r5, r8, ip}
     a58:	0800112c 	stmdaeq	r0, {r2, r3, r5, r8, ip}
     a5c:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     a60:	2e080011 	mcrcs	0, 0, r0, cr8, cr1, {0}
     a64:	06080011 			; <UNDEFINED> instruction: 0x06080011
     a68:	70007300 	andvc	r7, r0, r0, lsl #6
     a6c:	2e9f2200 	cdpcs	2, 9, cr2, cr15, cr0, {0}
     a70:	37080011 	smladcc	r8, r1, r0, r0
     a74:	01080011 	tsteq	r8, r1, lsl r0
     a78:	11465000 	mrsne	r5, (UNDEF: 70)
     a7c:	11540800 	cmpne	r4, r0, lsl #16
     a80:	00010800 	andeq	r0, r1, r0, lsl #16
     a84:	00000050 	andeq	r0, r0, r0, asr r0
     a88:	00000000 	andeq	r0, r0, r0
     a8c:	00112800 	andseq	r2, r1, r0, lsl #16
     a90:	00113e08 	andseq	r3, r1, r8, lsl #28
     a94:	54000108 	strpl	r0, [r0], #-264	; 0x108
     a98:	0800113e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, ip}
     a9c:	08001145 	stmdaeq	r0, {r0, r2, r6, r8, ip}
     aa0:	46500001 	ldrbmi	r0, [r0], -r1
     aa4:	48080011 	stmdami	r8, {r0, r4}
     aa8:	01080011 	tsteq	r8, r1, lsl r0
     aac:	00005400 	andeq	r5, r0, r0, lsl #8
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	112c0000 	teqne	ip, r0
     ab8:	11370800 	teqne	r7, r0, lsl #16
     abc:	00010800 	andeq	r0, r1, r0, lsl #16
     ac0:	00114653 	andseq	r4, r1, r3, asr r6
     ac4:	00115408 	andseq	r5, r1, r8, lsl #8
     ac8:	53000108 	movwpl	r0, #264	; 0x108
	...
     ad4:	08001154 	stmdaeq	r0, {r2, r4, r6, r8, ip}
     ad8:	0800115e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, ip}
     adc:	5e500001 	cdppl	0, 5, cr0, cr0, cr1, {0}
     ae0:	7e080011 	mcrvc	0, 0, r0, cr8, cr1, {0}
     ae4:	02080011 	andeq	r0, r8, #17
     ae8:	00007400 	andeq	r7, r0, r0, lsl #8
     aec:	00000000 	andeq	r0, r0, r0
     af0:	80000000 	andhi	r0, r0, r0
     af4:	8e080011 	mcrhi	0, 0, r0, cr8, cr1, {0}
     af8:	01080011 	tsteq	r8, r1, lsl r0
     afc:	118e5000 	orrne	r5, lr, r0
     b00:	11980800 	orrsne	r0, r8, r0, lsl #16
     b04:	00040800 	andeq	r0, r4, r0, lsl #16
     b08:	9f5001f3 	svcls	0x005001f3
	...
     b1c:	00500001 	subseq	r0, r0, r1
     b20:	00000000 	andeq	r0, r0, r0
     b24:	04000000 	streq	r0, [r0], #-0
     b28:	5001f300 	andpl	pc, r1, r0, lsl #6
     b2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b30:	00000000 	andeq	r0, r0, r0
     b34:	00119800 	andseq	r9, r1, r0, lsl #16
     b38:	0011a608 	andseq	sl, r1, r8, lsl #12
     b3c:	50000108 	andpl	r0, r0, r8, lsl #2
     b40:	080011a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, ip}
     b44:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
     b48:	01f30004 	mvnseq	r0, r4
     b4c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     b5c:	00020000 	andeq	r0, r2, r0
     b60:	00009f30 	andeq	r9, r0, r0, lsr pc
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00070000 	andeq	r0, r7, r0
     b6c:	1a320070 	bne	c80d34 <__Stack_Size+0xc80934>
     b70:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
     b80:	02000000 	andeq	r0, r0, #0
     b84:	009f3000 	addseq	r3, pc, r0
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     b90:	08007000 	stmdaeq	r0, {ip, sp, lr}
     b94:	2e301a20 	vaddcs.f32	s2, s0, s1
     b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     ba8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bb4:	01f30004 	mvnseq	r0, r4
     bb8:	00009f50 	andeq	r9, r0, r0, asr pc
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	00000050 	andeq	r0, r0, r0, asr r0
     bc8:	00000000 	andeq	r0, r0, r0
     bcc:	f3000400 	vshl.u8	d0, d0, d0
     bd0:	009f5001 	addseq	r5, pc, r1
	...
     be0:	01000000 	mrseq	r0, (UNDEF: 0)
     be4:	00005000 	andeq	r5, r0, r0
     be8:	00000000 	andeq	r0, r0, r0
     bec:	00040000 	andeq	r0, r4, r0
     bf0:	9f5001f3 	svcls	0x005001f3
	...
     bfc:	00500001 	subseq	r0, r0, r1
     c00:	00000000 	andeq	r0, r0, r0
     c04:	04000000 	streq	r0, [r0], #-0
     c08:	5001f300 	andpl	pc, r1, r0, lsl #6
     c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     c1c:	30000200 	andcc	r0, r0, r0, lsl #4
     c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c24:	00000000 	andeq	r0, r0, r0
     c28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c34:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
     c38:	08001206 	stmdaeq	r0, {r1, r2, r9, ip}
     c3c:	9f340002 	svcls	0x00340002
     c40:	08001206 	stmdaeq	r0, {r1, r2, r9, ip}
     c44:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
     c48:	00500001 	subseq	r0, r0, r1
     c4c:	00000000 	andeq	r0, r0, r0
     c50:	0c000000 	stceq	0, cr0, [r0], {-0}
     c54:	13080012 	movwne	r0, #32786	; 0x8012
     c58:	01080012 	tsteq	r8, r2, lsl r0
     c5c:	12135000 	andsne	r5, r3, #0
     c60:	12420800 	subne	r0, r2, #0, 16
     c64:	00010800 	andeq	r0, r1, r0, lsl #16
     c68:	00000054 	andeq	r0, r0, r4, asr r0
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	00120c00 	andseq	r0, r2, r0, lsl #24
     c74:	00121408 	andseq	r1, r2, r8, lsl #8
     c78:	34000208 	strcc	r0, [r0], #-520	; 0x208
     c7c:	0012149f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
     c80:	00122f08 	andseq	r2, r2, r8, lsl #30
     c84:	50000108 	andpl	r0, r0, r8, lsl #2
     c88:	08001230 	stmdaeq	r0, {r4, r5, r9, ip}
     c8c:	08001236 	stmdaeq	r0, {r1, r2, r4, r5, r9, ip}
     c90:	38500001 	ldmdacc	r0, {r0}^
     c94:	42080012 	andmi	r0, r8, #18
     c98:	01080012 	tsteq	r8, r2, lsl r0
     c9c:	00005000 	andeq	r5, r0, r0
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	12440000 	subne	r0, r4, #0
     ca8:	124c0800 	subne	r0, ip, #0, 16
     cac:	00010800 	andeq	r0, r1, r0, lsl #16
     cb0:	00124c50 	andseq	r4, r2, r0, asr ip
     cb4:	00128008 	andseq	r8, r2, r8
     cb8:	55000108 	strpl	r0, [r0, #-264]	; 0x108
     cbc:	08001280 	stmdaeq	r0, {r7, r9, ip}
     cc0:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
     cc4:	01f30004 	mvnseq	r0, r4
     cc8:	00009f50 	andeq	r9, r0, r0, asr pc
     ccc:	00000000 	andeq	r0, r0, r0
     cd0:	12440000 	subne	r0, r4, #0
     cd4:	12500800 	subsne	r0, r0, #0, 16
     cd8:	00020800 	andeq	r0, r2, r0, lsl #16
     cdc:	12509f34 	subsne	r9, r0, #52, 30	; 0xd0
     ce0:	125a0800 	subsne	r0, sl, #0, 16
     ce4:	00010800 	andeq	r0, r1, r0, lsl #16
     ce8:	00127050 	andseq	r7, r2, r0, asr r0
     cec:	00128408 	andseq	r8, r2, r8, lsl #8
     cf0:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     d04:	9f340002 	svcls	0x00340002
	...
     d10:	00500001 	subseq	r0, r0, r1
     d14:	00000000 	andeq	r0, r0, r0
     d18:	01000000 	mrseq	r0, (UNDEF: 0)
     d1c:	00005000 	andeq	r5, r0, r0
	...
     d2c:	00020000 	andeq	r0, r2, r0
     d30:	00009f34 	andeq	r9, r0, r4, lsr pc
     d34:	00000000 	andeq	r0, r0, r0
     d38:	00010000 	andeq	r0, r1, r0
     d3c:	00000050 	andeq	r0, r0, r0, asr r0
     d40:	00000000 	andeq	r0, r0, r0
     d44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d50:	00500001 	subseq	r0, r0, r1
     d54:	00000000 	andeq	r0, r0, r0
     d58:	84000000 	strhi	r0, [r0], #-0
     d5c:	8a080012 	bhi	200dac <__Stack_Size+0x2009ac>
     d60:	01080012 	tsteq	r8, r2, lsl r0
     d64:	128a5000 	addne	r5, sl, #0
     d68:	12c60800 	sbcne	r0, r6, #0, 16
     d6c:	00010800 	andeq	r0, r1, r0, lsl #16
     d70:	0012c656 	andseq	ip, r2, r6, asr r6
     d74:	0012cc08 	andseq	ip, r2, r8, lsl #24
     d78:	f3000408 	vshl.u8	d0, d8, d0
     d7c:	009f5001 	addseq	r5, pc, r1
     d80:	00000000 	andeq	r0, r0, r0
     d84:	84000000 	strhi	r0, [r0], #-0
     d88:	8f080012 	svchi	0x00080012
     d8c:	01080012 	tsteq	r8, r2, lsl r0
     d90:	128f5100 	addne	r5, pc, #0, 2
     d94:	12ae0800 	adcne	r0, lr, #0, 16
     d98:	00010800 	andeq	r0, r1, r0, lsl #16
     d9c:	0012ae55 	andseq	sl, r2, r5, asr lr
     da0:	0012cc08 	andseq	ip, r2, r8, lsl #24
     da4:	f3000408 	vshl.u8	d0, d8, d0
     da8:	009f5101 	addseq	r5, pc, r1, lsl #2
     dac:	00000000 	andeq	r0, r0, r0
     db0:	84000000 	strhi	r0, [r0], #-0
     db4:	90080012 	andls	r0, r8, r2, lsl r0
     db8:	02080012 	andeq	r0, r8, #18
     dbc:	909f3400 	addsls	r3, pc, r0, lsl #8
     dc0:	98080012 	stmdals	r8, {r1, r4}
     dc4:	01080012 	tsteq	r8, r2, lsl r0
     dc8:	12a85000 	adcne	r5, r8, #0
     dcc:	12b20800 	adcsne	r0, r2, #0, 16
     dd0:	00010800 	andeq	r0, r1, r0, lsl #16
     dd4:	0012b650 	andseq	fp, r2, r0, asr r6
     dd8:	0012cc08 	andseq	ip, r2, r8, lsl #24
     ddc:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     df0:	00500001 	subseq	r0, r0, r1
     df4:	00000000 	andeq	r0, r0, r0
     df8:	01000000 	mrseq	r0, (UNDEF: 0)
     dfc:	00005500 	andeq	r5, r0, r0, lsl #10
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00040000 	andeq	r0, r4, r0
     e08:	9f5001f3 	svcls	0x005001f3
	...
     e1c:	00510001 	subseq	r0, r1, r1
     e20:	00000000 	andeq	r0, r0, r0
     e24:	04000000 	streq	r0, [r0], #-0
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     e3c:	34000200 	strcc	r0, [r0], #-512	; 0x200
     e40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e44:	00000000 	andeq	r0, r0, r0
     e48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e54:	00500001 	subseq	r0, r0, r1
	...
     e64:	01000000 	mrseq	r0, (UNDEF: 0)
     e68:	00005000 	andeq	r5, r0, r0
     e6c:	00000000 	andeq	r0, r0, r0
     e70:	00010000 	andeq	r0, r1, r0
     e74:	00000056 	andeq	r0, r0, r6, asr r0
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	f3000400 	vshl.u8	d0, d0, d0
     e80:	009f5001 	addseq	r5, pc, r1
	...
     e90:	01000000 	mrseq	r0, (UNDEF: 0)
     e94:	00005100 	andeq	r5, r0, r0, lsl #2
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	00040000 	andeq	r0, r4, r0
     ea0:	9f5101f3 	svcls	0x005101f3
	...
     eb4:	9f340002 	svcls	0x00340002
	...
     ec0:	00500001 	subseq	r0, r0, r1
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	01000000 	mrseq	r0, (UNDEF: 0)
     ecc:	00005000 	andeq	r5, r0, r0
	...
     edc:	00010000 	andeq	r0, r1, r0
     ee0:	00000050 	andeq	r0, r0, r0, asr r0
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	70000400 	andvc	r0, r0, r0, lsl #8
     eec:	009f2000 	addseq	r2, pc, r0
     ef0:	00000000 	andeq	r0, r0, r0
     ef4:	04000000 	streq	r0, [r0], #-0
     ef8:	20007400 	andcs	r7, r0, r0, lsl #8
     efc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f00:	00000000 	andeq	r0, r0, r0
     f04:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     f10:	01f30005 	mvnseq	r0, r5
     f14:	009f2050 	addseq	r2, pc, r0, asr r0	; <UNPREDICTABLE>
	...
     f24:	07000000 	streq	r0, [r0, -r0]
     f28:	20007000 	andcs	r7, r0, r0
     f2c:	9f1aff08 	svcls	0x001aff08
	...
     f38:	00740007 	rsbseq	r0, r4, r7
     f3c:	1aff0820 	bne	fffc2fc4 <SCS_BASE+0x1ffb4fc4>
     f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f44:	00000000 	andeq	r0, r0, r0
     f48:	74000600 	strvc	r0, [r0], #-1536	; 0x600
     f4c:	1aff0800 	bne	fffc2f54 <SCS_BASE+0x1ffb4f54>
     f50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f54:	00000000 	andeq	r0, r0, r0
     f58:	f3000800 	vsub.i8	d0, d0, d0
     f5c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
     f60:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
     f70:	0a000000 	beq	f78 <__Stack_Size+0xb78>
     f74:	20007000 	andcs	r7, r0, r0
     f78:	1aff000a 	bne	fffc0fa8 <SCS_BASE+0x1ffb2fa8>
     f7c:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0a000000 	beq	f8c <__Stack_Size+0xb8c>
     f88:	20007400 	andcs	r7, r0, r0, lsl #8
     f8c:	1aff000a 	bne	fffc0fbc <SCS_BASE+0x1ffb2fbc>
     f90:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f94:	00000000 	andeq	r0, r0, r0
     f98:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     f9c:	0a007400 	beq	1dfa4 <__Stack_Size+0x1dba4>
     fa0:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
     fa4:	00009f25 	andeq	r9, r0, r5, lsr #30
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	000b0000 	andeq	r0, fp, r0
     fb0:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     fb4:	1aff000a 	bne	fffc0fe4 <SCS_BASE+0x1ffb2fe4>
     fb8:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
	...
     fc8:	0b000000 	bleq	fd0 <__Stack_Size+0xbd0>
     fcc:	20007000 	andcs	r7, r0, r0
     fd0:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
     fd4:	9f25401a 	svcls	0x0025401a
	...
     fe0:	0074000b 	rsbseq	r0, r4, fp
     fe4:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     fe8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
     fec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
     ff8:	40ff0800 	rscsmi	r0, pc, r0, lsl #16
     ffc:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1000:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1004:	00000000 	andeq	r0, r0, r0
    1008:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    100c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
    1010:	1a2440ff 	bne	911414 <__Stack_Size+0x911014>
    1014:	009f2540 	addseq	r2, pc, r0, asr #10
	...
    1024:	06000000 	streq	r0, [r0], -r0
    1028:	20007000 	andcs	r7, r0, r0
    102c:	009f2548 	addseq	r2, pc, r8, asr #10
    1030:	00000000 	andeq	r0, r0, r0
    1034:	06000000 	streq	r0, [r0], -r0
    1038:	20007400 	andcs	r7, r0, r0, lsl #8
    103c:	009f2548 	addseq	r2, pc, r8, asr #10
    1040:	00000000 	andeq	r0, r0, r0
    1044:	05000000 	streq	r0, [r0, #-0]
    1048:	48007400 	stmdami	r0, {sl, ip, sp, lr}
    104c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00070000 	andeq	r0, r7, r0
    1058:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    105c:	009f2548 	addseq	r2, pc, r8, asr #10
	...
    106c:	02000000 	andeq	r0, r0, #0
    1070:	009f3400 	addseq	r3, pc, r0, lsl #8
    1074:	00000000 	andeq	r0, r0, r0
    1078:	01000000 	mrseq	r0, (UNDEF: 0)
    107c:	00005000 	andeq	r5, r0, r0
    1080:	00000000 	andeq	r0, r0, r0
    1084:	00010000 	andeq	r0, r1, r0
    1088:	00000050 	andeq	r0, r0, r0, asr r0
    108c:	00000000 	andeq	r0, r0, r0
    1090:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    109c:	00500001 	subseq	r0, r0, r1
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	01000000 	mrseq	r0, (UNDEF: 0)
    10a8:	00005000 	andeq	r5, r0, r0
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	00010000 	andeq	r0, r1, r0
    10b4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    10c4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    10d0:	01f30004 	mvnseq	r0, r4
    10d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    10e4:	00020000 	andeq	r0, r2, r0
    10e8:	00009f34 	andeq	r9, r0, r4, lsr pc
    10ec:	00000000 	andeq	r0, r0, r0
    10f0:	00010000 	andeq	r0, r1, r0
    10f4:	00000050 	andeq	r0, r0, r0, asr r0
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1108:	00500001 	subseq	r0, r0, r1
	...
    1118:	01000000 	mrseq	r0, (UNDEF: 0)
    111c:	00005000 	andeq	r5, r0, r0
    1120:	00000000 	andeq	r0, r0, r0
    1124:	00040000 	andeq	r0, r4, r0
    1128:	9f5001f3 	svcls	0x005001f3
	...
    113c:	00510001 	subseq	r0, r1, r1
    1140:	00000000 	andeq	r0, r0, r0
    1144:	04000000 	streq	r0, [r0], #-0
    1148:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    114c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    115c:	52000100 	andpl	r0, r0, #0, 2
	...
    1168:	01f30004 	mvnseq	r0, r4
    116c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    117c:	00020000 	andeq	r0, r2, r0
    1180:	00009f34 	andeq	r9, r0, r4, lsr pc
    1184:	00000000 	andeq	r0, r0, r0
    1188:	00010000 	andeq	r0, r1, r0
    118c:	00000050 	andeq	r0, r0, r0, asr r0
    1190:	00000000 	andeq	r0, r0, r0
    1194:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    11a8:	00500001 	subseq	r0, r0, r1
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	04000000 	streq	r0, [r0], #-0
    11b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    11b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    11c8:	30000200 	andcc	r0, r0, r0, lsl #4
    11cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	70000c00 	andvc	r0, r0, r0, lsl #24
    11d8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    11dc:	1a00731a 	bne	1de4c <__Stack_Size+0x1da4c>
    11e0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    11e4:	00000000 	andeq	r0, r0, r0
    11e8:	0d000000 	stceq	0, cr0, [r0, #-0]
    11ec:	5001f300 	andpl	pc, r1, r0, lsl #6
    11f0:	1affff0a 	bne	e20 <__Stack_Size+0xa20>
    11f4:	301a0073 	andscc	r0, sl, r3, ror r0
    11f8:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    1208:	00010000 	andeq	r0, r1, r0
    120c:	00000050 	andeq	r0, r0, r0, asr r0
    1210:	00000000 	andeq	r0, r0, r0
    1214:	f3000400 	vshl.u8	d0, d0, d0
    1218:	009f5001 	addseq	r5, pc, r1
    121c:	00000000 	andeq	r0, r0, r0
    1220:	01000000 	mrseq	r0, (UNDEF: 0)
    1224:	00005000 	andeq	r5, r0, r0
    1228:	00000000 	andeq	r0, r0, r0
    122c:	00040000 	andeq	r0, r4, r0
    1230:	9f5001f3 	svcls	0x005001f3
	...
    123c:	00500001 	subseq	r0, r0, r1
    1240:	00000000 	andeq	r0, r0, r0
    1244:	04000000 	streq	r0, [r0], #-0
    1248:	5001f300 	andpl	pc, r1, r0, lsl #6
    124c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1250:	00000000 	andeq	r0, r0, r0
    1254:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1260:	01f30004 	mvnseq	r0, r4
    1264:	00009f50 	andeq	r9, r0, r0, asr pc
    1268:	00000000 	andeq	r0, r0, r0
    126c:	00010000 	andeq	r0, r1, r0
    1270:	00000050 	andeq	r0, r0, r0, asr r0
    1274:	00000000 	andeq	r0, r0, r0
    1278:	f3000400 	vshl.u8	d0, d0, d0
    127c:	009f5001 	addseq	r5, pc, r1
    1280:	00000000 	andeq	r0, r0, r0
    1284:	01000000 	mrseq	r0, (UNDEF: 0)
    1288:	00005000 	andeq	r5, r0, r0
    128c:	00000000 	andeq	r0, r0, r0
    1290:	00040000 	andeq	r0, r4, r0
    1294:	9f5001f3 	svcls	0x005001f3
	...
    12a0:	00500001 	subseq	r0, r0, r1
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	04000000 	streq	r0, [r0], #-0
    12ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    12b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12b4:	00000000 	andeq	r0, r0, r0
    12b8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12c4:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
    12c8:	0800130c 	stmdaeq	r0, {r2, r3, r8, r9, ip}
    12cc:	0c510001 	mrrceq	0, 0, r0, r1, cr1
    12d0:	8c080013 	stchi	0, cr0, [r8], {19}
    12d4:	04080013 	streq	r0, [r8], #-19
    12d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    12dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	0012f000 	andseq	pc, r2, r0
    12e8:	00130008 	andseq	r0, r3, r8
    12ec:	30000208 	andcc	r0, r0, r8, lsl #4
    12f0:	0013009f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    12f4:	00130408 	andseq	r0, r3, r8, lsl #8
    12f8:	73000608 	movwvc	r0, #1544	; 0x608
    12fc:	1aff0800 	bne	fffc3304 <SCS_BASE+0x1ffb5304>
    1300:	0013049f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1304:	00138c08 	andseq	r8, r3, r8, lsl #24
    1308:	53000108 	movwpl	r0, #264	; 0x108
	...
    1314:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
    1318:	0800130e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip}
    131c:	9f300002 	svcls	0x00300002
    1320:	08001316 	stmdaeq	r0, {r1, r2, r4, r8, r9, ip}
    1324:	08001346 	stmdaeq	r0, {r1, r2, r6, r8, r9, ip}
    1328:	5a570001 	bpl	15c1334 <__Stack_Size+0x15c0f34>
    132c:	8a080013 	bhi	201380 <__Stack_Size+0x200f80>
    1330:	01080013 	tsteq	r8, r3, lsl r0
    1334:	00005700 	andeq	r5, r0, r0, lsl #14
    1338:	00000000 	andeq	r0, r0, r0
    133c:	12f00000 	rscsne	r0, r0, #0
    1340:	130e0800 	movwne	r0, #59392	; 0xe800
    1344:	00020800 	andeq	r0, r2, r0, lsl #16
    1348:	130e9f30 	movwne	r9, #61232	; 0xef30
    134c:	13460800 	movtne	r0, #26624	; 0x6800
    1350:	00010800 	andeq	r0, r1, r0, lsl #16
    1354:	00134c54 	andseq	r4, r3, r4, asr ip
    1358:	00134e08 	andseq	r4, r3, r8, lsl #28
    135c:	30000208 	andcc	r0, r0, r8, lsl #4
    1360:	00134e9f 	mulseq	r3, pc, lr	; <UNPREDICTABLE>
    1364:	00138a08 	andseq	r8, r3, r8, lsl #20
    1368:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    1374:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
    1378:	0800130e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip}
    137c:	9f300002 	svcls	0x00300002
    1380:	08001312 	stmdaeq	r0, {r1, r4, r8, r9, ip}
    1384:	0800131a 	stmdaeq	r0, {r1, r3, r4, r8, r9, ip}
    1388:	1a560001 	bne	1581394 <__Stack_Size+0x1580f94>
    138c:	1e080013 	mcrne	0, 0, r0, cr8, cr3, {0}
    1390:	05080013 	streq	r0, [r8, #-19]
    1394:	32007400 	andcc	r7, r0, #0, 8
    1398:	131e9f24 	tstne	lr, #36, 30	; 0x90
    139c:	133e0800 	teqne	lr, #0, 16
    13a0:	00010800 	andeq	r0, r1, r0, lsl #16
    13a4:	0013565e 	andseq	r5, r3, lr, asr r6
    13a8:	00135e08 	andseq	r5, r3, r8, lsl #28
    13ac:	56000108 	strpl	r0, [r0], -r8, lsl #2
    13b0:	0800135e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, ip}
    13b4:	08001362 	stmdaeq	r0, {r1, r5, r6, r8, r9, ip}
    13b8:	00740005 	rsbseq	r0, r4, r5
    13bc:	629f2432 	addsvs	r2, pc, #838860800	; 0x32000000
    13c0:	82080013 	andhi	r0, r8, #19
    13c4:	01080013 	tsteq	r8, r3, lsl r0
    13c8:	00005e00 	andeq	r5, r0, r0, lsl #28
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	12f00000 	rscsne	r0, r0, #0
    13d4:	130c0800 	movwne	r0, #51200	; 0xc800
    13d8:	00020800 	andeq	r0, r2, r0, lsl #16
    13dc:	130c9f30 	movwne	r9, #53040	; 0xcf30
    13e0:	13460800 	movtne	r0, #26624	; 0x6800
    13e4:	00010800 	andeq	r0, r1, r0, lsl #16
    13e8:	00134c51 	andseq	r4, r3, r1, asr ip
    13ec:	00138a08 	andseq	r8, r3, r8, lsl #20
    13f0:	51000108 	tstpl	r0, r8, lsl #2
	...
    13fc:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
    1400:	0800130e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip}
    1404:	9f300002 	svcls	0x00300002
    1408:	0800131e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, ip}
    140c:	08001324 	stmdaeq	r0, {r2, r5, r8, r9, ip}
    1410:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    1414:	249f2400 	ldrcs	r2, [pc], #1024	; 141c <__Stack_Size+0x101c>
    1418:	2e080013 	mcrcs	0, 0, r0, cr8, cr3, {0}
    141c:	01080013 	tsteq	r8, r3, lsl r0
    1420:	132e5600 	teqne	lr, #0, 12
    1424:	133e0800 	teqne	lr, #0, 16
    1428:	00050800 	andeq	r0, r5, r0, lsl #16
    142c:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    1430:	0013629f 	mulseq	r3, pc, r2	; <UNPREDICTABLE>
    1434:	00136808 	andseq	r6, r3, r8, lsl #16
    1438:	3f000508 	svccc	0x00000508
    143c:	9f24007e 	svcls	0x0024007e
    1440:	08001368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip}
    1444:	08001372 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, ip}
    1448:	72560001 	subsvc	r0, r6, #1
    144c:	82080013 	andhi	r0, r8, #19
    1450:	05080013 	streq	r0, [r8, #-19]
    1454:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    1458:	00009f24 	andeq	r9, r0, r4, lsr #30
    145c:	00000000 	andeq	r0, r0, r0
    1460:	138c0000 	orrne	r0, ip, #0
    1464:	13940800 	orrsne	r0, r4, #0, 16
    1468:	00010800 	andeq	r0, r1, r0, lsl #16
    146c:	00139450 	andseq	r9, r3, r0, asr r4
    1470:	00139808 	andseq	r9, r3, r8, lsl #16
    1474:	f3000408 	vshl.u8	d0, d8, d0
    1478:	009f5001 	addseq	r5, pc, r1
    147c:	00000000 	andeq	r0, r0, r0
    1480:	8c000000 	stchi	0, cr0, [r0], {-0}
    1484:	8e080013 	mcrhi	0, 0, r0, cr8, cr3, {0}
    1488:	02080013 	andeq	r0, r8, #19
    148c:	8e9f3000 	cdphi	0, 9, cr3, cr15, cr0, {0}
    1490:	98080013 	stmdals	r8, {r0, r1, r4}
    1494:	0c080013 	stceq	0, cr0, [r8], {19}
    1498:	0a007100 	beq	1d8a0 <__Stack_Size+0x1d4a0>
    149c:	731affff 	tstvc	sl, #1020	; 0x3fc
    14a0:	2e301a00 	vaddcs.f32	s2, s0, s0
    14a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    14b4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    14c0:	01f30004 	mvnseq	r0, r4
    14c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    14d4:	00010000 	andeq	r0, r1, r0
    14d8:	00000050 	andeq	r0, r0, r0, asr r0
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	f3000400 	vshl.u8	d0, d0, d0
    14e4:	009f5001 	addseq	r5, pc, r1
	...
    14f4:	02000000 	andeq	r0, r0, #0
    14f8:	009f3000 	addseq	r3, pc, r0
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	0c000000 	stceq	0, cr0, [r0], {-0}
    1504:	0a007100 	beq	1d90c <__Stack_Size+0x1d50c>
    1508:	731affff 	tstvc	sl, #1020	; 0x3fc
    150c:	2e301a00 	vaddcs.f32	s2, s0, s0
    1510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1520:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    152c:	01f30004 	mvnseq	r0, r4
    1530:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1540:	00040000 	andeq	r0, r4, r0
    1544:	9f243c40 	svcls	0x00243c40
	...
    1550:	00530001 	subseq	r0, r3, r1
	...
    1560:	01000000 	mrseq	r0, (UNDEF: 0)
    1564:	00005000 	andeq	r5, r0, r0
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00040000 	andeq	r0, r4, r0
    1570:	9f5001f3 	svcls	0x005001f3
	...
    1584:	00510001 	subseq	r0, r1, r1
    1588:	00000000 	andeq	r0, r0, r0
    158c:	04000000 	streq	r0, [r0], #-0
    1590:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1594:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    15a4:	30000200 	andcc	r0, r0, r0, lsl #4
    15a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15ac:	00000000 	andeq	r0, r0, r0
    15b0:	73000f00 	movwvc	r0, #3840	; 0xf00
    15b4:	ff800a00 			; <UNDEFINED> instruction: 0xff800a00
    15b8:	0800701a 	stmdaeq	r0, {r1, r3, r4, ip, sp, lr}
    15bc:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    15c0:	00009f21 	andeq	r9, r0, r1, lsr #30
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	00010000 	andeq	r0, r1, r0
    15cc:	00000050 	andeq	r0, r0, r0, asr r0
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	0013a000 	andseq	sl, r3, r0
    15d8:	0013e208 	andseq	lr, r3, r8, lsl #4
    15dc:	50000108 	andpl	r0, r0, r8, lsl #2
    15e0:	080013e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, ip}
    15e4:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
    15e8:	01f30004 	mvnseq	r0, r4
    15ec:	00009f50 	andeq	r9, r0, r0, asr pc
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	13a00000 	movne	r0, #0
    15f8:	13b00800 	movsne	r0, #0, 16
    15fc:	00020800 	andeq	r0, r2, r0, lsl #16
    1600:	13b09f30 	movsne	r9, #48, 30	; 0xc0
    1604:	13e60800 	mvnne	r0, #0, 16
    1608:	00010800 	andeq	r0, r1, r0, lsl #16
    160c:	0013e652 	andseq	lr, r3, r2, asr r6
    1610:	0013f408 	andseq	pc, r3, r8, lsl #8
    1614:	f3000808 	vsub.i8	d0, d0, d8
    1618:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    161c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1620:	00000000 	andeq	r0, r0, r0
    1624:	a0000000 	andge	r0, r0, r0
    1628:	c2080013 	andgt	r0, r8, #19
    162c:	02080013 	andeq	r0, r8, #19
    1630:	c29f3000 	addsgt	r3, pc, #0
    1634:	de080013 	mcrle	0, 0, r0, cr8, cr3, {0}
    1638:	0b080013 	bleq	20168c <__Stack_Size+0x20128c>
    163c:	00703300 	rsbseq	r3, r0, r0, lsl #6
    1640:	1a243f4e 	bne	911380 <__Stack_Size+0x910f80>
    1644:	9f242540 	svcls	0x00242540
	...
    1650:	080013a0 	stmdaeq	r0, {r5, r7, r8, r9, ip}
    1654:	080013ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, ip}
    1658:	9f300002 	svcls	0x00300002
    165c:	080013ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, ip}
    1660:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
    1664:	00530001 	subseq	r0, r3, r1
    1668:	00000000 	andeq	r0, r0, r0
    166c:	a0000000 	andge	r0, r0, r0
    1670:	ae080013 	mcrge	0, 0, r0, cr8, cr3, {0}
    1674:	02080013 	andeq	r0, r8, #19
    1678:	ae9f3000 	cdpge	0, 9, cr3, cr15, cr0, {0}
    167c:	e2080013 	and	r0, r8, #19
    1680:	09080013 	stmdbeq	r8, {r0, r1, r4}
    1684:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    1688:	401a243f 	andsmi	r2, sl, pc, lsr r4
    168c:	13e29f25 	mvnne	r9, #37, 30	; 0x94
    1690:	13f40800 	mvnsne	r0, #0, 16
    1694:	000a0800 	andeq	r0, sl, r0, lsl #16
    1698:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    169c:	401a243f 	andsmi	r2, sl, pc, lsr r4
    16a0:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    16b0:	00010000 	andeq	r0, r1, r0
    16b4:	00000050 	andeq	r0, r0, r0, asr r0
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	f3000400 	vshl.u8	d0, d0, d0
    16c0:	009f5001 	addseq	r5, pc, r1
	...
    16d0:	01000000 	mrseq	r0, (UNDEF: 0)
    16d4:	00005100 	andeq	r5, r0, r0, lsl #2
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00040000 	andeq	r0, r4, r0
    16e0:	9f5101f3 	svcls	0x005101f3
	...
    16f4:	9f300002 	svcls	0x00300002
	...
    1700:	733f0005 	teqvc	pc, #5
    1704:	009f2400 	addseq	r2, pc, r0, lsl #8
    1708:	00000000 	andeq	r0, r0, r0
    170c:	01000000 	mrseq	r0, (UNDEF: 0)
    1710:	00005200 	andeq	r5, r0, r0, lsl #4
    1714:	00000000 	andeq	r0, r0, r0
    1718:	00050000 	andeq	r0, r5, r0
    171c:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    1720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1730:	30000200 	andcc	r0, r0, r0, lsl #4
    1734:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1738:	00000000 	andeq	r0, r0, r0
    173c:	52000100 	andpl	r0, r0, #0, 2
	...
    1750:	9f300002 	svcls	0x00300002
	...
    175c:	9f310002 	svcls	0x00310002
	...
    1768:	9f320002 	svcls	0x00320002
	...
    1774:	9f330002 	svcls	0x00330002
	...
    1780:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
    1784:	080013f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, ip}
    1788:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
    178c:	08080013 	stmdaeq	r8, {r0, r1, r4}
    1790:	04080014 	streq	r0, [r8], #-20
    1794:	5001f300 	andpl	pc, r1, r0, lsl #6
    1798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    179c:	00000000 	andeq	r0, r0, r0
    17a0:	00140800 	andseq	r0, r4, r0, lsl #16
    17a4:	00142008 	andseq	r2, r4, r8
    17a8:	30000208 	andcc	r0, r0, r8, lsl #4
    17ac:	0014209f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    17b0:	00142808 	andseq	r2, r4, r8, lsl #16
    17b4:	54000108 	strpl	r0, [r0], #-264	; 0x108
    17b8:	08001428 	stmdaeq	r0, {r3, r5, sl, ip}
    17bc:	0800143e 	stmdaeq	r0, {r1, r2, r3, r4, r5, sl, ip}
    17c0:	3e510001 	cdpcc	0, 5, cr0, cr1, cr1, {0}
    17c4:	50080014 	andpl	r0, r8, r4, lsl r0
    17c8:	01080014 	tsteq	r8, r4, lsl r0
    17cc:	14505200 	ldrbne	r5, [r0], #-512	; 0x200
    17d0:	14520800 	ldrbne	r0, [r2], #-2048	; 0x800
    17d4:	00060800 	andeq	r0, r6, r0, lsl #16
    17d8:	00710072 	rsbseq	r0, r1, r2, ror r0
    17dc:	14529f1a 	ldrbne	r9, [r2], #-3866	; 0xf1a
    17e0:	14540800 	ldrbne	r0, [r4], #-2048	; 0x800
    17e4:	00010800 	andeq	r0, r1, r0, lsl #16
    17e8:	00146e52 	andseq	r6, r4, r2, asr lr
    17ec:	00148c08 	andseq	r8, r4, r8, lsl #24
    17f0:	30000208 	andcc	r0, r0, r8, lsl #4
    17f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	00140800 	andseq	r0, r4, r0, lsl #16
    1800:	00144208 	andseq	r4, r4, r8, lsl #4
    1804:	30000208 	andcc	r0, r0, r8, lsl #4
    1808:	00144c9f 	mulseq	r4, pc, ip	; <UNPREDICTABLE>
    180c:	00145408 	andseq	r5, r4, r8, lsl #8
    1810:	54000108 	strpl	r0, [r0], #-264	; 0x108
    1814:	08001454 	stmdaeq	r0, {r2, r4, r6, sl, ip}
    1818:	0800145c 	stmdaeq	r0, {r2, r3, r4, r6, sl, ip}
    181c:	6e520001 	cdpvs	0, 5, cr0, cr2, cr1, {0}
    1820:	8c080014 	stchi	0, cr0, [r8], {20}
    1824:	02080014 	andeq	r0, r8, #20
    1828:	009f3000 	addseq	r3, pc, r0
    182c:	00000000 	andeq	r0, r0, r0
    1830:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1834:	4c080014 	stcmi	0, cr0, [r8], {20}
    1838:	02080014 	andeq	r0, r8, #20
    183c:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    1840:	5e080014 	mcrpl	0, 0, r0, cr8, cr4, {0}
    1844:	01080014 	tsteq	r8, r4, lsl r0
    1848:	145e5100 	ldrbne	r5, [lr], #-256	; 0x100
    184c:	146e0800 	strbtne	r0, [lr], #-2048	; 0x800
    1850:	00060800 	andeq	r0, r6, r0, lsl #16
    1854:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    1858:	146e9f24 	strbtne	r9, [lr], #-3876	; 0xf24
    185c:	148c0800 	strne	r0, [ip], #2048	; 0x800
    1860:	00020800 	andeq	r0, r2, r0, lsl #16
    1864:	00009f30 	andeq	r9, r0, r0, lsr pc
    1868:	00000000 	andeq	r0, r0, r0
    186c:	14080000 	strne	r0, [r8], #-0
    1870:	14200800 	strtne	r0, [r0], #-2048	; 0x800
    1874:	00020800 	andeq	r0, r2, r0, lsl #16
    1878:	14209f30 	strtne	r9, [r0], #-3888	; 0xf30
    187c:	14240800 	strtne	r0, [r4], #-2048	; 0x800
    1880:	00050800 	andeq	r0, r5, r0, lsl #16
    1884:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    1888:	0014249f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    188c:	00142808 	andseq	r2, r4, r8, lsl #16
    1890:	51000108 	tstpl	r0, r8, lsl #2
    1894:	08001428 	stmdaeq	r0, {r3, r5, sl, ip}
    1898:	0800142e 	stmdaeq	r0, {r1, r2, r3, r5, sl, ip}
    189c:	74340005 	ldrtvc	r0, [r4], #-5
    18a0:	6e9f1c00 	cdpvs	12, 9, cr1, cr15, cr0, {0}
    18a4:	8c080014 	stchi	0, cr0, [r8], {20}
    18a8:	02080014 	andeq	r0, r8, #20
    18ac:	009f3000 	addseq	r3, pc, r0
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    18b8:	20080014 	andcs	r0, r8, r4, lsl r0
    18bc:	02080014 	andeq	r0, r8, #20
    18c0:	209f3f00 	addscs	r3, pc, r0, lsl #30
    18c4:	2c080014 	stccs	0, cr0, [r8], {20}
    18c8:	05080014 	streq	r0, [r8, #-20]
    18cc:	00743f00 	rsbseq	r3, r4, r0, lsl #30
    18d0:	142c9f25 	strtne	r9, [ip], #-3877	; 0xf25
    18d4:	14340800 	ldrtne	r0, [r4], #-2048	; 0x800
    18d8:	00010800 	andeq	r0, r1, r0, lsl #16
    18dc:	00146e52 	andseq	r6, r4, r2, asr lr
    18e0:	00148c08 	andseq	r8, r4, r8, lsl #24
    18e4:	3f000208 	svccc	0x00000208
    18e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    18f8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1904:	01f30004 	mvnseq	r0, r4
    1908:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1918:	00010000 	andeq	r0, r1, r0
    191c:	00000050 	andeq	r0, r0, r0, asr r0
    1920:	00000000 	andeq	r0, r0, r0
    1924:	f3000400 	vshl.u8	d0, d0, d0
    1928:	009f5001 	addseq	r5, pc, r1
	...
    1938:	02000000 	andeq	r0, r0, #0
    193c:	009f3000 	addseq	r3, pc, r0
    1940:	00000000 	andeq	r0, r0, r0
    1944:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1948:	72007000 	andvc	r7, r0, #0
    194c:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    1950:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    1960:	00020000 	andeq	r0, r2, r0
    1964:	00009f30 	andeq	r9, r0, r0, lsr pc
    1968:	00000000 	andeq	r0, r0, r0
    196c:	00010000 	andeq	r0, r1, r0
    1970:	00000052 	andeq	r0, r0, r2, asr r0
	...
    1980:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    198c:	01f30004 	mvnseq	r0, r4
    1990:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	00000050 	andeq	r0, r0, r0, asr r0
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	f3000400 	vshl.u8	d0, d0, d0
    19b0:	009f5001 	addseq	r5, pc, r1
	...
    19c0:	02000000 	andeq	r0, r0, #0
    19c4:	009f3000 	addseq	r3, pc, r0
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    19d0:	72007000 	andvc	r7, r0, #0
    19d4:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    19d8:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    19e8:	00020000 	andeq	r0, r2, r0
    19ec:	00009f30 	andeq	r9, r0, r0, lsr pc
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00010000 	andeq	r0, r1, r0
    19f8:	00000052 	andeq	r0, r0, r2, asr r0
    19fc:	00000000 	andeq	r0, r0, r0
    1a00:	00148c00 	andseq	r8, r4, r0, lsl #24
    1a04:	00149808 	andseq	r9, r4, r8, lsl #16
    1a08:	50000108 	andpl	r0, r0, r8, lsl #2
    1a0c:	08001498 	stmdaeq	r0, {r3, r4, r7, sl, ip}
    1a10:	080014a0 	stmdaeq	r0, {r5, r7, sl, ip}
    1a14:	01f30004 	mvnseq	r0, r4
    1a18:	00009f50 	andeq	r9, r0, r0, asr pc
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	148c0000 	strne	r0, [ip], #0
    1a24:	14900800 	ldrne	r0, [r0], #2048	; 0x800
    1a28:	00010800 	andeq	r0, r1, r0, lsl #16
    1a2c:	00149051 	andseq	r9, r4, r1, asr r0
    1a30:	0014a008 	andseq	sl, r4, r8
    1a34:	f3000408 	vshl.u8	d0, d8, d0
    1a38:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1a48:	01000000 	mrseq	r0, (UNDEF: 0)
    1a4c:	00005000 	andeq	r5, r0, r0
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00040000 	andeq	r0, r4, r0
    1a58:	9f5001f3 	svcls	0x005001f3
	...
    1a64:	00500001 	subseq	r0, r0, r1
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	04000000 	streq	r0, [r0], #-0
    1a70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1a84:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1a90:	01f30004 	mvnseq	r0, r4
    1a94:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1aa4:	00010000 	andeq	r0, r1, r0
    1aa8:	00000051 	andeq	r0, r0, r1, asr r0
    1aac:	00000000 	andeq	r0, r0, r0
    1ab0:	f3000400 	vshl.u8	d0, d0, d0
    1ab4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1ab8:	00000000 	andeq	r0, r0, r0
    1abc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ac0:	00005100 	andeq	r5, r0, r0, lsl #2
    1ac4:	00000000 	andeq	r0, r0, r0
    1ac8:	00040000 	andeq	r0, r4, r0
    1acc:	9f5101f3 	svcls	0x005101f3
	...
    1ae0:	9f300002 	svcls	0x00300002
	...
    1aec:	00520001 	subseq	r0, r2, r1
    1af0:	00000000 	andeq	r0, r0, r0
    1af4:	05000000 	streq	r0, [r0, #-0]
    1af8:	00703100 	rsbseq	r3, r0, r0, lsl #2
    1afc:	00009f24 	andeq	r9, r0, r4, lsr #30
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00010000 	andeq	r0, r1, r0
    1b08:	00000052 	andeq	r0, r0, r2, asr r0
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	31000500 	tstcc	r0, r0, lsl #10
    1b14:	9f240070 	svcls	0x00240070
	...
    1b28:	00500001 	subseq	r0, r0, r1
    1b2c:	00000000 	andeq	r0, r0, r0
    1b30:	04000000 	streq	r0, [r0], #-0
    1b34:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b48:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b54:	01f30004 	mvnseq	r0, r4
    1b58:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1b68:	00010000 	andeq	r0, r1, r0
    1b6c:	00000052 	andeq	r0, r0, r2, asr r0
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	f3000400 	vshl.u8	d0, d0, d0
    1b78:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    1b88:	02000000 	andeq	r0, r0, #0
    1b8c:	009f3000 	addseq	r3, pc, r0
    1b90:	00000000 	andeq	r0, r0, r0
    1b94:	05000000 	streq	r0, [r0, #-0]
    1b98:	00733400 	rsbseq	r3, r3, r0, lsl #8
    1b9c:	00009f1c 	andeq	r9, r0, ip, lsl pc
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	00010000 	andeq	r0, r1, r0
    1ba8:	00000054 	andeq	r0, r0, r4, asr r0
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    1bb4:	9f1c0073 	svcls	0x001c0073
	...
    1bc8:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    1bcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	08000600 	stmdaeq	r0, {r9, sl}
    1bd8:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    1bdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1be0:	00000000 	andeq	r0, r0, r0
    1be4:	53000100 	movwpl	r0, #256	; 0x100
	...
    1bf8:	9f300002 	svcls	0x00300002
	...
    1c04:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    1c08:	9f240073 	svcls	0x00240073
	...
    1c1c:	9f300002 	svcls	0x00300002
	...
    1c28:	00530001 	subseq	r0, r3, r1
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	01000000 	mrseq	r0, (UNDEF: 0)
    1c34:	00005100 	andeq	r5, r0, r0, lsl #2
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00060000 	andeq	r0, r6, r0
    1c40:	00730071 	rsbseq	r0, r3, r1, ror r0
    1c44:	00009f24 	andeq	r9, r0, r4, lsr #30
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	00010000 	andeq	r0, r1, r0
    1c50:	00000051 	andeq	r0, r0, r1, asr r0
	...
    1c60:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c6c:	01f30004 	mvnseq	r0, r4
    1c70:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1c80:	00020000 	andeq	r0, r2, r0
    1c84:	00009f30 	andeq	r9, r0, r0, lsr pc
    1c88:	00000000 	andeq	r0, r0, r0
    1c8c:	00090000 	andeq	r0, r9, r0
    1c90:	00700073 	rsbseq	r0, r0, r3, ror r0
    1c94:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1ca8:	30000200 	andcc	r0, r0, r0, lsl #4
    1cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	73000600 	movwvc	r0, #1536	; 0x600
    1cb8:	1a007000 	bne	1dcc0 <__Stack_Size+0x1d8c0>
    1cbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1cd8:	00700007 	rsbseq	r0, r0, r7
    1cdc:	1a3f253a 	bne	fcb1cc <__Stack_Size+0xfcadcc>
    1ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	f3000800 	vsub.i8	d0, d0, d0
    1cec:	253a5001 	ldrcs	r5, [sl, #-1]!
    1cf0:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    1cf4:	00000000 	andeq	r0, r0, r0
    1cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    1cfc:	00005300 	andeq	r5, r0, r0, lsl #6
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	00090000 	andeq	r0, r9, r0
    1d08:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    1d0c:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    1d10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d2c:	01f30004 	mvnseq	r0, r4
    1d30:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1d40:	00050000 	andeq	r0, r5, r0
    1d44:	1a4f0070 	bne	13c1f0c <__Stack_Size+0x13c1b0c>
    1d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d64:	00500001 	subseq	r0, r0, r1
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	04000000 	streq	r0, [r0], #-0
    1d70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d84:	70000500 	andvc	r0, r0, r0, lsl #10
    1d88:	9f1a4f00 	svcls	0x001a4f00
	...
    1d94:	00500001 	subseq	r0, r0, r1
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	03000000 	movweq	r0, #0
    1da0:	9f017000 	svcls	0x00017000
	...
    1db4:	00500001 	subseq	r0, r0, r1
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	04000000 	streq	r0, [r0], #-0
    1dc0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1dd4:	30000200 	andcc	r0, r0, r0, lsl #4
    1dd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	73000900 	movwvc	r0, #2304	; 0x900
    1de4:	1a007000 	bne	1ddec <__Stack_Size+0x1d9ec>
    1de8:	9f290073 	svcls	0x00290073
	...
    1dfc:	9f300002 	svcls	0x00300002
	...
    1e08:	00730006 	rsbseq	r0, r3, r6
    1e0c:	9f1a0070 	svcls	0x001a0070
	...
    1e18:	00500001 	subseq	r0, r0, r1
	...
    1e28:	07000000 	streq	r0, [r0, -r0]
    1e2c:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    1e30:	9f1a3f25 	svcls	0x001a3f25
	...
    1e3c:	01f30008 	mvnseq	r0, r8
    1e40:	3f253e50 	svccc	0x00253e50
    1e44:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00010000 	andeq	r0, r1, r0
    1e50:	00000053 	andeq	r0, r0, r3, asr r0
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	31000900 	tstcc	r0, r0, lsl #18
    1e5c:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    1e60:	9f2424f2 	svcls	0x002424f2
	...
    1e74:	00500001 	subseq	r0, r0, r1
    1e78:	00000000 	andeq	r0, r0, r0
    1e7c:	04000000 	streq	r0, [r0], #-0
    1e80:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e88:	00000000 	andeq	r0, r0, r0
    1e8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e98:	01f30004 	mvnseq	r0, r4
    1e9c:	00009f50 	andeq	r9, r0, r0, asr pc
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00010000 	andeq	r0, r1, r0
    1ea8:	00000050 	andeq	r0, r0, r0, asr r0
    1eac:	00000000 	andeq	r0, r0, r0
    1eb0:	f3000400 	vshl.u8	d0, d0, d0
    1eb4:	009f5001 	addseq	r5, pc, r1
	...
    1ec4:	02000000 	andeq	r0, r0, #0
    1ec8:	009f3000 	addseq	r3, pc, r0
    1ecc:	00000000 	andeq	r0, r0, r0
    1ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ed4:	00005000 	andeq	r5, r0, r0
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00020000 	andeq	r0, r2, r0
    1ee0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00010000 	andeq	r0, r1, r0
    1eec:	00000050 	andeq	r0, r0, r0, asr r0
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	30000200 	andcc	r0, r0, r0, lsl #4
    1ef8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1f14:	9f300002 	svcls	0x00300002
	...
    1f20:	00530001 	subseq	r0, r3, r1
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1f2c:	09007000 	stmdbeq	r0, {ip, sp, lr}
    1f30:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    1f34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	f3000900 	vmls.i8	d0, d0, d0
    1f40:	f0095001 			; <UNDEFINED> instruction: 0xf0095001
    1f44:	9f253224 	svcls	0x00253224
	...
    1f50:	00530001 	subseq	r0, r3, r1
	...
    1f60:	02000000 	andeq	r0, r0, #0
    1f64:	009f3000 	addseq	r3, pc, r0
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	07000000 	streq	r0, [r0, -r0]
    1f70:	44007000 	strmi	r7, [r0], #-0
    1f74:	9f1a3325 	svcls	0x001a3325
	...
    1f80:	01f30008 	mvnseq	r0, r8
    1f84:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1f88:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f8c:	00000000 	andeq	r0, r0, r0
    1f90:	00070000 	andeq	r0, r7, r0
    1f94:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    1f98:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1fa4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fa8:	1a332544 	bne	ccb4c0 <__Stack_Size+0xccb0c0>
    1fac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fb0:	00000000 	andeq	r0, r0, r0
    1fb4:	70000700 	andvc	r0, r0, r0, lsl #14
    1fb8:	33254400 	teqcc	r5, #0, 8
    1fbc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00080000 	andeq	r0, r8, r0
    1fc8:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1fcc:	9f1a3325 	svcls	0x001a3325
	...
    1fe0:	00500001 	subseq	r0, r0, r1
    1fe4:	00000000 	andeq	r0, r0, r0
    1fe8:	04000000 	streq	r0, [r0], #-0
    1fec:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ff0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2000:	30000200 	andcc	r0, r0, r0, lsl #4
    2004:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2008:	00000000 	andeq	r0, r0, r0
    200c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2020:	00700007 	rsbseq	r0, r0, r7
    2024:	1a312546 	bne	c4b544 <__Stack_Size+0xc4b144>
    2028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    202c:	00000000 	andeq	r0, r0, r0
    2030:	f3000800 	vsub.i8	d0, d0, d0
    2034:	25465001 	strbcs	r5, [r6, #-1]
    2038:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
	...
    2048:	01000000 	mrseq	r0, (UNDEF: 0)
    204c:	00005000 	andeq	r5, r0, r0
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00040000 	andeq	r0, r4, r0
    2058:	9f5001f3 	svcls	0x005001f3
	...
    206c:	9f300002 	svcls	0x00300002
	...
    2078:	00530001 	subseq	r0, r3, r1
    207c:	00000000 	andeq	r0, r0, r0
    2080:	01000000 	mrseq	r0, (UNDEF: 0)
    2084:	00005000 	andeq	r5, r0, r0
    2088:	00000000 	andeq	r0, r0, r0
    208c:	152c0000 	strne	r0, [ip, #-0]!
    2090:	15380800 	ldrne	r0, [r8, #-2048]!	; 0x800
    2094:	00010800 	andeq	r0, r1, r0, lsl #16
    2098:	00153850 	andseq	r3, r5, r0, asr r8
    209c:	00154008 	andseq	r4, r5, r8
    20a0:	f3000408 	vshl.u8	d0, d8, d0
    20a4:	009f5001 	addseq	r5, pc, r1
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	2c000000 	stccs	0, cr0, [r0], {-0}
    20b0:	36080015 			; <UNDEFINED> instruction: 0x36080015
    20b4:	01080015 	tsteq	r8, r5, lsl r0
    20b8:	15365100 	ldrne	r5, [r6, #-256]!	; 0x100
    20bc:	15400800 	strbne	r0, [r0, #-2048]	; 0x800
    20c0:	00040800 	andeq	r0, r4, r0, lsl #16
    20c4:	9f5101f3 	svcls	0x005101f3
	...
    20d0:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
    20d4:	08001530 	stmdaeq	r0, {r4, r5, r8, sl, ip}
    20d8:	9f300002 	svcls	0x00300002
    20dc:	08001530 	stmdaeq	r0, {r4, r5, r8, sl, ip}
    20e0:	08001534 	stmdaeq	r0, {r2, r4, r5, r8, sl, ip}
    20e4:	00730009 	rsbseq	r0, r3, r9
    20e8:	83ffff11 	mvnshi	pc, #17, 30	; 0x44
    20ec:	349f1a7e 	ldrcc	r1, [pc], #2686	; 20f4 <__Stack_Size+0x1cf4>
    20f0:	38080015 	stmdacc	r8, {r0, r2, r4}
    20f4:	01080015 	tsteq	r8, r5, lsl r0
    20f8:	15385300 	ldrne	r5, [r8, #-768]!	; 0x300
    20fc:	15400800 	strbne	r0, [r0, #-2048]	; 0x800
    2100:	00010800 	andeq	r0, r1, r0, lsl #16
    2104:	00000050 	andeq	r0, r0, r0, asr r0
    2108:	00000000 	andeq	r0, r0, r0
    210c:	00154c00 	andseq	r4, r5, r0, lsl #24
    2110:	00155608 	andseq	r5, r5, r8, lsl #12
    2114:	50000108 	andpl	r0, r0, r8, lsl #2
    2118:	08001556 	stmdaeq	r0, {r1, r2, r4, r6, r8, sl, ip}
    211c:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
    2120:	01f30004 	mvnseq	r0, r4
    2124:	00009f50 	andeq	r9, r0, r0, asr pc
    2128:	00000000 	andeq	r0, r0, r0
    212c:	154c0000 	strbne	r0, [ip, #-0]
    2130:	15500800 	ldrbne	r0, [r0, #-2048]	; 0x800
    2134:	00020800 	andeq	r0, r2, r0, lsl #16
    2138:	15509f30 	ldrbne	r9, [r0, #-3888]	; 0xf30
    213c:	15560800 	ldrbne	r0, [r6, #-2048]	; 0x800
    2140:	00010800 	andeq	r0, r1, r0, lsl #16
    2144:	00155653 	andseq	r5, r5, r3, asr r6
    2148:	00156008 	andseq	r6, r5, r8
    214c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2158:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
    215c:	0800157a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, ip}
    2160:	7a500001 	bvc	140216c <__Stack_Size+0x1401d6c>
    2164:	84080015 	strhi	r0, [r8], #-21
    2168:	04080015 	streq	r0, [r8], #-21
    216c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2174:	00000000 	andeq	r0, r0, r0
    2178:	00157000 	andseq	r7, r5, r0
    217c:	00157408 	andseq	r7, r5, r8, lsl #8
    2180:	30000208 	andcc	r0, r0, r8, lsl #4
    2184:	0015749f 	mulseq	r5, pc, r4	; <UNPREDICTABLE>
    2188:	00157a08 	andseq	r7, r5, r8, lsl #20
    218c:	53000108 	movwpl	r0, #264	; 0x108
    2190:	0800157a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, ip}
    2194:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
    2198:	00500001 	subseq	r0, r0, r1
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	84000000 	strhi	r0, [r0], #-0
    21a4:	8e080015 	mcrhi	0, 0, r0, cr8, cr5, {0}
    21a8:	01080015 	tsteq	r8, r5, lsl r0
    21ac:	158e5000 	strne	r5, [lr]
    21b0:	15980800 	ldrne	r0, [r8, #2048]	; 0x800
    21b4:	00040800 	andeq	r0, r4, r0, lsl #16
    21b8:	9f5001f3 	svcls	0x005001f3
	...
    21c4:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
    21c8:	08001588 	stmdaeq	r0, {r3, r7, r8, sl, ip}
    21cc:	9f300002 	svcls	0x00300002
    21d0:	08001588 	stmdaeq	r0, {r3, r7, r8, sl, ip}
    21d4:	0800158e 	stmdaeq	r0, {r1, r2, r3, r7, r8, sl, ip}
    21d8:	8e530001 	cdphi	0, 5, cr0, cr3, cr1, {0}
    21dc:	98080015 	stmdals	r8, {r0, r2, r4}
    21e0:	01080015 	tsteq	r8, r5, lsl r0
    21e4:	00005000 	andeq	r5, r0, r0
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	15980000 	ldrne	r0, [r8]
    21f0:	15a40800 	strne	r0, [r4, #2048]!	; 0x800
    21f4:	00010800 	andeq	r0, r1, r0, lsl #16
    21f8:	0015a450 	andseq	sl, r5, r0, asr r4
    21fc:	0015ac08 	andseq	sl, r5, r8, lsl #24
    2200:	f3000408 	vshl.u8	d0, d8, d0
    2204:	009f5001 	addseq	r5, pc, r1
    2208:	00000000 	andeq	r0, r0, r0
    220c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    2210:	9c080015 	stcls	0, cr0, [r8], {21}
    2214:	02080015 	andeq	r0, r8, #21
    2218:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    221c:	a4080015 	strge	r0, [r8], #-21
    2220:	01080015 	tsteq	r8, r5, lsl r0
    2224:	15a45300 	strne	r5, [r4, #768]!	; 0x300
    2228:	15ac0800 	strne	r0, [ip, #2048]!	; 0x800
    222c:	00010800 	andeq	r0, r1, r0, lsl #16
    2230:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2240:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    224c:	01f30004 	mvnseq	r0, r4
    2250:	00009f50 	andeq	r9, r0, r0, asr pc
    2254:	00000000 	andeq	r0, r0, r0
    2258:	00010000 	andeq	r0, r1, r0
    225c:	00000050 	andeq	r0, r0, r0, asr r0
    2260:	00000000 	andeq	r0, r0, r0
    2264:	f3000400 	vshl.u8	d0, d0, d0
    2268:	009f5001 	addseq	r5, pc, r1
	...
    2278:	01000000 	mrseq	r0, (UNDEF: 0)
    227c:	00005000 	andeq	r5, r0, r0
    2280:	00000000 	andeq	r0, r0, r0
    2284:	00040000 	andeq	r0, r4, r0
    2288:	9f5001f3 	svcls	0x005001f3
	...
    229c:	9f300002 	svcls	0x00300002
	...
    22a8:	00530001 	subseq	r0, r3, r1
    22ac:	00000000 	andeq	r0, r0, r0
    22b0:	01000000 	mrseq	r0, (UNDEF: 0)
    22b4:	00005000 	andeq	r5, r0, r0
	...
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	00000050 	andeq	r0, r0, r0, asr r0
    22cc:	00000000 	andeq	r0, r0, r0
    22d0:	f3000400 	vshl.u8	d0, d0, d0
    22d4:	009f5001 	addseq	r5, pc, r1
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    22e0:	be080015 	mcrlt	0, 0, r0, cr8, cr5, {0}
    22e4:	02080015 	andeq	r0, r8, #21
    22e8:	be9f3000 	cdplt	0, 9, cr3, cr15, cr0, {0}
    22ec:	c2080015 	andgt	r0, r8, #21
    22f0:	05080015 	streq	r0, [r8, #-21]
    22f4:	3c007300 	stccc	3, cr7, [r0], {-0}
    22f8:	15c29f1a 	strbne	r9, [r2, #3866]	; 0xf1a
    22fc:	15cc0800 	strbne	r0, [ip, #2048]	; 0x800
    2300:	00010800 	andeq	r0, r1, r0, lsl #16
    2304:	0015ce53 	andseq	ip, r5, r3, asr lr
    2308:	0015d008 	andseq	sp, r5, r8
    230c:	53000108 	movwpl	r0, #264	; 0x108
    2310:	080015f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip}
    2314:	080015f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, ip}
    2318:	00730008 	rsbseq	r0, r3, r8
    231c:	341af008 	ldrcc	pc, [sl], #-8
    2320:	16009f25 	strne	r9, [r0], -r5, lsr #30
    2324:	16040800 	strne	r0, [r4], -r0, lsl #16
    2328:	00090800 	andeq	r0, r9, r0, lsl #16
    232c:	000a0074 	andeq	r0, sl, r4, ror r0
    2330:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2334:	00160e9f 	mulseq	r6, pc, lr	; <UNPREDICTABLE>
    2338:	00161208 	andseq	r1, r6, r8, lsl #4
    233c:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    2340:	38000a00 	stmdacc	r0, {r9, fp}
    2344:	9f253b1a 	svcls	0x00253b1a
    2348:	0800161a 	stmdaeq	r0, {r1, r3, r4, r9, sl, ip}
    234c:	0800161e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, ip}
    2350:	00720009 	rsbseq	r0, r2, r9
    2354:	1ac0000a 	bne	ff002384 <SCS_BASE+0x1eff4384>
    2358:	009f253e 	addseq	r2, pc, lr, lsr r5	; <UNPREDICTABLE>
    235c:	00000000 	andeq	r0, r0, r0
    2360:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2364:	d0080015 	andle	r0, r8, r5, lsl r0
    2368:	02080015 	andeq	r0, r8, #21
    236c:	d09f3000 	addsle	r3, pc, r0
    2370:	d6080015 			; <UNDEFINED> instruction: 0xd6080015
    2374:	07080015 	smladeq	r8, r5, r0, r0
    2378:	4e007300 	cdpmi	3, 0, cr7, cr0, cr0, {0}
    237c:	9f1a2441 	svcls	0x001a2441
    2380:	080015dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip}
    2384:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
    2388:	00530001 	subseq	r0, r3, r1
    238c:	00000000 	andeq	r0, r0, r0
    2390:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2394:	dc080015 	stcle	0, cr0, [r8], {21}
    2398:	02080015 	andeq	r0, r8, #21
    239c:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    23a0:	e0080015 	and	r0, r8, r5, lsl r0
    23a4:	07080015 	smladeq	r8, r5, r0, r0
    23a8:	40007100 	andmi	r7, r0, r0, lsl #2
    23ac:	9f1a243c 	svcls	0x001a243c
	...
    23b8:	080015b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip}
    23bc:	080015f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip}
    23c0:	9f300002 	svcls	0x00300002
    23c4:	080015f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip}
    23c8:	080015f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, ip}
    23cc:	00730013 	rsbseq	r0, r3, r3, lsl r0
    23d0:	341af008 	ldrcc	pc, [sl], #-8
    23d4:	277b0325 	ldrbcs	r0, [fp, -r5, lsr #6]!
    23d8:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    23dc:	1aff0801 	bne	fffc43e8 <SCS_BASE+0x1ffb63e8>
    23e0:	0016009f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    23e4:	00160408 	andseq	r0, r6, r8, lsl #8
    23e8:	74001408 	strvc	r1, [r0], #-1032	; 0x408
    23ec:	07000a00 	streq	r0, [r0, -r0, lsl #20]
    23f0:	0325381a 	teqeq	r5, #1703936	; 0x1a0000
    23f4:	0800277b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp}
    23f8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    23fc:	0e9f1aff 	mrceq	10, 4, r1, cr15, cr15, {7}
    2400:	12080016 	andne	r0, r8, #22
    2404:	14080016 	strne	r0, [r8], #-22
    2408:	0a007400 	beq	1f410 <__Stack_Size+0x1f010>
    240c:	3b1a3800 	blcc	690414 <__Stack_Size+0x690014>
    2410:	277b0325 	ldrbcs	r0, [fp, -r5, lsr #6]!
    2414:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    2418:	1aff0801 	bne	fffc4424 <SCS_BASE+0x1ffb6424>
    241c:	00161a9f 	mulseq	r6, pc, sl	; <UNPREDICTABLE>
    2420:	00161e08 	andseq	r1, r6, r8, lsl #28
    2424:	72001408 	andvc	r1, r0, #8, 8	; 0x8000000
    2428:	c0000a00 	andgt	r0, r0, r0, lsl #20
    242c:	03253e1a 	teqeq	r5, #416	; 0x1a0
    2430:	0800278b 	stmdaeq	r0, {r0, r1, r3, r7, r8, r9, sl, sp}
    2434:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2438:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
    2448:	01000000 	mrseq	r0, (UNDEF: 0)
    244c:	00005000 	andeq	r5, r0, r0
    2450:	00000000 	andeq	r0, r0, r0
    2454:	00040000 	andeq	r0, r4, r0
    2458:	9f5001f3 	svcls	0x005001f3
	...
    2464:	00500001 	subseq	r0, r0, r1
    2468:	00000000 	andeq	r0, r0, r0
    246c:	04000000 	streq	r0, [r0], #-0
    2470:	5001f300 	andpl	pc, r1, r0, lsl #6
    2474:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2478:	00000000 	andeq	r0, r0, r0
    247c:	00163c00 	andseq	r3, r6, r0, lsl #24
    2480:	00164408 	andseq	r4, r6, r8, lsl #8
    2484:	50000108 	andpl	r0, r0, r8, lsl #2
    2488:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
    248c:	08001646 	stmdaeq	r0, {r1, r2, r6, r9, sl, ip}
    2490:	01f30004 	mvnseq	r0, r4
    2494:	16469f50 			; <UNDEFINED> instruction: 0x16469f50
    2498:	164a0800 	strbne	r0, [sl], -r0, lsl #16
    249c:	00010800 	andeq	r0, r1, r0, lsl #16
    24a0:	00164a50 	andseq	r4, r6, r0, asr sl
    24a4:	00165408 	andseq	r5, r6, r8, lsl #8
    24a8:	f3000408 	vshl.u8	d0, d8, d0
    24ac:	009f5001 	addseq	r5, pc, r1
    24b0:	00000000 	andeq	r0, r0, r0
    24b4:	54000000 	strpl	r0, [r0], #-0
    24b8:	5c080016 	stcpl	0, cr0, [r8], {22}
    24bc:	01080016 	tsteq	r8, r6, lsl r0
    24c0:	165c5000 	ldrbne	r5, [ip], -r0
    24c4:	165e0800 	ldrbne	r0, [lr], -r0, lsl #16
    24c8:	00040800 	andeq	r0, r4, r0, lsl #16
    24cc:	9f5001f3 	svcls	0x005001f3
    24d0:	0800165e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, ip}
    24d4:	08001662 	stmdaeq	r0, {r1, r5, r6, r9, sl, ip}
    24d8:	62500001 	subsvs	r0, r0, #1
    24dc:	6c080016 	stcvs	0, cr0, [r8], {22}
    24e0:	04080016 	streq	r0, [r8], #-22
    24e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    24e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24ec:	00000000 	andeq	r0, r0, r0
    24f0:	00166c00 	andseq	r6, r6, r0, lsl #24
    24f4:	00167408 	andseq	r7, r6, r8, lsl #8
    24f8:	50000108 	andpl	r0, r0, r8, lsl #2
    24fc:	08001674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, ip}
    2500:	08001676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, ip}
    2504:	01f30004 	mvnseq	r0, r4
    2508:	16769f50 	uhsaxne	r9, r6, r0
    250c:	167a0800 	ldrbtne	r0, [sl], -r0, lsl #16
    2510:	00010800 	andeq	r0, r1, r0, lsl #16
    2514:	00167a50 	andseq	r7, r6, r0, asr sl
    2518:	00168408 	andseq	r8, r6, r8, lsl #8
    251c:	f3000408 	vshl.u8	d0, d8, d0
    2520:	009f5001 	addseq	r5, pc, r1
    2524:	00000000 	andeq	r0, r0, r0
    2528:	84000000 	strhi	r0, [r0], #-0
    252c:	8c080016 	stchi	0, cr0, [r8], {22}
    2530:	01080016 	tsteq	r8, r6, lsl r0
    2534:	168c5000 	strne	r5, [ip], r0
    2538:	168e0800 	strne	r0, [lr], r0, lsl #16
    253c:	00040800 	andeq	r0, r4, r0, lsl #16
    2540:	9f5001f3 	svcls	0x005001f3
    2544:	0800168e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sl, ip}
    2548:	08001692 	stmdaeq	r0, {r1, r4, r7, r9, sl, ip}
    254c:	92500001 	subsls	r0, r0, #1
    2550:	9c080016 	stcls	0, cr0, [r8], {22}
    2554:	04080016 	streq	r0, [r8], #-22
    2558:	5001f300 	andpl	pc, r1, r0, lsl #6
    255c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2560:	00000000 	andeq	r0, r0, r0
    2564:	00169c00 	andseq	r9, r6, r0, lsl #24
    2568:	0016b408 	andseq	fp, r6, r8, lsl #8
    256c:	50000108 	andpl	r0, r0, r8, lsl #2
    2570:	080016b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip}
    2574:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    2578:	01f30004 	mvnseq	r0, r4
    257c:	00009f50 	andeq	r9, r0, r0, asr pc
    2580:	00000000 	andeq	r0, r0, r0
    2584:	169c0000 	ldrne	r0, [ip], r0
    2588:	169e0800 	ldrne	r0, [lr], r0, lsl #16
    258c:	00020800 	andeq	r0, r2, r0, lsl #16
    2590:	169e9f30 			; <UNDEFINED> instruction: 0x169e9f30
    2594:	16b00800 	ldrtne	r0, [r0], r0, lsl #16
    2598:	00060800 	andeq	r0, r6, r0, lsl #16
    259c:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    25a0:	16b09f1a 	ssatne	r9, #17, sl, lsl #30
    25a4:	16b40800 	ldrtne	r0, [r4], r0, lsl #16
    25a8:	00080800 	andeq	r0, r8, r0, lsl #16
    25ac:	1a4f0070 	bne	13c2774 <__Stack_Size+0x13c2374>
    25b0:	9f1aff08 	svcls	0x001aff08
    25b4:	080016b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip}
    25b8:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    25bc:	01f30009 	mvnseq	r0, r9
    25c0:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    25c4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	9c000000 	stcls	0, cr0, [r0], {-0}
    25d0:	a6080016 			; <UNDEFINED> instruction: 0xa6080016
    25d4:	02080016 	andeq	r0, r8, #22
    25d8:	a69f3000 	ldrge	r3, [pc], r0
    25dc:	a8080016 	stmdage	r8, {r1, r2, r4}
    25e0:	01080016 	tsteq	r8, r6, lsl r0
    25e4:	16a85300 	strtne	r5, [r8], r0, lsl #6
    25e8:	16ae0800 	strtne	r0, [lr], r0, lsl #16
    25ec:	00020800 	andeq	r0, r2, r0, lsl #16
    25f0:	16ae9f30 	ssat16ne	r9, #15, r0
    25f4:	16c40800 	strbne	r0, [r4], r0, lsl #16
    25f8:	00010800 	andeq	r0, r1, r0, lsl #16
    25fc:	00000053 	andeq	r0, r0, r3, asr r0
    2600:	00000000 	andeq	r0, r0, r0
    2604:	00169c00 	andseq	r9, r6, r0, lsl #24
    2608:	0016b008 	andseq	fp, r6, r8
    260c:	30000208 	andcc	r0, r0, r8, lsl #4
    2610:	0016b09f 	mulseq	r6, pc, r0	; <UNPREDICTABLE>
    2614:	0016b408 	andseq	fp, r6, r8, lsl #8
    2618:	73000d08 	movwvc	r0, #3336	; 0xd08
    261c:	4f007000 	svcmi	0x00007000
    2620:	1aff081a 	bne	fffc4690 <SCS_BASE+0x1ffb6690>
    2624:	9f1a3125 	svcls	0x001a3125
    2628:	080016b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip}
    262c:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    2630:	0073000e 	rsbseq	r0, r3, lr
    2634:	4f5001f3 	svcmi	0x005001f3
    2638:	1aff081a 	bne	fffc46a8 <SCS_BASE+0x1ffb66a8>
    263c:	9f1a3125 	svcls	0x001a3125
	...
    2648:	080016ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, ip}
    264c:	080016e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, ip}
    2650:	9f300002 	svcls	0x00300002
    2654:	080016e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, ip}
    2658:	080016e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, ip}
    265c:	00700007 	rsbseq	r0, r0, r7
    2660:	2e302448 	cdpcs	4, 3, cr2, cr0, cr8, {2}
    2664:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2668:	00000000 	andeq	r0, r0, r0
    266c:	0016d000 	andseq	sp, r6, r0
    2670:	0016e208 	andseq	lr, r6, r8, lsl #4
    2674:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2688:	00500001 	subseq	r0, r0, r1
    268c:	00000000 	andeq	r0, r0, r0
    2690:	04000000 	streq	r0, [r0], #-0
    2694:	5001f300 	andpl	pc, r1, r0, lsl #6
    2698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    26a8:	30000200 	andcc	r0, r0, r0, lsl #4
    26ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	70000b00 	andvc	r0, r0, r0, lsl #22
    26b8:	1aff0800 	bne	fffc46c0 <SCS_BASE+0x1ffb66c0>
    26bc:	301a0073 	andscc	r0, sl, r3, ror r0
    26c0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    26c4:	00000000 	andeq	r0, r0, r0
    26c8:	000c0000 	andeq	r0, ip, r0
    26cc:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    26d0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    26d4:	9f2e301a 	svcls	0x002e301a
	...
    26e8:	00510001 	subseq	r0, r1, r1
    26ec:	00000000 	andeq	r0, r0, r0
    26f0:	04000000 	streq	r0, [r0], #-0
    26f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    26f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2708:	52000100 	andpl	r0, r0, #0, 2
	...
    2714:	01f30004 	mvnseq	r0, r4
    2718:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2728:	00010000 	andeq	r0, r1, r0
    272c:	00000053 	andeq	r0, r0, r3, asr r0
    2730:	00000000 	andeq	r0, r0, r0
    2734:	f3000400 	vshl.u8	d0, d0, d0
    2738:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2748:	02000000 	andeq	r0, r0, #0
    274c:	009f3000 	addseq	r3, pc, r0
    2750:	00000000 	andeq	r0, r0, r0
    2754:	01000000 	mrseq	r0, (UNDEF: 0)
    2758:	00005400 	andeq	r5, r0, r0, lsl #8
    275c:	00000000 	andeq	r0, r0, r0
    2760:	00070000 	andeq	r0, r7, r0
    2764:	0c0b0074 	stceq	0, cr0, [fp], {116}	; 0x74
    2768:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    276c:	00000000 	andeq	r0, r0, r0
    2770:	01000000 	mrseq	r0, (UNDEF: 0)
    2774:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2784:	00020000 	andeq	r0, r2, r0
    2788:	00009f30 	andeq	r9, r0, r0, lsr pc
    278c:	00000000 	andeq	r0, r0, r0
    2790:	00010000 	andeq	r0, r1, r0
    2794:	00000055 	andeq	r0, r0, r5, asr r0
    2798:	00000000 	andeq	r0, r0, r0
    279c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    27b0:	00510001 	subseq	r0, r1, r1
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	04000000 	streq	r0, [r0], #-0
    27bc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    27c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    27d0:	52000100 	andpl	r0, r0, #0, 2
	...
    27dc:	01f30004 	mvnseq	r0, r4
    27e0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    27f0:	00010000 	andeq	r0, r1, r0
    27f4:	00000053 	andeq	r0, r0, r3, asr r0
    27f8:	00000000 	andeq	r0, r0, r0
    27fc:	f3000400 	vshl.u8	d0, d0, d0
    2800:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2810:	02000000 	andeq	r0, r0, #0
    2814:	009f3000 	addseq	r3, pc, r0
    2818:	00000000 	andeq	r0, r0, r0
    281c:	01000000 	mrseq	r0, (UNDEF: 0)
    2820:	00005500 	andeq	r5, r0, r0, lsl #10
    2824:	00000000 	andeq	r0, r0, r0
    2828:	00010000 	andeq	r0, r1, r0
    282c:	00000053 	andeq	r0, r0, r3, asr r0
	...
    283c:	30000200 	andcc	r0, r0, r0, lsl #4
    2840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2844:	00000000 	andeq	r0, r0, r0
    2848:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2854:	00540001 	subseq	r0, r4, r1
	...
    2864:	02000000 	andeq	r0, r0, #0
    2868:	009f3000 	addseq	r3, pc, r0
    286c:	00000000 	andeq	r0, r0, r0
    2870:	05000000 	streq	r0, [r0, #-0]
    2874:	34007100 	strcc	r7, [r0], #-256	; 0x100
    2878:	00009f24 	andeq	r9, r0, r4, lsr #30
    287c:	00000000 	andeq	r0, r0, r0
    2880:	00060000 	andeq	r0, r6, r0
    2884:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    2888:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    2898:	00010000 	andeq	r0, r1, r0
    289c:	00000050 	andeq	r0, r0, r0, asr r0
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	f3000400 	vshl.u8	d0, d0, d0
    28a8:	009f5001 	addseq	r5, pc, r1
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	01000000 	mrseq	r0, (UNDEF: 0)
    28b4:	00005000 	andeq	r5, r0, r0
    28b8:	00000000 	andeq	r0, r0, r0
    28bc:	00040000 	andeq	r0, r4, r0
    28c0:	9f5001f3 	svcls	0x005001f3
	...
    28cc:	00500001 	subseq	r0, r0, r1
    28d0:	00000000 	andeq	r0, r0, r0
    28d4:	04000000 	streq	r0, [r0], #-0
    28d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    28dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    28f0:	01f30004 	mvnseq	r0, r4
    28f4:	00009f50 	andeq	r9, r0, r0, asr pc
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	00010000 	andeq	r0, r1, r0
    2900:	00000050 	andeq	r0, r0, r0, asr r0
    2904:	00000000 	andeq	r0, r0, r0
    2908:	f3000400 	vshl.u8	d0, d0, d0
    290c:	009f5001 	addseq	r5, pc, r1
    2910:	00000000 	andeq	r0, r0, r0
    2914:	01000000 	mrseq	r0, (UNDEF: 0)
    2918:	00005000 	andeq	r5, r0, r0
    291c:	00000000 	andeq	r0, r0, r0
    2920:	00040000 	andeq	r0, r4, r0
    2924:	9f5001f3 	svcls	0x005001f3
	...
    2930:	00500001 	subseq	r0, r0, r1
    2934:	00000000 	andeq	r0, r0, r0
    2938:	04000000 	streq	r0, [r0], #-0
    293c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2944:	00000000 	andeq	r0, r0, r0
    2948:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2954:	01f30004 	mvnseq	r0, r4
    2958:	00009f50 	andeq	r9, r0, r0, asr pc
    295c:	00000000 	andeq	r0, r0, r0
    2960:	00010000 	andeq	r0, r1, r0
    2964:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2974:	30000200 	andcc	r0, r0, r0, lsl #4
    2978:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    297c:	00000000 	andeq	r0, r0, r0
    2980:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2994:	9f300002 	svcls	0x00300002
	...
    29a0:	00530001 	subseq	r0, r3, r1
    29a4:	00000000 	andeq	r0, r0, r0
    29a8:	01000000 	mrseq	r0, (UNDEF: 0)
    29ac:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    29bc:	00020000 	andeq	r0, r2, r0
    29c0:	00009f30 	andeq	r9, r0, r0, lsr pc
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	00010000 	andeq	r0, r1, r0
    29cc:	00000054 	andeq	r0, r0, r4, asr r0
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	71000800 	tstvc	r0, r0, lsl #16
    29d8:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    29dc:	009f2100 	addseq	r2, pc, r0, lsl #2
    29e0:	00000000 	andeq	r0, r0, r0
    29e4:	01000000 	mrseq	r0, (UNDEF: 0)
    29e8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    29f8:	00020000 	andeq	r0, r2, r0
    29fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	00010000 	andeq	r0, r1, r0
    2a08:	00000054 	andeq	r0, r0, r4, asr r0
	...
    2a18:	30000200 	andcc	r0, r0, r0, lsl #4
    2a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	53000100 	movwpl	r0, #256	; 0x100
	...
    2a30:	00530001 	subseq	r0, r3, r1
    2a34:	00000000 	andeq	r0, r0, r0
    2a38:	01000000 	mrseq	r0, (UNDEF: 0)
    2a3c:	00005300 	andeq	r5, r0, r0, lsl #6
    2a40:	00000000 	andeq	r0, r0, r0
    2a44:	00010000 	andeq	r0, r1, r0
    2a48:	00000053 	andeq	r0, r0, r3, asr r0
    2a4c:	00000000 	andeq	r0, r0, r0
    2a50:	52000100 	andpl	r0, r0, #0, 2
	...
    2a5c:	00530001 	subseq	r0, r3, r1
    2a60:	00000000 	andeq	r0, r0, r0
    2a64:	01000000 	mrseq	r0, (UNDEF: 0)
    2a68:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2a78:	00020000 	andeq	r0, r2, r0
    2a7c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a80:	00000000 	andeq	r0, r0, r0
    2a84:	00010000 	andeq	r0, r1, r0
    2a88:	00000055 	andeq	r0, r0, r5, asr r0
    2a8c:	00000000 	andeq	r0, r0, r0
    2a90:	52000100 	andpl	r0, r0, #0, 2
	...
    2a9c:	00550001 	subseq	r0, r5, r1
	...
    2aac:	02000000 	andeq	r0, r0, #0
    2ab0:	009f3000 	addseq	r3, pc, r0
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    2abc:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    2acc:	00020000 	andeq	r0, r2, r0
    2ad0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2ad4:	00000000 	andeq	r0, r0, r0
    2ad8:	00010000 	andeq	r0, r1, r0
    2adc:	00000053 	andeq	r0, r0, r3, asr r0
    2ae0:	00000000 	andeq	r0, r0, r0
    2ae4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2af0:	00530001 	subseq	r0, r3, r1
    2af4:	00000000 	andeq	r0, r0, r0
    2af8:	01000000 	mrseq	r0, (UNDEF: 0)
    2afc:	00005300 	andeq	r5, r0, r0, lsl #6
    2b00:	00000000 	andeq	r0, r0, r0
    2b04:	00010000 	andeq	r0, r1, r0
    2b08:	00000052 	andeq	r0, r0, r2, asr r0
    2b0c:	00000000 	andeq	r0, r0, r0
    2b10:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b1c:	00530001 	subseq	r0, r3, r1
	...
    2b2c:	02000000 	andeq	r0, r0, #0
    2b30:	009f3000 	addseq	r3, pc, r0
    2b34:	00000000 	andeq	r0, r0, r0
    2b38:	01000000 	mrseq	r0, (UNDEF: 0)
    2b3c:	00005400 	andeq	r5, r0, r0, lsl #8
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	00010000 	andeq	r0, r1, r0
    2b48:	00000055 	andeq	r0, r0, r5, asr r0
    2b4c:	00000000 	andeq	r0, r0, r0
    2b50:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2b64:	00510001 	subseq	r0, r1, r1
    2b68:	00000000 	andeq	r0, r0, r0
    2b6c:	04000000 	streq	r0, [r0], #-0
    2b70:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2b74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2b84:	30000200 	andcc	r0, r0, r0, lsl #4
    2b88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b8c:	00000000 	andeq	r0, r0, r0
    2b90:	52000100 	andpl	r0, r0, #0, 2
	...
    2ba4:	9f300002 	svcls	0x00300002
	...
    2bb0:	00530001 	subseq	r0, r3, r1
    2bb4:	00000000 	andeq	r0, r0, r0
    2bb8:	01000000 	mrseq	r0, (UNDEF: 0)
    2bbc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2bcc:	00020000 	andeq	r0, r2, r0
    2bd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2bd4:	00000000 	andeq	r0, r0, r0
    2bd8:	00010000 	andeq	r0, r1, r0
    2bdc:	00000054 	andeq	r0, r0, r4, asr r0
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2bf0:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    2bf4:	08001760 	stmdaeq	r0, {r5, r6, r8, r9, sl, ip}
    2bf8:	60510001 	subsvs	r0, r1, r1
    2bfc:	62080017 	andvs	r0, r8, #23
    2c00:	04080017 	streq	r0, [r8], #-23
    2c04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c08:	0017629f 	mulseq	r7, pc, r2	; <UNPREDICTABLE>
    2c0c:	00176608 	andseq	r6, r7, r8, lsl #12
    2c10:	51000108 	tstpl	r0, r8, lsl #2
    2c14:	08001766 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, ip}
    2c18:	0800176a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, ip}
    2c1c:	01f30004 	mvnseq	r0, r4
    2c20:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2c30:	00010000 	andeq	r0, r1, r0
    2c34:	00000052 	andeq	r0, r0, r2, asr r0
    2c38:	00000000 	andeq	r0, r0, r0
    2c3c:	f3000400 	vshl.u8	d0, d0, d0
    2c40:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2c50:	01000000 	mrseq	r0, (UNDEF: 0)
    2c54:	00005100 	andeq	r5, r0, r0, lsl #2
    2c58:	00000000 	andeq	r0, r0, r0
    2c5c:	00040000 	andeq	r0, r4, r0
    2c60:	9f5101f3 	svcls	0x005101f3
	...
    2c6c:	00510001 	subseq	r0, r1, r1
    2c70:	00000000 	andeq	r0, r0, r0
    2c74:	04000000 	streq	r0, [r0], #-0
    2c78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2c8c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2c98:	01f30004 	mvnseq	r0, r4
    2c9c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2cac:	00020000 	andeq	r0, r2, r0
    2cb0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2cb4:	00000000 	andeq	r0, r0, r0
    2cb8:	00010000 	andeq	r0, r1, r0
    2cbc:	00000053 	andeq	r0, r0, r3, asr r0
    2cc0:	00000000 	andeq	r0, r0, r0
    2cc4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2cd0:	00510001 	subseq	r0, r1, r1
	...
    2ce0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ce4:	00005000 	andeq	r5, r0, r0
    2ce8:	00000000 	andeq	r0, r0, r0
    2cec:	00010000 	andeq	r0, r1, r0
    2cf0:	00000054 	andeq	r0, r0, r4, asr r0
    2cf4:	00000000 	andeq	r0, r0, r0
    2cf8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2d04:	00540001 	subseq	r0, r4, r1
	...
    2d14:	01000000 	mrseq	r0, (UNDEF: 0)
    2d18:	00005100 	andeq	r5, r0, r0, lsl #2
    2d1c:	00000000 	andeq	r0, r0, r0
    2d20:	00040000 	andeq	r0, r4, r0
    2d24:	9f5101f3 	svcls	0x005101f3
	...
    2d38:	00520001 	subseq	r0, r2, r1
    2d3c:	00000000 	andeq	r0, r0, r0
    2d40:	04000000 	streq	r0, [r0], #-0
    2d44:	5201f300 	andpl	pc, r1, #0, 6
    2d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d58:	53000100 	movwpl	r0, #256	; 0x100
	...
    2d64:	01f30004 	mvnseq	r0, r4
    2d68:	00009f53 	andeq	r9, r0, r3, asr pc
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	00010000 	andeq	r0, r1, r0
    2d74:	00000053 	andeq	r0, r0, r3, asr r0
    2d78:	00000000 	andeq	r0, r0, r0
    2d7c:	f3000400 	vshl.u8	d0, d0, d0
    2d80:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2d90:	02000000 	andeq	r0, r0, #0
    2d94:	009f3000 	addseq	r3, pc, r0
    2d98:	00000000 	andeq	r0, r0, r0
    2d9c:	01000000 	mrseq	r0, (UNDEF: 0)
    2da0:	00005100 	andeq	r5, r0, r0, lsl #2
    2da4:	00000000 	andeq	r0, r0, r0
    2da8:	00010000 	andeq	r0, r1, r0
    2dac:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2dc8:	01f30004 	mvnseq	r0, r4
    2dcc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2ddc:	00010000 	andeq	r0, r1, r0
    2de0:	00000053 	andeq	r0, r0, r3, asr r0
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	f3000400 	vshl.u8	d0, d0, d0
    2dec:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2dfc:	02000000 	andeq	r0, r0, #0
    2e00:	009f3000 	addseq	r3, pc, r0
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	06000000 	streq	r0, [r0], -r0
    2e0c:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    2e10:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2e14:	00000000 	andeq	r0, r0, r0
    2e18:	01000000 	mrseq	r0, (UNDEF: 0)
    2e1c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2e2c:	00010000 	andeq	r0, r1, r0
    2e30:	00000050 	andeq	r0, r0, r0, asr r0
    2e34:	00000000 	andeq	r0, r0, r0
    2e38:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2e4c:	00510001 	subseq	r0, r1, r1
    2e50:	00000000 	andeq	r0, r0, r0
    2e54:	04000000 	streq	r0, [r0], #-0
    2e58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2e6c:	52000100 	andpl	r0, r0, #0, 2
	...
    2e78:	01f30004 	mvnseq	r0, r4
    2e7c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2e8c:	00010000 	andeq	r0, r1, r0
    2e90:	00000053 	andeq	r0, r0, r3, asr r0
    2e94:	00000000 	andeq	r0, r0, r0
    2e98:	f3000400 	vshl.u8	d0, d0, d0
    2e9c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2eac:	02000000 	andeq	r0, r0, #0
    2eb0:	009f3000 	addseq	r3, pc, r0
    2eb4:	00000000 	andeq	r0, r0, r0
    2eb8:	05000000 	streq	r0, [r0, #-0]
    2ebc:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    2ec0:	00009f21 	andeq	r9, r0, r1, lsr #30
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	00050000 	andeq	r0, r5, r0
    2ecc:	21370073 	teqcs	r7, r3, ror r0
    2ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ed4:	00000000 	andeq	r0, r0, r0
    2ed8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2eec:	00500001 	subseq	r0, r0, r1
    2ef0:	00000000 	andeq	r0, r0, r0
    2ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ef8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2f08:	00010000 	andeq	r0, r1, r0
    2f0c:	00000051 	andeq	r0, r0, r1, asr r0
    2f10:	00000000 	andeq	r0, r0, r0
    2f14:	f3000400 	vshl.u8	d0, d0, d0
    2f18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2f28:	01000000 	mrseq	r0, (UNDEF: 0)
    2f2c:	00005200 	andeq	r5, r0, r0, lsl #4
    2f30:	00000000 	andeq	r0, r0, r0
    2f34:	00040000 	andeq	r0, r4, r0
    2f38:	9f5201f3 	svcls	0x005201f3
	...
    2f4c:	00530001 	subseq	r0, r3, r1
    2f50:	00000000 	andeq	r0, r0, r0
    2f54:	04000000 	streq	r0, [r0], #-0
    2f58:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2f5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2f6c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2f78:	01f30004 	mvnseq	r0, r4
    2f7c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2f8c:	00020000 	andeq	r0, r2, r0
    2f90:	00009f30 	andeq	r9, r0, r0, lsr pc
    2f94:	00000000 	andeq	r0, r0, r0
    2f98:	00010000 	andeq	r0, r1, r0
    2f9c:	00000053 	andeq	r0, r0, r3, asr r0
    2fa0:	00000000 	andeq	r0, r0, r0
    2fa4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2fb0:	00510001 	subseq	r0, r1, r1
	...
    2fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fc4:	00005100 	andeq	r5, r0, r0, lsl #2
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	00040000 	andeq	r0, r4, r0
    2fd0:	9f5101f3 	svcls	0x005101f3
	...
    2fe4:	9f300002 	svcls	0x00300002
	...
    2ff0:	00530001 	subseq	r0, r3, r1
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ffc:	00005300 	andeq	r5, r0, r0, lsl #6
    3000:	00000000 	andeq	r0, r0, r0
    3004:	00010000 	andeq	r0, r1, r0
    3008:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3018:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3024:	01f30004 	mvnseq	r0, r4
    3028:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3038:	00010000 	andeq	r0, r1, r0
    303c:	00000052 	andeq	r0, r0, r2, asr r0
    3040:	00000000 	andeq	r0, r0, r0
    3044:	f3000400 	vshl.u8	d0, d0, d0
    3048:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3058:	01000000 	mrseq	r0, (UNDEF: 0)
    305c:	00005300 	andeq	r5, r0, r0, lsl #6
    3060:	00000000 	andeq	r0, r0, r0
    3064:	00040000 	andeq	r0, r4, r0
    3068:	9f5301f3 	svcls	0x005301f3
	...
    307c:	9f300002 	svcls	0x00300002
	...
    3088:	00560001 	subseq	r0, r6, r1
    308c:	00000000 	andeq	r0, r0, r0
    3090:	01000000 	mrseq	r0, (UNDEF: 0)
    3094:	00005600 	andeq	r5, r0, r0, lsl #12
    3098:	00000000 	andeq	r0, r0, r0
    309c:	00010000 	andeq	r0, r1, r0
    30a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    30b0:	30000200 	andcc	r0, r0, r0, lsl #4
    30b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30b8:	00000000 	andeq	r0, r0, r0
    30bc:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    30c8:	00540001 	subseq	r0, r4, r1
	...
    30d8:	02000000 	andeq	r0, r0, #0
    30dc:	009f3000 	addseq	r3, pc, r0
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	01000000 	mrseq	r0, (UNDEF: 0)
    30e8:	00005500 	andeq	r5, r0, r0, lsl #10
    30ec:	00000000 	andeq	r0, r0, r0
    30f0:	00010000 	andeq	r0, r1, r0
    30f4:	00000055 	andeq	r0, r0, r5, asr r0
	...
    3104:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3110:	01f30004 	mvnseq	r0, r4
    3114:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3124:	00020000 	andeq	r0, r2, r0
    3128:	00009f30 	andeq	r9, r0, r0, lsr pc
    312c:	00000000 	andeq	r0, r0, r0
    3130:	00010000 	andeq	r0, r1, r0
    3134:	00000053 	andeq	r0, r0, r3, asr r0
    3138:	00000000 	andeq	r0, r0, r0
    313c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3148:	00510001 	subseq	r0, r1, r1
	...
    3158:	01000000 	mrseq	r0, (UNDEF: 0)
    315c:	00005100 	andeq	r5, r0, r0, lsl #2
    3160:	00000000 	andeq	r0, r0, r0
    3164:	00040000 	andeq	r0, r4, r0
    3168:	9f5101f3 	svcls	0x005101f3
	...
    317c:	9f300002 	svcls	0x00300002
	...
    3188:	00530001 	subseq	r0, r3, r1
    318c:	00000000 	andeq	r0, r0, r0
    3190:	01000000 	mrseq	r0, (UNDEF: 0)
    3194:	00005300 	andeq	r5, r0, r0, lsl #6
    3198:	00000000 	andeq	r0, r0, r0
    319c:	00010000 	andeq	r0, r1, r0
    31a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    31b0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    31bc:	01f30004 	mvnseq	r0, r4
    31c0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	00009f30 	andeq	r9, r0, r0, lsr pc
    31d8:	00000000 	andeq	r0, r0, r0
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	00000053 	andeq	r0, r0, r3, asr r0
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	53000100 	movwpl	r0, #256	; 0x100
	...
    31f4:	00510001 	subseq	r0, r1, r1
	...
    3204:	01000000 	mrseq	r0, (UNDEF: 0)
    3208:	00005100 	andeq	r5, r0, r0, lsl #2
    320c:	00000000 	andeq	r0, r0, r0
    3210:	00040000 	andeq	r0, r4, r0
    3214:	9f5101f3 	svcls	0x005101f3
	...
    3228:	9f300002 	svcls	0x00300002
	...
    3234:	00530001 	subseq	r0, r3, r1
    3238:	00000000 	andeq	r0, r0, r0
    323c:	01000000 	mrseq	r0, (UNDEF: 0)
    3240:	00005300 	andeq	r5, r0, r0, lsl #6
    3244:	00000000 	andeq	r0, r0, r0
    3248:	00010000 	andeq	r0, r1, r0
    324c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    325c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3268:	01f30004 	mvnseq	r0, r4
    326c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    327c:	00020000 	andeq	r0, r2, r0
    3280:	00009f30 	andeq	r9, r0, r0, lsr pc
    3284:	00000000 	andeq	r0, r0, r0
    3288:	00010000 	andeq	r0, r1, r0
    328c:	00000053 	andeq	r0, r0, r3, asr r0
    3290:	00000000 	andeq	r0, r0, r0
    3294:	53000100 	movwpl	r0, #256	; 0x100
	...
    32a0:	00510001 	subseq	r0, r1, r1
	...
    32b0:	01000000 	mrseq	r0, (UNDEF: 0)
    32b4:	00005100 	andeq	r5, r0, r0, lsl #2
    32b8:	00000000 	andeq	r0, r0, r0
    32bc:	00040000 	andeq	r0, r4, r0
    32c0:	9f5101f3 	svcls	0x005101f3
	...
    32d4:	9f300002 	svcls	0x00300002
	...
    32e0:	00530001 	subseq	r0, r3, r1
    32e4:	00000000 	andeq	r0, r0, r0
    32e8:	01000000 	mrseq	r0, (UNDEF: 0)
    32ec:	00005300 	andeq	r5, r0, r0, lsl #6
    32f0:	00000000 	andeq	r0, r0, r0
    32f4:	00010000 	andeq	r0, r1, r0
    32f8:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3308:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3314:	01f30004 	mvnseq	r0, r4
    3318:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3328:	00020000 	andeq	r0, r2, r0
    332c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3330:	00000000 	andeq	r0, r0, r0
    3334:	00010000 	andeq	r0, r1, r0
    3338:	00000053 	andeq	r0, r0, r3, asr r0
    333c:	00000000 	andeq	r0, r0, r0
    3340:	53000100 	movwpl	r0, #256	; 0x100
	...
    334c:	00510001 	subseq	r0, r1, r1
	...
    335c:	01000000 	mrseq	r0, (UNDEF: 0)
    3360:	00005100 	andeq	r5, r0, r0, lsl #2
    3364:	00000000 	andeq	r0, r0, r0
    3368:	00040000 	andeq	r0, r4, r0
    336c:	9f5101f3 	svcls	0x005101f3
	...
    3380:	9f300002 	svcls	0x00300002
	...
    338c:	00530001 	subseq	r0, r3, r1
    3390:	00000000 	andeq	r0, r0, r0
    3394:	01000000 	mrseq	r0, (UNDEF: 0)
    3398:	00005300 	andeq	r5, r0, r0, lsl #6
    339c:	00000000 	andeq	r0, r0, r0
    33a0:	00010000 	andeq	r0, r1, r0
    33a4:	00000051 	andeq	r0, r0, r1, asr r0
	...
    33b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    33c0:	01f30004 	mvnseq	r0, r4
    33c4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    33d4:	00020000 	andeq	r0, r2, r0
    33d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	00010000 	andeq	r0, r1, r0
    33e4:	00000053 	andeq	r0, r0, r3, asr r0
    33e8:	00000000 	andeq	r0, r0, r0
    33ec:	53000100 	movwpl	r0, #256	; 0x100
	...
    33f8:	00510001 	subseq	r0, r1, r1
	...
    3408:	01000000 	mrseq	r0, (UNDEF: 0)
    340c:	00005100 	andeq	r5, r0, r0, lsl #2
    3410:	00000000 	andeq	r0, r0, r0
    3414:	00040000 	andeq	r0, r4, r0
    3418:	9f5101f3 	svcls	0x005101f3
	...
    342c:	9f300002 	svcls	0x00300002
	...
    3438:	00530001 	subseq	r0, r3, r1
    343c:	00000000 	andeq	r0, r0, r0
    3440:	01000000 	mrseq	r0, (UNDEF: 0)
    3444:	00005300 	andeq	r5, r0, r0, lsl #6
    3448:	00000000 	andeq	r0, r0, r0
    344c:	00010000 	andeq	r0, r1, r0
    3450:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3460:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    346c:	01f30004 	mvnseq	r0, r4
    3470:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3480:	00020000 	andeq	r0, r2, r0
    3484:	00009f30 	andeq	r9, r0, r0, lsr pc
    3488:	00000000 	andeq	r0, r0, r0
    348c:	00010000 	andeq	r0, r1, r0
    3490:	00000053 	andeq	r0, r0, r3, asr r0
    3494:	00000000 	andeq	r0, r0, r0
    3498:	53000100 	movwpl	r0, #256	; 0x100
	...
    34a4:	00510001 	subseq	r0, r1, r1
	...
    34b4:	01000000 	mrseq	r0, (UNDEF: 0)
    34b8:	00005100 	andeq	r5, r0, r0, lsl #2
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	00040000 	andeq	r0, r4, r0
    34c4:	9f5101f3 	svcls	0x005101f3
	...
    34d8:	9f300002 	svcls	0x00300002
	...
    34e4:	00530001 	subseq	r0, r3, r1
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	01000000 	mrseq	r0, (UNDEF: 0)
    34f0:	00005300 	andeq	r5, r0, r0, lsl #6
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	00010000 	andeq	r0, r1, r0
    34fc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    350c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3518:	01f30004 	mvnseq	r0, r4
    351c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    352c:	00020000 	andeq	r0, r2, r0
    3530:	00009f30 	andeq	r9, r0, r0, lsr pc
    3534:	00000000 	andeq	r0, r0, r0
    3538:	00010000 	andeq	r0, r1, r0
    353c:	00000053 	andeq	r0, r0, r3, asr r0
    3540:	00000000 	andeq	r0, r0, r0
    3544:	53000100 	movwpl	r0, #256	; 0x100
	...
    3550:	00510001 	subseq	r0, r1, r1
	...
    3560:	01000000 	mrseq	r0, (UNDEF: 0)
    3564:	00005100 	andeq	r5, r0, r0, lsl #2
    3568:	00000000 	andeq	r0, r0, r0
    356c:	00040000 	andeq	r0, r4, r0
    3570:	9f5101f3 	svcls	0x005101f3
	...
    3584:	9f300002 	svcls	0x00300002
	...
    3590:	00530001 	subseq	r0, r3, r1
    3594:	00000000 	andeq	r0, r0, r0
    3598:	01000000 	mrseq	r0, (UNDEF: 0)
    359c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    35ac:	00010000 	andeq	r0, r1, r0
    35b0:	00000051 	andeq	r0, r0, r1, asr r0
    35b4:	00000000 	andeq	r0, r0, r0
    35b8:	f3000400 	vshl.u8	d0, d0, d0
    35bc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    35cc:	02000000 	andeq	r0, r0, #0
    35d0:	009f3000 	addseq	r3, pc, r0
    35d4:	00000000 	andeq	r0, r0, r0
    35d8:	01000000 	mrseq	r0, (UNDEF: 0)
    35dc:	00005300 	andeq	r5, r0, r0, lsl #6
    35e0:	00000000 	andeq	r0, r0, r0
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	00000053 	andeq	r0, r0, r3, asr r0
    35ec:	00000000 	andeq	r0, r0, r0
    35f0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3604:	00510001 	subseq	r0, r1, r1
    3608:	00000000 	andeq	r0, r0, r0
    360c:	04000000 	streq	r0, [r0], #-0
    3610:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3624:	30000200 	andcc	r0, r0, r0, lsl #4
    3628:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    362c:	00000000 	andeq	r0, r0, r0
    3630:	53000100 	movwpl	r0, #256	; 0x100
	...
    363c:	00510001 	subseq	r0, r1, r1
	...
    364c:	01000000 	mrseq	r0, (UNDEF: 0)
    3650:	00005100 	andeq	r5, r0, r0, lsl #2
    3654:	00000000 	andeq	r0, r0, r0
    3658:	00040000 	andeq	r0, r4, r0
    365c:	9f5101f3 	svcls	0x005101f3
	...
    3670:	9f300002 	svcls	0x00300002
	...
    367c:	00530001 	subseq	r0, r3, r1
    3680:	00000000 	andeq	r0, r0, r0
    3684:	01000000 	mrseq	r0, (UNDEF: 0)
    3688:	00005300 	andeq	r5, r0, r0, lsl #6
    368c:	00000000 	andeq	r0, r0, r0
    3690:	00010000 	andeq	r0, r1, r0
    3694:	00000051 	andeq	r0, r0, r1, asr r0
	...
    36a4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    36b0:	01f30004 	mvnseq	r0, r4
    36b4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    36c4:	00020000 	andeq	r0, r2, r0
    36c8:	00009f30 	andeq	r9, r0, r0, lsr pc
    36cc:	00000000 	andeq	r0, r0, r0
    36d0:	00010000 	andeq	r0, r1, r0
    36d4:	00000053 	andeq	r0, r0, r3, asr r0
    36d8:	00000000 	andeq	r0, r0, r0
    36dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    36e8:	00510001 	subseq	r0, r1, r1
	...
    36f8:	01000000 	mrseq	r0, (UNDEF: 0)
    36fc:	00005100 	andeq	r5, r0, r0, lsl #2
    3700:	00000000 	andeq	r0, r0, r0
    3704:	00040000 	andeq	r0, r4, r0
    3708:	9f5101f3 	svcls	0x005101f3
	...
    371c:	9f300002 	svcls	0x00300002
	...
    3728:	00530001 	subseq	r0, r3, r1
    372c:	00000000 	andeq	r0, r0, r0
    3730:	01000000 	mrseq	r0, (UNDEF: 0)
    3734:	00005300 	andeq	r5, r0, r0, lsl #6
    3738:	00000000 	andeq	r0, r0, r0
    373c:	00010000 	andeq	r0, r1, r0
    3740:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3750:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    375c:	01f30004 	mvnseq	r0, r4
    3760:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3770:	00020000 	andeq	r0, r2, r0
    3774:	00009f30 	andeq	r9, r0, r0, lsr pc
    3778:	00000000 	andeq	r0, r0, r0
    377c:	00010000 	andeq	r0, r1, r0
    3780:	00000053 	andeq	r0, r0, r3, asr r0
    3784:	00000000 	andeq	r0, r0, r0
    3788:	53000100 	movwpl	r0, #256	; 0x100
	...
    3794:	00510001 	subseq	r0, r1, r1
	...
    37a4:	01000000 	mrseq	r0, (UNDEF: 0)
    37a8:	00005100 	andeq	r5, r0, r0, lsl #2
    37ac:	00000000 	andeq	r0, r0, r0
    37b0:	00040000 	andeq	r0, r4, r0
    37b4:	9f5101f3 	svcls	0x005101f3
	...
    37c8:	9f300002 	svcls	0x00300002
	...
    37d4:	00530001 	subseq	r0, r3, r1
    37d8:	00000000 	andeq	r0, r0, r0
    37dc:	01000000 	mrseq	r0, (UNDEF: 0)
    37e0:	00005300 	andeq	r5, r0, r0, lsl #6
    37e4:	00000000 	andeq	r0, r0, r0
    37e8:	00010000 	andeq	r0, r1, r0
    37ec:	00000051 	andeq	r0, r0, r1, asr r0
	...
    37fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3808:	01f30004 	mvnseq	r0, r4
    380c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    381c:	00020000 	andeq	r0, r2, r0
    3820:	00009f30 	andeq	r9, r0, r0, lsr pc
    3824:	00000000 	andeq	r0, r0, r0
    3828:	00010000 	andeq	r0, r1, r0
    382c:	00000053 	andeq	r0, r0, r3, asr r0
    3830:	00000000 	andeq	r0, r0, r0
    3834:	53000100 	movwpl	r0, #256	; 0x100
	...
    3840:	00510001 	subseq	r0, r1, r1
	...
    3850:	01000000 	mrseq	r0, (UNDEF: 0)
    3854:	00005100 	andeq	r5, r0, r0, lsl #2
    3858:	00000000 	andeq	r0, r0, r0
    385c:	00040000 	andeq	r0, r4, r0
    3860:	9f5101f3 	svcls	0x005101f3
	...
    3874:	9f300002 	svcls	0x00300002
	...
    3880:	00530001 	subseq	r0, r3, r1
    3884:	00000000 	andeq	r0, r0, r0
    3888:	01000000 	mrseq	r0, (UNDEF: 0)
    388c:	00005300 	andeq	r5, r0, r0, lsl #6
    3890:	00000000 	andeq	r0, r0, r0
    3894:	00010000 	andeq	r0, r1, r0
    3898:	00000051 	andeq	r0, r0, r1, asr r0
	...
    38a8:	52000100 	andpl	r0, r0, #0, 2
	...
    38b4:	01f30004 	mvnseq	r0, r4
    38b8:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    38c8:	00010000 	andeq	r0, r1, r0
    38cc:	00000052 	andeq	r0, r0, r2, asr r0
    38d0:	00000000 	andeq	r0, r0, r0
    38d4:	f3000400 	vshl.u8	d0, d0, d0
    38d8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    38e8:	01000000 	mrseq	r0, (UNDEF: 0)
    38ec:	00005000 	andeq	r5, r0, r0
    38f0:	00000000 	andeq	r0, r0, r0
    38f4:	00030000 	andeq	r0, r3, r0
    38f8:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    3908:	01000000 	mrseq	r0, (UNDEF: 0)
    390c:	00005100 	andeq	r5, r0, r0, lsl #2
    3910:	00000000 	andeq	r0, r0, r0
    3914:	00040000 	andeq	r0, r4, r0
    3918:	9f5101f3 	svcls	0x005101f3
	...
    3924:	00510001 	subseq	r0, r1, r1
    3928:	00000000 	andeq	r0, r0, r0
    392c:	04000000 	streq	r0, [r0], #-0
    3930:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3934:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3944:	52000100 	andpl	r0, r0, #0, 2
	...
    3950:	01f30004 	mvnseq	r0, r4
    3954:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3964:	00010000 	andeq	r0, r1, r0
    3968:	00000051 	andeq	r0, r0, r1, asr r0
    396c:	00000000 	andeq	r0, r0, r0
    3970:	f3000400 	vshl.u8	d0, d0, d0
    3974:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	00005100 	andeq	r5, r0, r0, lsl #2
    398c:	00000000 	andeq	r0, r0, r0
    3990:	00040000 	andeq	r0, r4, r0
    3994:	9f5101f3 	svcls	0x005101f3
	...
    39a8:	00510001 	subseq	r0, r1, r1
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	04000000 	streq	r0, [r0], #-0
    39b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    39d4:	01f30004 	mvnseq	r0, r4
    39d8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    39e8:	00010000 	andeq	r0, r1, r0
    39ec:	00000051 	andeq	r0, r0, r1, asr r0
    39f0:	00000000 	andeq	r0, r0, r0
    39f4:	f3000400 	vshl.u8	d0, d0, d0
    39f8:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3a08:	01000000 	mrseq	r0, (UNDEF: 0)
    3a0c:	00005100 	andeq	r5, r0, r0, lsl #2
    3a10:	00000000 	andeq	r0, r0, r0
    3a14:	00040000 	andeq	r0, r4, r0
    3a18:	9f5101f3 	svcls	0x005101f3
	...
    3a2c:	00500001 	subseq	r0, r0, r1
    3a30:	00000000 	andeq	r0, r0, r0
    3a34:	01000000 	mrseq	r0, (UNDEF: 0)
    3a38:	00005500 	andeq	r5, r0, r0, lsl #10
    3a3c:	00000000 	andeq	r0, r0, r0
    3a40:	00010000 	andeq	r0, r1, r0
    3a44:	00000050 	andeq	r0, r0, r0, asr r0
    3a48:	00000000 	andeq	r0, r0, r0
    3a4c:	f3000400 	vshl.u8	d0, d0, d0
    3a50:	009f5001 	addseq	r5, pc, r1
    3a54:	00000000 	andeq	r0, r0, r0
    3a58:	01000000 	mrseq	r0, (UNDEF: 0)
    3a5c:	00005000 	andeq	r5, r0, r0
    3a60:	00000000 	andeq	r0, r0, r0
    3a64:	00010000 	andeq	r0, r1, r0
    3a68:	00000055 	andeq	r0, r0, r5, asr r0
    3a6c:	00000000 	andeq	r0, r0, r0
    3a70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3a7c:	01f30004 	mvnseq	r0, r4
    3a80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3a90:	00010000 	andeq	r0, r1, r0
    3a94:	00000051 	andeq	r0, r0, r1, asr r0
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3aa8:	01f30004 	mvnseq	r0, r4
    3aac:	00009f51 	andeq	r9, r0, r1, asr pc
    3ab0:	00000000 	andeq	r0, r0, r0
    3ab4:	00010000 	andeq	r0, r1, r0
    3ab8:	00000054 	andeq	r0, r0, r4, asr r0
    3abc:	00000000 	andeq	r0, r0, r0
    3ac0:	f3000400 	vshl.u8	d0, d0, d0
    3ac4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3ad4:	02000000 	andeq	r0, r0, #0
    3ad8:	009f3000 	addseq	r3, pc, r0
    3adc:	00000000 	andeq	r0, r0, r0
    3ae0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ae4:	00005700 	andeq	r5, r0, r0, lsl #14
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	00010000 	andeq	r0, r1, r0
    3af0:	00000057 	andeq	r0, r0, r7, asr r0
	...
    3b00:	31000200 	mrscc	r0, R8_usr
    3b04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3b18:	00560001 	subseq	r0, r6, r1
	...
    3b28:	01000000 	mrseq	r0, (UNDEF: 0)
    3b2c:	00005100 	andeq	r5, r0, r0, lsl #2
    3b30:	00000000 	andeq	r0, r0, r0
    3b34:	00040000 	andeq	r0, r4, r0
    3b38:	9f5101f3 	svcls	0x005101f3
	...
    3b4c:	00510001 	subseq	r0, r1, r1
    3b50:	00000000 	andeq	r0, r0, r0
    3b54:	04000000 	streq	r0, [r0], #-0
    3b58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3b6c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3b78:	00540001 	subseq	r0, r4, r1
    3b7c:	00000000 	andeq	r0, r0, r0
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	00005000 	andeq	r5, r0, r0
    3b88:	00000000 	andeq	r0, r0, r0
    3b8c:	00040000 	andeq	r0, r4, r0
    3b90:	9f5001f3 	svcls	0x005001f3
	...
    3b9c:	00500001 	subseq	r0, r0, r1
    3ba0:	00000000 	andeq	r0, r0, r0
    3ba4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ba8:	00005400 	andeq	r5, r0, r0, lsl #8
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	00010000 	andeq	r0, r1, r0
    3bb4:	00000050 	andeq	r0, r0, r0, asr r0
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	f3000400 	vshl.u8	d0, d0, d0
    3bc0:	009f5001 	addseq	r5, pc, r1
    3bc4:	00000000 	andeq	r0, r0, r0
    3bc8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bcc:	00005000 	andeq	r5, r0, r0
    3bd0:	00000000 	andeq	r0, r0, r0
    3bd4:	00040000 	andeq	r0, r4, r0
    3bd8:	9f5001f3 	svcls	0x005001f3
	...
    3be4:	00500001 	subseq	r0, r0, r1
    3be8:	00000000 	andeq	r0, r0, r0
    3bec:	04000000 	streq	r0, [r0], #-0
    3bf0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3bf4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3c04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c10:	00550001 	subseq	r0, r5, r1
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	04000000 	streq	r0, [r0], #-0
    3c1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3c34:	01f30004 	mvnseq	r0, r4
    3c38:	00009f51 	andeq	r9, r0, r1, asr pc
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00010000 	andeq	r0, r1, r0
    3c44:	00000055 	andeq	r0, r0, r5, asr r0
    3c48:	00000000 	andeq	r0, r0, r0
    3c4c:	f3000400 	vshl.u8	d0, d0, d0
    3c50:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3c60:	01000000 	mrseq	r0, (UNDEF: 0)
    3c64:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3c74:	00010000 	andeq	r0, r1, r0
    3c78:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3c88:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c9c:	00500001 	subseq	r0, r0, r1
    3ca0:	00000000 	andeq	r0, r0, r0
    3ca4:	04000000 	streq	r0, [r0], #-0
    3ca8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3cbc:	30000200 	andcc	r0, r0, r0, lsl #4
    3cc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cc4:	00000000 	andeq	r0, r0, r0
    3cc8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    3cd4:	00770007 	rsbseq	r0, r7, r7
    3cd8:	1aff0c0b 	bne	fffc6d0c <SCS_BASE+0x1ffb8d0c>
    3cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	52000100 	andpl	r0, r0, #0, 2
	...
    3cf8:	9f300002 	svcls	0x00300002
	...
    3d04:	00560001 	subseq	r0, r6, r1
    3d08:	00000000 	andeq	r0, r0, r0
    3d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d10:	00005600 	andeq	r5, r0, r0, lsl #12
    3d14:	00000000 	andeq	r0, r0, r0
    3d18:	00020000 	andeq	r0, r2, r0
    3d1c:	00002070 	andeq	r2, r0, r0, ror r0
	...
    3d2c:	00020000 	andeq	r0, r2, r0
    3d30:	00009f30 	andeq	r9, r0, r0, lsr pc
    3d34:	00000000 	andeq	r0, r0, r0
    3d38:	00050000 	andeq	r0, r5, r0
    3d3c:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    3d40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3d50:	53000100 	movwpl	r0, #256	; 0x100
	...
    3d64:	00520001 	subseq	r0, r2, r1
	...
    3d74:	01000000 	mrseq	r0, (UNDEF: 0)
    3d78:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    3d88:	00010000 	andeq	r0, r1, r0
    3d8c:	00000050 	andeq	r0, r0, r0, asr r0
    3d90:	00000000 	andeq	r0, r0, r0
    3d94:	f3000400 	vshl.u8	d0, d0, d0
    3d98:	009f5001 	addseq	r5, pc, r1
	...
    3da8:	02000000 	andeq	r0, r0, #0
    3dac:	009f3000 	addseq	r3, pc, r0
    3db0:	00000000 	andeq	r0, r0, r0
    3db4:	01000000 	mrseq	r0, (UNDEF: 0)
    3db8:	00005600 	andeq	r5, r0, r0, lsl #12
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	00070000 	andeq	r0, r7, r0
    3dc4:	ff0a0076 			; <UNDEFINED> instruction: 0xff0a0076
    3dc8:	009f1a0c 	addseq	r1, pc, ip, lsl #20
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    3dd4:	00005300 	andeq	r5, r0, r0, lsl #6
    3dd8:	00000000 	andeq	r0, r0, r0
    3ddc:	00020000 	andeq	r0, r2, r0
    3de0:	00001c70 	andeq	r1, r0, r0, ror ip
	...
    3df0:	00020000 	andeq	r0, r2, r0
    3df4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3df8:	00000000 	andeq	r0, r0, r0
    3dfc:	00010000 	andeq	r0, r1, r0
    3e00:	00000057 	andeq	r0, r0, r7, asr r0
    3e04:	00000000 	andeq	r0, r0, r0
    3e08:	77000700 	strvc	r0, [r0, -r0, lsl #14]
    3e0c:	dfff0b00 	svcle	0x00ff0b00
    3e10:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3e14:	00000000 	andeq	r0, r0, r0
    3e18:	00010000 	andeq	r0, r1, r0
    3e1c:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3e2c:	30000200 	andcc	r0, r0, r0, lsl #4
    3e30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e34:	00000000 	andeq	r0, r0, r0
    3e38:	71000500 	tstvc	r0, r0, lsl #10
    3e3c:	9f243c00 	svcls	0x00243c00
	...
    3e50:	00510001 	subseq	r0, r1, r1
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	04000000 	streq	r0, [r0], #-0
    3e5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3e60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e7c:	01f30004 	mvnseq	r0, r4
    3e80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3e90:	00010000 	andeq	r0, r1, r0
    3e94:	00000050 	andeq	r0, r0, r0, asr r0
    3e98:	00000000 	andeq	r0, r0, r0
    3e9c:	f3000400 	vshl.u8	d0, d0, d0
    3ea0:	009f5001 	addseq	r5, pc, r1
	...
    3eb0:	01000000 	mrseq	r0, (UNDEF: 0)
    3eb4:	00005000 	andeq	r5, r0, r0
    3eb8:	00000000 	andeq	r0, r0, r0
    3ebc:	00040000 	andeq	r0, r4, r0
    3ec0:	9f5001f3 	svcls	0x005001f3
	...
    3ed4:	00500001 	subseq	r0, r0, r1
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	04000000 	streq	r0, [r0], #-0
    3ee0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3f00:	01f30004 	mvnseq	r0, r4
    3f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3f14:	00010000 	andeq	r0, r1, r0
    3f18:	00000050 	andeq	r0, r0, r0, asr r0
    3f1c:	00000000 	andeq	r0, r0, r0
    3f20:	f3000400 	vshl.u8	d0, d0, d0
    3f24:	009f5001 	addseq	r5, pc, r1
	...
    3f34:	01000000 	mrseq	r0, (UNDEF: 0)
    3f38:	00005000 	andeq	r5, r0, r0
    3f3c:	00000000 	andeq	r0, r0, r0
    3f40:	00040000 	andeq	r0, r4, r0
    3f44:	9f5001f3 	svcls	0x005001f3
	...
    3f58:	9f300002 	svcls	0x00300002
	...
    3f64:	0071000a 	rsbseq	r0, r1, sl
    3f68:	401a0073 	andsmi	r0, sl, r3, ror r0
    3f6c:	9f2e3024 	svcls	0x002e3024
	...
    3f78:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    3f7c:	08001772 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, ip}
    3f80:	72510001 	subsvc	r0, r1, #1
    3f84:	78080017 	stmdavc	r8, {r0, r1, r2, r4}
    3f88:	04080017 	streq	r0, [r8], #-23
    3f8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3fa0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3fac:	01f30004 	mvnseq	r0, r4
    3fb0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3fc0:	00020000 	andeq	r0, r2, r0
    3fc4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3fc8:	00000000 	andeq	r0, r0, r0
    3fcc:	00010000 	andeq	r0, r1, r0
    3fd0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    3fe0:	30000200 	andcc	r0, r0, r0, lsl #4
    3fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fe8:	00000000 	andeq	r0, r0, r0
    3fec:	73000600 	movwvc	r0, #1536	; 0x600
    3ff0:	1a007100 	bne	203f8 <__Stack_Size+0x1fff8>
    3ff4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4004:	30000200 	andcc	r0, r0, r0, lsl #4
    4008:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    400c:	00000000 	andeq	r0, r0, r0
    4010:	71000600 	tstvc	r0, r0, lsl #12
    4014:	1a007200 	bne	2081c <__Stack_Size+0x2041c>
    4018:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    401c:	00000000 	andeq	r0, r0, r0
    4020:	00177800 	andseq	r7, r7, r0, lsl #16
    4024:	00177a08 	andseq	r7, r7, r8, lsl #20
    4028:	51000108 	tstpl	r0, r8, lsl #2
    402c:	0800177a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sl, ip}
    4030:	08001780 	stmdaeq	r0, {r7, r8, r9, sl, ip}
    4034:	01f30004 	mvnseq	r0, r4
    4038:	00009f51 	andeq	r9, r0, r1, asr pc
    403c:	00000000 	andeq	r0, r0, r0
    4040:	178c0000 	strne	r0, [ip, r0]
    4044:	179c0800 	ldrne	r0, [ip, r0, lsl #16]
    4048:	00010800 	andeq	r0, r1, r0, lsl #16
    404c:	00179c50 	andseq	r9, r7, r0, asr ip
    4050:	0017a408 	andseq	sl, r7, r8, lsl #8
    4054:	70000308 	andvc	r0, r0, r8, lsl #6
    4058:	17a49f7e 			; <UNDEFINED> instruction: 0x17a49f7e
    405c:	17a80800 	strne	r0, [r8, r0, lsl #16]!
    4060:	00040800 	andeq	r0, r4, r0, lsl #16
    4064:	9f5001f3 	svcls	0x005001f3
    4068:	080017a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, ip}
    406c:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
    4070:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4084:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4090:	01f30004 	mvnseq	r0, r4
    4094:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    40a4:	00020000 	andeq	r0, r2, r0
    40a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	00000053 	andeq	r0, r0, r3, asr r0
	...
    40c4:	70000800 	andvc	r0, r0, r0, lsl #16
    40c8:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    40cc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    40d0:	00000000 	andeq	r0, r0, r0
    40d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    40d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    40dc:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    40e0:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    40f0:	00020000 	andeq	r0, r2, r0
    40f4:	00009f30 	andeq	r9, r0, r0, lsr pc
    40f8:	00000000 	andeq	r0, r0, r0
    40fc:	000b0000 	andeq	r0, fp, r0
    4100:	00700073 	rsbseq	r0, r0, r3, ror r0
    4104:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    4108:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	0c000000 	stceq	0, cr0, [r0], {-0}
    4114:	f3007300 	vcgt.u8	d7, d0, d0
    4118:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    411c:	1a31251a 	bne	c4d58c <__Stack_Size+0xc4d18c>
    4120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4124:	00000000 	andeq	r0, r0, r0
    4128:	0017cc00 	andseq	ip, r7, r0, lsl #24
    412c:	0017fa08 	andseq	pc, r7, r8, lsl #20
    4130:	50000108 	andpl	r0, r0, r8, lsl #2
    4134:	080017fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip}
    4138:	0800180e 	stmdaeq	r0, {r1, r2, r3, fp, ip}
    413c:	01f30004 	mvnseq	r0, r4
    4140:	180e9f50 	stmdane	lr, {r4, r6, r8, r9, sl, fp, ip, pc}
    4144:	18120800 	ldmdane	r2, {fp}
    4148:	00010800 	andeq	r0, r1, r0, lsl #16
    414c:	00181250 	andseq	r1, r8, r0, asr r2
    4150:	00181e08 	andseq	r1, r8, r8, lsl #28
    4154:	f3000408 	vshl.u8	d0, d8, d0
    4158:	1e9f5001 	cdpne	0, 9, cr5, cr15, cr1, {0}
    415c:	22080018 	andcs	r0, r8, #24
    4160:	01080018 	tsteq	r8, r8, lsl r0
    4164:	18225000 	stmdane	r2!, {ip, lr}
    4168:	182e0800 	stmdane	lr!, {fp}
    416c:	00040800 	andeq	r0, r4, r0, lsl #16
    4170:	9f5001f3 	svcls	0x005001f3
    4174:	0800182e 	stmdaeq	r0, {r1, r2, r3, r5, fp, ip}
    4178:	08001832 	stmdaeq	r0, {r1, r4, r5, fp, ip}
    417c:	32500001 	subscc	r0, r0, #1
    4180:	3e080018 	mcrcc	0, 0, r0, cr8, cr8, {0}
    4184:	04080018 	streq	r0, [r8], #-24
    4188:	5001f300 	andpl	pc, r1, r0, lsl #6
    418c:	00183e9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    4190:	00184208 	andseq	r4, r8, r8, lsl #4
    4194:	50000108 	andpl	r0, r0, r8, lsl #2
    4198:	08001842 	stmdaeq	r0, {r1, r6, fp, ip}
    419c:	08001856 	stmdaeq	r0, {r1, r2, r4, r6, fp, ip}
    41a0:	01f30004 	mvnseq	r0, r4
    41a4:	18569f50 	ldmdane	r6, {r4, r6, r8, r9, sl, fp, ip, pc}^
    41a8:	18600800 	stmdane	r0!, {fp}^
    41ac:	00010800 	andeq	r0, r1, r0, lsl #16
    41b0:	00000050 	andeq	r0, r0, r0, asr r0
    41b4:	00000000 	andeq	r0, r0, r0
    41b8:	00186000 	andseq	r6, r8, r0
    41bc:	0018a208 	andseq	sl, r8, r8, lsl #4
    41c0:	50000108 	andpl	r0, r0, r8, lsl #2
    41c4:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    41c8:	080018e2 	stmdaeq	r0, {r1, r5, r6, r7, fp, ip}
    41cc:	e2540001 	subs	r0, r4, #1
    41d0:	e8080018 	stmda	r8, {r3, r4}
    41d4:	04080018 	streq	r0, [r8], #-24
    41d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    41dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    41e0:	00000000 	andeq	r0, r0, r0
    41e4:	00186000 	andseq	r6, r8, r0
    41e8:	00187808 	andseq	r7, r8, r8, lsl #16
    41ec:	51000108 	tstpl	r0, r8, lsl #2
    41f0:	08001878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip}
    41f4:	080018e2 	stmdaeq	r0, {r1, r5, r6, r7, fp, ip}
    41f8:	e2550001 	subs	r0, r5, #1
    41fc:	e8080018 	stmda	r8, {r3, r4}
    4200:	04080018 	streq	r0, [r8], #-24
    4204:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4208:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    420c:	00000000 	andeq	r0, r0, r0
    4210:	00186000 	andseq	r6, r8, r0
    4214:	00186c08 	andseq	r6, r8, r8, lsl #24
    4218:	30000208 	andcc	r0, r0, r8, lsl #4
    421c:	00186c9f 	mulseq	r8, pc, ip	; <UNPREDICTABLE>
    4220:	00187008 	andseq	r7, r8, r8
    4224:	73000b08 	movwvc	r0, #2824	; 0xb08
    4228:	cfff0b00 	svcgt	0x00ff0b00
    422c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    4230:	18729f1a 	ldmdane	r2!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4234:	187a0800 	ldmdane	sl!, {fp}^
    4238:	00070800 	andeq	r0, r7, r0, lsl #16
    423c:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    4240:	7a9f1aff 	bvc	fe7cae44 <SCS_BASE+0x1e7bce44>
    4244:	7c080018 	stcvc	0, cr0, [r8], {24}
    4248:	09080018 	stmdbeq	r8, {r3, r4}
    424c:	94107000 	ldrls	r7, [r0], #-0
    4250:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4254:	187c9f1a 	ldmdane	ip!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4258:	18840800 	stmne	r4, {fp}
    425c:	000b0800 	andeq	r0, fp, r0, lsl #16
    4260:	f30b0072 	vqadd.u8	q0, <illegal reg q5.5>, q9
    4264:	ff0a1ae9 			; <UNDEFINED> instruction: 0xff0a1ae9
    4268:	8e9f1aff 	mrchi	10, 4, r1, cr15, cr15, {7}
    426c:	92080018 	andls	r0, r8, #24
    4270:	07080018 	smladeq	r8, r8, r0, r0
    4274:	0a007300 	beq	20e7c <__Stack_Size+0x20a7c>
    4278:	9f1affff 	svcls	0x001affff
    427c:	08001892 	stmdaeq	r0, {r1, r4, r7, fp, ip}
    4280:	08001896 	stmdaeq	r0, {r1, r2, r4, r7, fp, ip}
    4284:	0c700009 	ldcleq	0, cr0, [r0], #-36	; 0xffffffdc
    4288:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    428c:	969f1aff 			; <UNDEFINED> instruction: 0x969f1aff
    4290:	9a080018 	bls	2042f8 <__Stack_Size+0x203ef8>
    4294:	0b080018 	bleq	2042fc <__Stack_Size+0x203efc>
    4298:	0b007300 	bleq	20ea0 <__Stack_Size+0x20aa0>
    429c:	0a1afcff 	beq	6c36a0 <__Stack_Size+0x6c32a0>
    42a0:	9f1affff 	svcls	0x001affff
    42a4:	0800189e 	stmdaeq	r0, {r1, r2, r3, r4, r7, fp, ip}
    42a8:	080018a5 	stmdaeq	r0, {r0, r2, r5, r7, fp, ip}
    42ac:	00730007 	rsbseq	r0, r3, r7
    42b0:	1affff0a 	bne	3ee0 <__Stack_Size+0x3ae0>
    42b4:	0018c69f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    42b8:	0018d808 	andseq	sp, r8, r8, lsl #16
    42bc:	50000108 	andpl	r0, r0, r8, lsl #2
    42c0:	080018d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip}
    42c4:	080018da 	stmdaeq	r0, {r1, r3, r4, r6, r7, fp, ip}
    42c8:	00730006 	rsbseq	r0, r3, r6
    42cc:	9f210070 	svcls	0x00210070
    42d0:	080018da 	stmdaeq	r0, {r1, r3, r4, r6, r7, fp, ip}
    42d4:	080018dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, fp, ip}
    42d8:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    42dc:	e8080018 	stmda	r8, {r3, r4}
    42e0:	11080018 	tstne	r8, r8, lsl r0
    42e4:	f7007200 			; <UNDEFINED> instruction: 0xf7007200
    42e8:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
    42ec:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    42f0:	00701a3f 	rsbseq	r1, r0, pc, lsr sl
    42f4:	00009f21 	andeq	r9, r0, r1, lsr #30
    42f8:	00000000 	andeq	r0, r0, r0
    42fc:	18600000 	stmdane	r0!, {}^	; <UNPREDICTABLE>
    4300:	18b20800 	ldmne	r2!, {fp}
    4304:	00020800 	andeq	r0, r2, r0, lsl #16
    4308:	18b29f30 	ldmne	r2!, {r4, r5, r8, r9, sl, fp, ip, pc}
    430c:	18b80800 	ldmne	r8!, {fp}
    4310:	00010800 	andeq	r0, r1, r0, lsl #16
    4314:	0018b852 	andseq	fp, r8, r2, asr r8
    4318:	0018c808 	andseq	ip, r8, r8, lsl #16
    431c:	91001108 	tstls	r0, r8, lsl #2
    4320:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    4324:	71007406 	tstvc	r0, r6, lsl #8
    4328:	01282900 	teqeq	r8, r0, lsl #18
    432c:	9f131600 	svcls	0x00131600
    4330:	080018c8 	stmdaeq	r0, {r3, r6, r7, fp, ip}
    4334:	080018e2 	stmdaeq	r0, {r1, r5, r6, r7, fp, ip}
    4338:	68910014 	ldmvs	r1, {r2, r4}
    433c:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    4340:	000c0074 	andeq	r0, ip, r4, ror r0
    4344:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    4348:	16000128 	strne	r0, [r0], -r8, lsr #2
    434c:	18e29f13 	stmiane	r2!, {r0, r1, r4, r8, r9, sl, fp, ip, pc}^
    4350:	18e80800 	stmiane	r8!, {fp}^
    4354:	00150800 	andseq	r0, r5, r0, lsl #16
    4358:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    435c:	01f30664 	mvnseq	r0, r4, ror #12
    4360:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4364:	28294001 	stmdacs	r9!, {r0, lr}
    4368:	13160001 	tstne	r6, #1
    436c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4370:	00000000 	andeq	r0, r0, r0
    4374:	00186000 	andseq	r6, r8, r0
    4378:	0018be08 	andseq	fp, r8, r8, lsl #28
    437c:	30000208 	andcc	r0, r0, r8, lsl #4
    4380:	0018be9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    4384:	0018cc08 	andseq	ip, r8, r8, lsl #24
    4388:	52000108 	andpl	r0, r0, #8, 2
    438c:	080018cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, ip}
    4390:	080018e2 	stmdaeq	r0, {r1, r5, r6, r7, fp, ip}
    4394:	68910022 	ldmvs	r1, {r1, r5}
    4398:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    439c:	000c0074 	andeq	r0, ip, r4, ror r0
    43a0:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    43a4:	16000128 	strne	r0, [r0], -r8, lsr #2
    43a8:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    43ac:	06007525 	streq	r7, [r0], -r5, lsr #10
    43b0:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    43b4:	9f00f71b 	svcls	0x0000f71b
    43b8:	080018e2 	stmdaeq	r0, {r1, r5, r6, r7, fp, ip}
    43bc:	080018e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip}
    43c0:	687d0024 	ldmdavs	sp!, {r2, r5}^
    43c4:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    43c8:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    43cc:	40013800 	andmi	r3, r1, r0, lsl #16
    43d0:	00012829 	andeq	r2, r1, r9, lsr #16
    43d4:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    43d8:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    43dc:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    43e0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    43e4:	00009f00 	andeq	r9, r0, r0, lsl #30
    43e8:	00000000 	andeq	r0, r0, r0
    43ec:	18600000 	stmdane	r0!, {}^	; <UNPREDICTABLE>
    43f0:	18c60800 	stmiane	r6, {fp}^
    43f4:	00020800 	andeq	r0, r2, r0, lsl #16
    43f8:	18c69f30 	stmiane	r6, {r4, r5, r8, r9, sl, fp, ip, pc}^
    43fc:	18cc0800 	stmiane	ip, {fp}^
    4400:	000b0800 	andeq	r0, fp, r0, lsl #16
    4404:	00700072 	rsbseq	r0, r0, r2, ror r0
    4408:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    440c:	cc9f1c1e 	ldcgt	12, cr1, [pc], {30}
    4410:	ce080018 	mcrgt	0, 0, r0, cr8, cr8, {0}
    4414:	01080018 	tsteq	r8, r8, lsl r0
    4418:	18ce5200 	stmiane	lr, {r9, ip, lr}^
    441c:	18e20800 	stmiane	r2!, {fp}^
    4420:	002a0800 	eoreq	r0, sl, r0, lsl #16
    4424:	91066891 			; <UNDEFINED> instruction: 0x91066891
    4428:	00740664 	rsbseq	r0, r4, r4, ror #12
    442c:	0138000c 	teqeq	r8, ip
    4430:	01282940 	teqeq	r8, r0, asr #18
    4434:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4438:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    443c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4440:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4444:	34007000 	strcc	r7, [r0], #-0
    4448:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    444c:	18e29f1c 	stmiane	r2!, {r2, r3, r4, r8, r9, sl, fp, ip, pc}^
    4450:	18e80800 	stmiane	r8!, {fp}^
    4454:	002c0800 	eoreq	r0, ip, r0, lsl #16
    4458:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    445c:	01f30664 	mvnseq	r0, r4, ror #12
    4460:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4464:	28294001 	stmdacs	r9!, {r0, lr}
    4468:	13160001 	tstne	r6, #1
    446c:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    4470:	065101f3 			; <UNDEFINED> instruction: 0x065101f3
    4474:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    4478:	7000f71b 	andvc	pc, r0, fp, lsl r7	; <UNPREDICTABLE>
    447c:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    4480:	9f1c1e64 	svcls	0x001c1e64
	...
    4494:	00510001 	subseq	r0, r1, r1
    4498:	00000000 	andeq	r0, r0, r0
    449c:	04000000 	streq	r0, [r0], #-0
    44a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    44a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    44b4:	30000200 	andcc	r0, r0, r0, lsl #4
    44b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44bc:	00000000 	andeq	r0, r0, r0
    44c0:	72000b00 	andvc	r0, r0, #0, 22
    44c4:	f0ff0b00 			; <UNDEFINED> instruction: 0xf0ff0b00
    44c8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    44cc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    44d0:	00000000 	andeq	r0, r0, r0
    44d4:	00070000 	andeq	r0, r7, r0
    44d8:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    44dc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	16000000 	strne	r0, [r0], -r0
    44e8:	2c080019 	stccs	0, cr0, [r8], {25}
    44ec:	01080019 	tsteq	r8, r9, lsl r0
    44f0:	192c5000 	stmdbne	ip!, {ip, lr}
    44f4:	192e0800 	stmdbne	lr!, {fp}
    44f8:	00030800 	andeq	r0, r3, r0, lsl #16
    44fc:	2e9f7470 	mrccs	4, 4, r7, cr15, cr0, {3}
    4500:	34080019 	strcc	r0, [r8], #-25
    4504:	01080019 	tsteq	r8, r9, lsl r0
    4508:	19345000 	ldmdbne	r4!, {ip, lr}
    450c:	19480800 	stmdbne	r8, {fp}^
    4510:	00040800 	andeq	r0, r4, r0, lsl #16
    4514:	9f5001f3 	svcls	0x005001f3
	...
    4520:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    4524:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
    4528:	22510001 	subscs	r0, r1, #1
    452c:	48080019 	stmdami	r8, {r0, r3, r4}
    4530:	04080019 	streq	r0, [r8], #-25
    4534:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    453c:	00000000 	andeq	r0, r0, r0
    4540:	00191600 	andseq	r1, r9, r0, lsl #12
    4544:	00193a08 	andseq	r3, r9, r8, lsl #20
    4548:	52000108 	andpl	r0, r0, #8, 2
    454c:	0800193a 	stmdaeq	r0, {r1, r3, r4, r5, r8, fp, ip}
    4550:	0800193e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, fp, ip}
    4554:	01f30004 	mvnseq	r0, r4
    4558:	193e9f52 	ldmdbne	lr!, {r1, r4, r6, r8, r9, sl, fp, ip, pc}
    455c:	19400800 	stmdbne	r0, {fp}^
    4560:	00010800 	andeq	r0, r1, r0, lsl #16
    4564:	00194052 	andseq	r4, r9, r2, asr r0
    4568:	00194808 	andseq	r4, r9, r8, lsl #16
    456c:	f3000408 	vshl.u8	d0, d8, d0
    4570:	009f5201 	addseq	r5, pc, r1, lsl #4
    4574:	00000000 	andeq	r0, r0, r0
    4578:	16000000 	strne	r0, [r0], -r0
    457c:	1c080019 	stcne	0, cr0, [r8], {25}
    4580:	02080019 	andeq	r0, r8, #25
    4584:	1c9f3000 	ldcne	0, cr3, [pc], {0}
    4588:	48080019 	stmdami	r8, {r0, r3, r4}
    458c:	06080019 			; <UNDEFINED> instruction: 0x06080019
    4590:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    4594:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4598:	00000000 	andeq	r0, r0, r0
    459c:	16000000 	strne	r0, [r0], -r0
    45a0:	1c080019 	stcne	0, cr0, [r8], {25}
    45a4:	02080019 	andeq	r0, r8, #25
    45a8:	1c9f3000 	ldcne	0, cr3, [pc], {0}
    45ac:	22080019 	andcs	r0, r8, #25
    45b0:	09080019 	stmdbeq	r8, {r0, r3, r4}
    45b4:	4f007100 	svcmi	0x00007100
    45b8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45bc:	19229f1a 	stmdbne	r2!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    45c0:	19480800 	stmdbne	r8, {fp}^
    45c4:	000a0800 	andeq	r0, sl, r0, lsl #16
    45c8:	4f5101f3 	svcmi	0x005101f3
    45cc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45d0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	19160000 	ldmdbne	r6, {}	; <UNPREDICTABLE>
    45dc:	19280800 	stmdbne	r8!, {fp}
    45e0:	00020800 	andeq	r0, r2, r0, lsl #16
    45e4:	19289f30 	stmdbne	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
    45e8:	193c0800 	ldmdbne	ip!, {fp}
    45ec:	00010800 	andeq	r0, r1, r0, lsl #16
    45f0:	00193c53 	andseq	r3, r9, r3, asr ip
    45f4:	00193e08 	andseq	r3, r9, r8, lsl #28
    45f8:	31000508 	tstcc	r0, r8, lsl #10
    45fc:	9f240071 	svcls	0x00240071
    4600:	0800193e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, fp, ip}
    4604:	08001944 	stmdaeq	r0, {r2, r6, r8, fp, ip}
    4608:	44530001 	ldrbmi	r0, [r3], #-1
    460c:	48080019 	stmdami	r8, {r0, r3, r4}
    4610:	05080019 	streq	r0, [r8, #-25]
    4614:	00713100 	rsbseq	r3, r1, r0, lsl #2
    4618:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    4628:	00010000 	andeq	r0, r1, r0
    462c:	00000051 	andeq	r0, r0, r1, asr r0
    4630:	00000000 	andeq	r0, r0, r0
    4634:	f3000400 	vshl.u8	d0, d0, d0
    4638:	009f5101 	addseq	r5, pc, r1, lsl #2
    463c:	00000000 	andeq	r0, r0, r0
    4640:	01000000 	mrseq	r0, (UNDEF: 0)
    4644:	00005100 	andeq	r5, r0, r0, lsl #2
    4648:	00000000 	andeq	r0, r0, r0
    464c:	00040000 	andeq	r0, r4, r0
    4650:	9f5101f3 	svcls	0x005101f3
	...
    4664:	00510001 	subseq	r0, r1, r1
    4668:	00000000 	andeq	r0, r0, r0
    466c:	04000000 	streq	r0, [r0], #-0
    4670:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4674:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4684:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4690:	01f30004 	mvnseq	r0, r4
    4694:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    46a4:	00010000 	andeq	r0, r1, r0
    46a8:	00000051 	andeq	r0, r0, r1, asr r0
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	f3000400 	vshl.u8	d0, d0, d0
    46b4:	009f5101 	addseq	r5, pc, r1, lsl #2
    46b8:	00000000 	andeq	r0, r0, r0
    46bc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    46c0:	4c080019 	stcmi	0, cr0, [r8], {25}
    46c4:	01080019 	tsteq	r8, r9, lsl r0
    46c8:	194c5100 	stmdbne	ip, {r8, ip, lr}^
    46cc:	19500800 	ldmdbne	r0, {fp}^
    46d0:	00040800 	andeq	r0, r4, r0, lsl #16
    46d4:	9f5101f3 	svcls	0x005101f3
	...
    46e0:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
    46e4:	08001952 	stmdaeq	r0, {r1, r4, r6, r8, fp, ip}
    46e8:	52500001 	subspl	r0, r0, #1
    46ec:	58080019 	stmdapl	r8, {r0, r3, r4}
    46f0:	04080019 	streq	r0, [r8], #-25
    46f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    46f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4708:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4714:	01f30004 	mvnseq	r0, r4
    4718:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4728:	00010000 	andeq	r0, r1, r0
    472c:	00000051 	andeq	r0, r0, r1, asr r0
    4730:	00000000 	andeq	r0, r0, r0
    4734:	f3000400 	vshl.u8	d0, d0, d0
    4738:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4748:	01000000 	mrseq	r0, (UNDEF: 0)
    474c:	00005100 	andeq	r5, r0, r0, lsl #2
    4750:	00000000 	andeq	r0, r0, r0
    4754:	00040000 	andeq	r0, r4, r0
    4758:	9f5101f3 	svcls	0x005101f3
	...
    4764:	08001958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip}
    4768:	08001960 	stmdaeq	r0, {r5, r6, r8, fp, ip}
    476c:	60500001 	subsvs	r0, r0, r1
    4770:	64080019 	strvs	r0, [r8], #-25
    4774:	04080019 	streq	r0, [r8], #-25
    4778:	5001f300 	andpl	pc, r1, r0, lsl #6
    477c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4780:	00000000 	andeq	r0, r0, r0
    4784:	00195800 	andseq	r5, r9, r0, lsl #16
    4788:	00195a08 	andseq	r5, r9, r8, lsl #20
    478c:	30000208 	andcc	r0, r0, r8, lsl #4
    4790:	00195a9f 	mulseq	r9, pc, sl	; <UNPREDICTABLE>
    4794:	00196408 	andseq	r6, r9, r8, lsl #8
    4798:	71000a08 	tstvc	r0, r8, lsl #20
    479c:	1a007300 	bne	213a4 <__Stack_Size+0x20fa4>
    47a0:	2e302440 	cfnegscs	mvf2, mvf0
    47a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	00196400 	andseq	r6, r9, r0, lsl #8
    47b0:	00196608 	andseq	r6, r9, r8, lsl #12
    47b4:	51000108 	tstpl	r0, r8, lsl #2
    47b8:	08001966 	stmdaeq	r0, {r1, r2, r5, r6, r8, fp, ip}
    47bc:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    47c0:	01f30004 	mvnseq	r0, r4
    47c4:	00009f51 	andeq	r9, r0, r1, asr pc
    47c8:	00000000 	andeq	r0, r0, r0
    47cc:	196c0000 	stmdbne	ip!, {}^	; <UNPREDICTABLE>
    47d0:	19a20800 	stmibne	r2!, {fp}
    47d4:	00010800 	andeq	r0, r1, r0, lsl #16
    47d8:	0019a250 	andseq	sl, r9, r0, asr r2
    47dc:	0019a608 	andseq	sl, r9, r8, lsl #12
    47e0:	f3000408 	vshl.u8	d0, d8, d0
    47e4:	a69f5001 	ldrge	r5, [pc], r1
    47e8:	a8080019 	stmdage	r8, {r0, r3, r4}
    47ec:	01080019 	tsteq	r8, r9, lsl r0
    47f0:	19a85000 	stmibne	r8!, {ip, lr}
    47f4:	19aa0800 	stmibne	sl!, {fp}
    47f8:	00040800 	andeq	r0, r4, r0, lsl #16
    47fc:	9f5001f3 	svcls	0x005001f3
	...
    4808:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    480c:	08001998 	stmdaeq	r0, {r3, r4, r7, r8, fp, ip}
    4810:	98510001 	ldmdals	r1, {r0}^
    4814:	a6080019 			; <UNDEFINED> instruction: 0xa6080019
    4818:	04080019 	streq	r0, [r8], #-25
    481c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4820:	0019a69f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    4824:	0019aa08 	andseq	sl, r9, r8, lsl #20
    4828:	51000108 	tstpl	r0, r8, lsl #2
	...
    4834:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    4838:	08001990 	stmdaeq	r0, {r4, r7, r8, fp, ip}
    483c:	9f300002 	svcls	0x00300002
    4840:	08001990 	stmdaeq	r0, {r4, r7, r8, fp, ip}
    4844:	08001994 	stmdaeq	r0, {r2, r4, r7, r8, fp, ip}
    4848:	7131000b 	teqvc	r1, fp
    484c:	0a253800 	beq	952854 <__Stack_Size+0x952454>
    4850:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    4854:	0019949f 	mulseq	r9, pc, r4	; <UNPREDICTABLE>
    4858:	00199808 	andseq	r9, r9, r8, lsl #16
    485c:	31001208 	tstcc	r0, r8, lsl #4
    4860:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    4864:	1affff0a 	bne	4494 <__Stack_Size+0x4094>
    4868:	0a007224 	beq	21100 <__Stack_Size+0x20d00>
    486c:	1a1affff 	bne	6c4870 <__Stack_Size+0x6c4470>
    4870:	0019989f 	mulseq	r9, pc, r8	; <UNPREDICTABLE>
    4874:	0019a608 	andseq	sl, r9, r8, lsl #12
    4878:	31001308 	tstcc	r0, r8, lsl #6
    487c:	385101f3 	ldmdacc	r1, {r0, r1, r4, r5, r6, r7, r8}^
    4880:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    4884:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    4888:	1affff0a 	bne	44b8 <__Stack_Size+0x40b8>
    488c:	19a69f1a 	stmibne	r6!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    4890:	19aa0800 	stmibne	sl!, {fp}
    4894:	00120800 	andseq	r0, r2, r0, lsl #16
    4898:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    489c:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    48a0:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    48a4:	1affff0a 	bne	44d4 <__Stack_Size+0x40d4>
    48a8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    48ac:	00000000 	andeq	r0, r0, r0
    48b0:	196c0000 	stmdbne	ip!, {}^	; <UNPREDICTABLE>
    48b4:	19740800 	ldmdbne	r4!, {fp}^
    48b8:	00020800 	andeq	r0, r2, r0, lsl #16
    48bc:	19749f30 	ldmdbne	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    48c0:	197e0800 	ldmdbne	lr!, {fp}^
    48c4:	00090800 	andeq	r0, r9, r0, lsl #16
    48c8:	1a4f0071 	bne	13c4a94 <__Stack_Size+0x13c4694>
    48cc:	1affff0a 	bne	44fc <__Stack_Size+0x40fc>
    48d0:	00197e9f 	mulseq	r9, pc, lr	; <UNPREDICTABLE>
    48d4:	00199008 	andseq	r9, r9, r8
    48d8:	52000108 	andpl	r0, r0, #8, 2
    48dc:	08001990 	stmdaeq	r0, {r4, r7, r8, fp, ip}
    48e0:	0800199a 	stmdaeq	r0, {r1, r3, r4, r7, r8, fp, ip}
    48e4:	a6530001 	ldrbge	r0, [r3], -r1
    48e8:	aa080019 	bge	204954 <__Stack_Size+0x204554>
    48ec:	01080019 	tsteq	r8, r9, lsl r0
    48f0:	00005300 	andeq	r5, r0, r0, lsl #6
    48f4:	00000000 	andeq	r0, r0, r0
    48f8:	196c0000 	stmdbne	ip!, {}^	; <UNPREDICTABLE>
    48fc:	19740800 	ldmdbne	r4!, {fp}^
    4900:	00020800 	andeq	r0, r2, r0, lsl #16
    4904:	19749f30 	ldmdbne	r4!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    4908:	19aa0800 	stmibne	sl!, {fp}
    490c:	00060800 	andeq	r0, r6, r0, lsl #16
    4910:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    4914:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4918:	00000000 	andeq	r0, r0, r0
    491c:	196c0000 	stmdbne	ip!, {}^	; <UNPREDICTABLE>
    4920:	19a80800 	stmibne	r8!, {fp}
    4924:	00020800 	andeq	r0, r2, r0, lsl #16
    4928:	19a89f30 	stmibne	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
    492c:	19aa0800 	stmibne	sl!, {fp}
    4930:	00010800 	andeq	r0, r1, r0, lsl #16
    4934:	00000050 	andeq	r0, r0, r0, asr r0
	...
    4944:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4950:	01f30004 	mvnseq	r0, r4
    4954:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4964:	00050000 	andeq	r0, r5, r0
    4968:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    496c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4970:	00000000 	andeq	r0, r0, r0
    4974:	f3000600 	vmax.u8	d0, d0, d0
    4978:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    497c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4980:	00000000 	andeq	r0, r0, r0
    4984:	0019ba00 	andseq	fp, r9, r0, lsl #20
    4988:	0019c008 	andseq	ip, r9, r8
    498c:	53000108 	movwpl	r0, #264	; 0x108
    4990:	080019c0 	stmdaeq	r0, {r6, r7, r8, fp, ip}
    4994:	080019c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip}
    4998:	04730003 	ldrbteq	r0, [r3], #-3
    499c:	0019c89f 	mulseq	r9, pc, r8	; <UNPREDICTABLE>
    49a0:	0019d808 	andseq	sp, r9, r8, lsl #16
    49a4:	53000108 	movwpl	r0, #264	; 0x108
    49a8:	080019d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, ip}
    49ac:	080019da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, fp, ip}
    49b0:	7c730003 	ldclvc	0, cr0, [r3], #-12
    49b4:	0019da9f 	mulseq	r9, pc, sl	; <UNPREDICTABLE>
    49b8:	0019dd08 	andseq	sp, r9, r8, lsl #26
    49bc:	53000108 	movwpl	r0, #264	; 0x108
	...
    49c8:	08001a30 	stmdaeq	r0, {r4, r5, r9, fp, ip}
    49cc:	08001a45 	stmdaeq	r0, {r0, r2, r6, r9, fp, ip}
    49d0:	45500001 	ldrbmi	r0, [r0, #-1]
    49d4:	5408001a 	strpl	r0, [r8], #-26
    49d8:	0408001a 	streq	r0, [r8], #-26
    49dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    49e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    49e4:	00000000 	andeq	r0, r0, r0
    49e8:	001a5400 	andseq	r5, sl, r0, lsl #8
    49ec:	001a6908 	andseq	r6, sl, r8, lsl #18
    49f0:	50000108 	andpl	r0, r0, r8, lsl #2
    49f4:	08001a69 	stmdaeq	r0, {r0, r3, r5, r6, r9, fp, ip}
    49f8:	08001a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip}
    49fc:	01f30004 	mvnseq	r0, r4
    4a00:	00009f50 	andeq	r9, r0, r0, asr pc
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	1a780000 	bne	1e04a10 <__Stack_Size+0x1e04610>
    4a0c:	1a880800 	bne	fe206a14 <SCS_BASE+0x1e1f8a14>
    4a10:	00010800 	andeq	r0, r1, r0, lsl #16
    4a14:	001a8850 	andseq	r8, sl, r0, asr r8
    4a18:	001b0808 	andseq	r0, fp, r8, lsl #16
    4a1c:	f3000408 	vshl.u8	d0, d8, d0
    4a20:	009f5001 	addseq	r5, pc, r1
    4a24:	00000000 	andeq	r0, r0, r0
    4a28:	9a000000 	bls	4a30 <__Stack_Size+0x4630>
    4a2c:	a808001a 	stmdage	r8, {r1, r3, r4}
    4a30:	0108001a 	tsteq	r8, sl, lsl r0
    4a34:	1aa85300 	bne	fea1963c <SCS_BASE+0x1ea0b63c>
    4a38:	1ab40800 	bne	fed06a40 <SCS_BASE+0x1ecf8a40>
    4a3c:	00020800 	andeq	r0, r2, r0, lsl #16
    4a40:	00000974 	andeq	r0, r0, r4, ror r9
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	1ac20000 	bne	ff084a50 <SCS_BASE+0x1f076a50>
    4a4c:	1ac40800 	bne	ff106a54 <SCS_BASE+0x1f0f8a54>
    4a50:	00010800 	andeq	r0, r1, r0, lsl #16
    4a54:	001ac453 	andseq	ip, sl, r3, asr r4
    4a58:	001ade08 	andseq	sp, sl, r8, lsl #28
    4a5c:	71000508 	tstvc	r0, r8, lsl #10
    4a60:	9f1a3f00 	svcls	0x001a3f00
    4a64:	08001ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp, ip}
    4a68:	08001aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, ip}
    4a6c:	00710005 	rsbseq	r0, r1, r5
    4a70:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    4a74:	00000000 	andeq	r0, r0, r0
    4a78:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    4a7c:	de08001a 	mcrle	0, 0, r0, cr8, cr10, {0}
    4a80:	0108001a 	tsteq	r8, sl, lsl r0
    4a84:	1ae25100 	bne	ff898e8c <SCS_BASE+0x1f88ae8c>
    4a88:	1aec0800 	bne	ffb06a90 <SCS_BASE+0x1faf8a90>
    4a8c:	00010800 	andeq	r0, r1, r0, lsl #16
    4a90:	00000051 	andeq	r0, r0, r1, asr r0
    4a94:	00000000 	andeq	r0, r0, r0
    4a98:	001b1400 	andseq	r1, fp, r0, lsl #8
    4a9c:	001b9c08 	andseq	r9, fp, r8, lsl #24
    4aa0:	75000308 	strvc	r0, [r0, #-776]	; 0x308
    4aa4:	00009f10 	andeq	r9, r0, r0, lsl pc
    4aa8:	00000000 	andeq	r0, r0, r0
    4aac:	1b160000 	blne	584ab4 <__Stack_Size+0x5846b4>
    4ab0:	1b420800 	blne	1086ab8 <__Stack_Size+0x10866b8>
    4ab4:	00010800 	andeq	r0, r1, r0, lsl #16
    4ab8:	001b4253 	andseq	r4, fp, r3, asr r2
    4abc:	001b4a08 	andseq	r4, fp, r8, lsl #20
    4ac0:	75000908 	strvc	r0, [r0, #-2312]	; 0x908
    4ac4:	0a029410 	beq	a9b0c <__Stack_Size+0xa970c>
    4ac8:	9f1affff 	svcls	0x001affff
    4acc:	08001b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp, ip}
    4ad0:	08001b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip}
    4ad4:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
    4ad8:	5f08001b 	svcpl	0x0008001b
    4adc:	0908001b 	stmdbeq	r8, {r0, r1, r3, r4}
    4ae0:	94107500 	ldrls	r7, [r0], #-1280	; 0x500
    4ae4:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4ae8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4aec:	00000000 	andeq	r0, r0, r0
    4af0:	1b180000 	blne	604af8 <__Stack_Size+0x6046f8>
    4af4:	1b3c0800 	blne	f06afc <__Stack_Size+0xf066fc>
    4af8:	00060800 	andeq	r0, r6, r0, lsl #16
    4afc:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b00:	1b3c9f1a 	blne	f2c770 <__Stack_Size+0xf2c370>
    4b04:	1b400800 	blne	1006b0c <__Stack_Size+0x100670c>
    4b08:	00020800 	andeq	r0, r2, r0, lsl #16
    4b0c:	1b409f34 	blne	102c7e4 <__Stack_Size+0x102c3e4>
    4b10:	1b4a0800 	blne	1286b18 <__Stack_Size+0x1286718>
    4b14:	00020800 	andeq	r0, r2, r0, lsl #16
    4b18:	1b4a9f37 	blne	12ac7fc <__Stack_Size+0x12ac3fc>
    4b1c:	1b540800 	blne	1506b24 <__Stack_Size+0x1506724>
    4b20:	00060800 	andeq	r0, r6, r0, lsl #16
    4b24:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b28:	1b549f1a 	blne	152c798 <__Stack_Size+0x152c398>
    4b2c:	1b9c0800 	blne	fe706b34 <SCS_BASE+0x1e6f8b34>
    4b30:	00010800 	andeq	r0, r1, r0, lsl #16
    4b34:	00000056 	andeq	r0, r0, r6, asr r0
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	001b6200 	andseq	r6, fp, r0, lsl #4
    4b40:	001b6408 	andseq	r6, fp, r8, lsl #8
    4b44:	50000108 	andpl	r0, r0, r8, lsl #2
    4b48:	08001b64 	stmdaeq	r0, {r2, r5, r6, r8, r9, fp, ip}
    4b4c:	08001b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, ip}
    4b50:	00590001 	subseq	r0, r9, r1
    4b54:	00000000 	andeq	r0, r0, r0
    4b58:	4c000000 	stcmi	0, cr0, [r0], {-0}
    4b5c:	5408001b 	strpl	r0, [r8], #-27
    4b60:	0108001b 	tsteq	r8, fp, lsl r0
    4b64:	1b545400 	blne	1519b6c <__Stack_Size+0x151976c>
    4b68:	1b5a0800 	blne	1686b70 <__Stack_Size+0x1686770>
    4b6c:	00160800 	andseq	r0, r6, r0, lsl #16
    4b70:	40120074 	andsmi	r0, r2, r4, ror r0
    4b74:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    4b78:	40141600 	andsmi	r1, r4, r0, lsl #12
    4b7c:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4b80:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b84:	1b5a9f13 	blne	16ac7d8 <__Stack_Size+0x16ac3d8>
    4b88:	1b5c0800 	blne	1706b90 <__Stack_Size+0x1706790>
    4b8c:	001c0800 	andseq	r0, ip, r0, lsl #16
    4b90:	02941475 	addseq	r1, r4, #1962934272	; 0x75000000
    4b94:	1affff0a 	bne	47c4 <__Stack_Size+0x43c4>
    4b98:	244b4012 	strbcs	r4, [fp], #-18
    4b9c:	16007322 	strne	r7, [r0], -r2, lsr #6
    4ba0:	244b4014 	strbcs	r4, [fp], #-20
    4ba4:	01282d22 	teqeq	r8, r2, lsr #26
    4ba8:	9f131600 	svcls	0x00131600
    4bac:	08001b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip}
    4bb0:	08001b5f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip}
    4bb4:	14750022 	ldrbtne	r0, [r5], #-34	; 0x22
    4bb8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    4bbc:	40121aff 			; <UNDEFINED> instruction: 0x40121aff
    4bc0:	7522244b 	strvc	r2, [r2, #-1099]!	; 0x44b
    4bc4:	0a029410 	beq	a9c0c <__Stack_Size+0xa980c>
    4bc8:	161affff 	ssub8ne	pc, sl, pc	; <UNPREDICTABLE>
    4bcc:	244b4014 	strbcs	r4, [fp], #-20
    4bd0:	01282d22 	teqeq	r8, r2, lsr #26
    4bd4:	9f131600 	svcls	0x00131600
	...
    4be0:	08001bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
    4be4:	08001c15 	stmdaeq	r0, {r0, r2, r4, sl, fp, ip}
    4be8:	24500001 	ldrbcs	r0, [r0], #-1
    4bec:	2608001c 			; <UNDEFINED> instruction: 0x2608001c
    4bf0:	0108001c 	tsteq	r8, ip, lsl r0
    4bf4:	00005000 	andeq	r5, r0, r0
    4bf8:	00000000 	andeq	r0, r0, r0
    4bfc:	1c3c0000 	ldcne	0, cr0, [ip], #-0
    4c00:	1c400800 	mcrrne	8, 0, r0, r0, cr0
    4c04:	00060800 	andeq	r0, r6, r0, lsl #16
    4c08:	7f080070 	svcvc	0x00080070
    4c0c:	1c409f1a 	mcrrne	15, 1, r9, r0, cr10
    4c10:	1c640800 	stclne	8, cr0, [r4], #-0
    4c14:	00010800 	andeq	r0, r1, r0, lsl #16
    4c18:	001c6450 	andseq	r6, ip, r0, asr r4
    4c1c:	001c8a08 	andseq	r8, ip, r8, lsl #20
    4c20:	73000b08 	movwvc	r0, #2824	; 0xb08
    4c24:	08019400 	stmdaeq	r1, {sl, ip, pc}
    4c28:	ff081a7f 			; <UNDEFINED> instruction: 0xff081a7f
    4c2c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4c30:	00000000 	andeq	r0, r0, r0
    4c34:	1c7c0000 	ldclne	0, cr0, [ip], #-0
    4c38:	1c980800 	ldcne	8, cr0, [r8], {0}
    4c3c:	00010800 	andeq	r0, r1, r0, lsl #16
    4c40:	00000052 	andeq	r0, r0, r2, asr r0
    4c44:	00000000 	andeq	r0, r0, r0
    4c48:	001c6400 	andseq	r6, ip, r0, lsl #8
    4c4c:	001ca808 	andseq	sl, ip, r8, lsl #16
    4c50:	50000108 	andpl	r0, r0, r8, lsl #2
    4c54:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
    4c58:	08001cab 	stmdaeq	r0, {r0, r1, r3, r5, r7, sl, fp, ip}
    4c5c:	00710007 	rsbseq	r0, r1, r7
    4c60:	1aff7f0b 	bne	fffe4894 <SCS_BASE+0x1ffd6894>
    4c64:	001cb69f 	mulseq	ip, pc, r6	; <UNPREDICTABLE>
    4c68:	001ccb08 	andseq	ip, ip, r8, lsl #22
    4c6c:	50000108 	andpl	r0, r0, r8, lsl #2
    4c70:	08001cce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, fp, ip}
    4c74:	08001cd1 	stmdaeq	r0, {r0, r4, r6, r7, sl, fp, ip}
    4c78:	00500001 	subseq	r0, r0, r1
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    4c84:	ab08001c 	blge	204cfc <__Stack_Size+0x2048fc>
    4c88:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c8c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4c90:	b69f1aff 			; <UNDEFINED> instruction: 0xb69f1aff
    4c94:	c808001c 	stmdagt	r8, {r2, r3, r4}
    4c98:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c9c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4ca0:	ce9f1aff 	mrcgt	10, 4, r1, cr15, cr15, {7}
    4ca4:	d108001c 	tstle	r8, ip, lsl r0
    4ca8:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4cac:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4cb0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    4cbc:	e208001c 	and	r0, r8, #28
    4cc0:	0708001c 	smladeq	r8, ip, r0, r0
    4cc4:	0a007300 	beq	218cc <__Stack_Size+0x214cc>
    4cc8:	9f273000 	svcls	0x00273000
    4ccc:	08001ce2 	stmdaeq	r0, {r1, r5, r6, r7, sl, fp, ip}
    4cd0:	08001ce6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, fp, ip}
    4cd4:	0073000b 	rsbseq	r0, r3, fp
    4cd8:	2730000a 	ldrcs	r0, [r0, -sl]!
    4cdc:	2730000a 	ldrcs	r0, [r0, -sl]!
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ce4:	00000000 	andeq	r0, r0, r0
    4ce8:	001d1800 	andseq	r1, sp, r0, lsl #16
    4cec:	001d5008 	andseq	r5, sp, r8
    4cf0:	71000608 	tstvc	r0, r8, lsl #12
    4cf4:	1aff0800 	bne	fffc6cfc <SCS_BASE+0x1ffb8cfc>
    4cf8:	001d509f 	mulseq	sp, pc, r0	; <UNPREDICTABLE>
    4cfc:	001d7a08 	andseq	r7, sp, r8, lsl #20
    4d00:	70000808 	andvc	r0, r0, r8, lsl #16
    4d04:	08019405 	stmdaeq	r1, {r0, r2, sl, ip, pc}
    4d08:	869f1aff 			; <UNDEFINED> instruction: 0x869f1aff
    4d0c:	9808001d 	stmdals	r8, {r0, r2, r3, r4}
    4d10:	0608001d 			; <UNDEFINED> instruction: 0x0608001d
    4d14:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4d18:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	1c000000 	stcne	0, cr0, [r0], {-0}
    4d24:	3c08001d 	stccc	0, cr0, [r8], {29}
    4d28:	0108001d 	tsteq	r8, sp, lsl r0
    4d2c:	1d3c5400 	cfldrsne	mvf5, [ip, #-0]
    4d30:	1d500800 	ldclne	8, cr0, [r0, #-0]
    4d34:	00070800 	andeq	r0, r7, r0, lsl #16
    4d38:	7f0b0071 	svcvc	0x000b0071
    4d3c:	509f1aff 			; <UNDEFINED> instruction: 0x509f1aff
    4d40:	7a08001d 	bvc	204dbc <__Stack_Size+0x2049bc>
    4d44:	0c08001d 	stceq	0, cr0, [r8], {29}
    4d48:	94057000 	strls	r7, [r5], #-0
    4d4c:	1aff0801 	bne	fffc6d58 <SCS_BASE+0x1ffb8d58>
    4d50:	1aff7f0b 	bne	fffe4984 <SCS_BASE+0x1ffd6984>
    4d54:	001d869f 	mulseq	sp, pc, r6	; <UNPREDICTABLE>
    4d58:	001d9808 	andseq	r9, sp, r8, lsl #16
    4d5c:	71000708 	tstvc	r0, r8, lsl #14
    4d60:	ff7f0b00 			; <UNDEFINED> instruction: 0xff7f0b00
    4d64:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4d68:	00000000 	andeq	r0, r0, r0
    4d6c:	1d320000 	ldcne	0, cr0, [r2, #-0]
    4d70:	1d420800 	stclne	8, cr0, [r2, #-0]
    4d74:	00010800 	andeq	r0, r1, r0, lsl #16
    4d78:	00000052 	andeq	r0, r0, r2, asr r0
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	001d6c00 	andseq	r6, sp, r0, lsl #24
    4d84:	001d7008 	andseq	r7, sp, r8
    4d88:	72000708 	andvc	r0, r0, #8, 14	; 0x200000
    4d8c:	10000a00 	andne	r0, r0, r0, lsl #20
    4d90:	00009f27 	andeq	r9, r0, r7, lsr #30
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	1dbc0000 	ldcne	0, cr0, [ip]
    4d9c:	1dd00800 	ldclne	8, cr0, [r0]
    4da0:	00010800 	andeq	r0, r1, r0, lsl #16
    4da4:	001dd050 	andseq	sp, sp, r0, asr r0
    4da8:	001dd808 	andseq	sp, sp, r8, lsl #16
    4dac:	f3000408 	vshl.u8	d0, d8, d0
    4db0:	009f5001 	addseq	r5, pc, r1
    4db4:	00000000 	andeq	r0, r0, r0
    4db8:	30000000 	andcc	r0, r0, r0
    4dbc:	3808001e 	stmdacc	r8, {r1, r2, r3, r4}
    4dc0:	1108001e 	tstne	r8, lr, lsl r0
    4dc4:	0a007400 	beq	21dcc <__Stack_Size+0x219cc>
    4dc8:	311affff 			; <UNDEFINED> instruction: 0x311affff
    4dcc:	c0802324 	addgt	r2, r0, r4, lsr #6
    4dd0:	9f048081 	svcls	0x00048081
    4dd4:	00000493 	muleq	r0, r3, r4
    4dd8:	00000000 	andeq	r0, r0, r0
    4ddc:	1e700000 	cdpne	0, 7, cr0, cr0, cr0, {0}
    4de0:	1e800800 	cdpne	8, 8, cr0, cr0, cr0, {0}
    4de4:	00020800 	andeq	r0, r2, r0, lsl #16
    4de8:	1e809f32 	mcrne	15, 4, r9, cr0, cr2, {1}
    4dec:	1e820800 	cdpne	8, 8, cr0, cr2, cr0, {0}
    4df0:	00010800 	andeq	r0, r1, r0, lsl #16
    4df4:	001e8250 	andseq	r8, lr, r0, asr r2
    4df8:	001e8e08 	andseq	r8, lr, r8, lsl #28
    4dfc:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e00:	001e929f 	mulseq	lr, pc, r2	; <UNPREDICTABLE>
    4e04:	001eb008 	andseq	fp, lr, r8
    4e08:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e0c:	001eba9f 	mulseq	lr, pc, sl	; <UNPREDICTABLE>
    4e10:	001ec008 	andseq	ip, lr, r8
    4e14:	50000108 	andpl	r0, r0, r8, lsl #2
    4e18:	08001ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, ip}
    4e1c:	08001ed0 	stmdaeq	r0, {r4, r6, r7, r9, sl, fp, ip}
    4e20:	9f320002 	svcls	0x00320002
    4e24:	08001ed0 	stmdaeq	r0, {r4, r6, r7, r9, sl, fp, ip}
    4e28:	08001ed2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, fp, ip}
    4e2c:	d2500001 	subsle	r0, r0, #1
    4e30:	ec08001e 	stc	0, cr0, [r8], {30}
    4e34:	0208001e 	andeq	r0, r8, #30
    4e38:	ec9f3200 	lfm	f3, 4, [pc], {0}
    4e3c:	ee08001e 	mcr	0, 0, r0, cr8, cr14, {0}
    4e40:	0108001e 	tsteq	r8, lr, lsl r0
    4e44:	1eee5000 	cdpne	0, 14, cr5, cr14, cr0, {0}
    4e48:	1efa0800 	cdpne	8, 15, cr0, cr10, cr0, {0}
    4e4c:	00020800 	andeq	r0, r2, r0, lsl #16
    4e50:	1efa9f32 	mrcne	15, 7, r9, cr10, cr2, {1}
    4e54:	1efc0800 	cdpne	8, 15, cr0, cr12, cr0, {0}
    4e58:	00010800 	andeq	r0, r1, r0, lsl #16
    4e5c:	001efc50 	andseq	pc, lr, r0, asr ip	; <UNPREDICTABLE>
    4e60:	001f0c08 	andseq	r0, pc, r8, lsl #24
    4e64:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e68:	001f0c9f 	mulseq	pc, pc, ip	; <UNPREDICTABLE>
    4e6c:	001f1408 	andseq	r1, pc, r8, lsl #8
    4e70:	50000108 	andpl	r0, r0, r8, lsl #2
    4e74:	08001f2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl, fp, ip}
    4e78:	08001f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip}
    4e7c:	00500001 	subseq	r0, r0, r1
    4e80:	00000000 	andeq	r0, r0, r0
    4e84:	70000000 	andvc	r0, r0, r0
    4e88:	3608001e 			; <UNDEFINED> instruction: 0x3608001e
    4e8c:	0108001f 	tsteq	r8, pc, lsl r0
    4e90:	00005400 	andeq	r5, r0, r0, lsl #8
    4e94:	00000000 	andeq	r0, r0, r0
    4e98:	1f140000 	svcne	0x00140000
    4e9c:	1f2e0800 	svcne	0x002e0800
    4ea0:	00020800 	andeq	r0, r2, r0, lsl #16
    4ea4:	1f309f36 	svcne	0x00309f36
    4ea8:	1f360800 	svcne	0x00360800
    4eac:	00010800 	andeq	r0, r1, r0, lsl #16
    4eb0:	00000053 	andeq	r0, r0, r3, asr r0
    4eb4:	00000000 	andeq	r0, r0, r0
    4eb8:	001f3600 	andseq	r3, pc, r0, lsl #12
    4ebc:	001f4c08 	andseq	r4, pc, r8, lsl #24
    4ec0:	30000208 	andcc	r0, r0, r8, lsl #4
    4ec4:	001f4c9f 	mulseq	pc, pc, ip	; <UNPREDICTABLE>
    4ec8:	001f4e08 	andseq	r4, pc, r8, lsl #28
    4ecc:	53000108 	movwpl	r0, #264	; 0x108
    4ed0:	08001f4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, fp, ip}
    4ed4:	08001f56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, fp, ip}
    4ed8:	9f300002 	svcls	0x00300002
    4edc:	08001f56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, fp, ip}
    4ee0:	08001f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp, ip}
    4ee4:	58530001 	ldmdapl	r3, {r0}^
    4ee8:	6008001f 	andvs	r0, r8, pc, lsl r0
    4eec:	0208001f 	andeq	r0, r8, #31
    4ef0:	609f3000 	addsvs	r3, pc, r0
    4ef4:	6208001f 	andvs	r0, r8, #31
    4ef8:	0108001f 	tsteq	r8, pc, lsl r0
    4efc:	1f625300 	svcne	0x00625300
    4f00:	201a0800 	andscs	r0, sl, r0, lsl #16
    4f04:	00020800 	andeq	r0, r2, r0, lsl #16
    4f08:	201a9f30 	andscs	r9, sl, r0, lsr pc
    4f0c:	20270800 	eorcs	r0, r7, r0, lsl #16
    4f10:	00010800 	andeq	r0, r1, r0, lsl #16
    4f14:	0020d853 	eoreq	sp, r0, r3, asr r8
    4f18:	0020e208 	eoreq	lr, r0, r8, lsl #4
    4f1c:	30000208 	andcc	r0, r0, r8, lsl #4
    4f20:	0020e29f 	mlaeq	r0, pc, r2, lr	; <UNPREDICTABLE>
    4f24:	0020f808 	eoreq	pc, r0, r8, lsl #16
    4f28:	03000608 	movweq	r0, #1544	; 0x608
    4f2c:	08001a55 	stmdaeq	r0, {r0, r2, r4, r6, r9, fp, ip}
    4f30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f34:	00000000 	andeq	r0, r0, r0
    4f38:	00202800 	eoreq	r2, r0, r0, lsl #16
    4f3c:	00202c08 	eoreq	r2, r0, r8, lsl #24
    4f40:	30000208 	andcc	r0, r0, r8, lsl #4
    4f44:	0020389f 	mlaeq	r0, pc, r8, r3	; <UNPREDICTABLE>
    4f48:	00206e08 	eoreq	r6, r0, r8, lsl #28
    4f4c:	50000108 	andpl	r0, r0, r8, lsl #2
    4f50:	080020c4 	stmdaeq	r0, {r2, r6, r7, sp}
    4f54:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
    4f58:	00500001 	subseq	r0, r0, r1
    4f5c:	00000000 	andeq	r0, r0, r0
    4f60:	36000000 	strcc	r0, [r0], -r0
    4f64:	2008001f 	andcs	r0, r8, pc, lsl r0
    4f68:	01080020 	tsteq	r8, r0, lsr #32
    4f6c:	202c5400 	eorcs	r5, ip, r0, lsl #8
    4f70:	20420800 	subcs	r0, r2, r0, lsl #16
    4f74:	00010800 	andeq	r0, r1, r0, lsl #16
    4f78:	0020d854 	eoreq	sp, r0, r4, asr r8
    4f7c:	0020f808 	eoreq	pc, r0, r8, lsl #16
    4f80:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4f8c:	08001fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp, ip}
    4f90:	08001fd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, ip}
    4f94:	00510001 	subseq	r0, r1, r1
    4f98:	00000000 	andeq	r0, r0, r0
    4f9c:	b0000000 	andlt	r0, r0, r0
    4fa0:	d608001f 			; <UNDEFINED> instruction: 0xd608001f
    4fa4:	0908001f 	stmdbeq	r8, {r0, r1, r2, r3, r4}
    4fa8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    4fac:	ff081a70 			; <UNDEFINED> instruction: 0xff081a70
    4fb0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	1f360000 	svcne	0x00360000
    4fbc:	20d00800 	sbcscs	r0, r0, r0, lsl #16
    4fc0:	00020800 	andeq	r0, r2, r0, lsl #16
    4fc4:	20d89f30 	sbcscs	r9, r8, r0, lsr pc
    4fc8:	20f80800 	rscscs	r0, r8, r0, lsl #16
    4fcc:	00020800 	andeq	r0, r2, r0, lsl #16
    4fd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	1fc80000 	svcne	0x00c80000
    4fdc:	1fd60800 	svcne	0x00d60800
    4fe0:	00010800 	andeq	r0, r1, r0, lsl #16
    4fe4:	00000053 	andeq	r0, r0, r3, asr r0
    4fe8:	00000000 	andeq	r0, r0, r0
    4fec:	001f4200 	andseq	r4, pc, r0, lsl #4
    4ff0:	001f6208 	andseq	r6, pc, r8, lsl #4
    4ff4:	52000108 	andpl	r0, r0, #8, 2
    4ff8:	0800201a 	stmdaeq	r0, {r1, r3, r4, sp}
    4ffc:	0800201c 	stmdaeq	r0, {r2, r3, r4, sp}
    5000:	00520001 	subseq	r0, r2, r1
	...
    500c:	14080021 	strne	r0, [r8], #-33	; 0x21
    5010:	01080021 	tsteq	r8, r1, lsr #32
    5014:	21145300 	tstcs	r4, r0, lsl #6
    5018:	21230800 	teqcs	r3, r0, lsl #16
    501c:	00080800 	andeq	r0, r8, r0, lsl #16
    5020:	01940874 	orrseq	r0, r4, r4, ror r8
    5024:	9f1aff08 	svcls	0x001aff08
    5028:	08002190 	stmdaeq	r0, {r4, r7, r8, sp}
    502c:	08002198 	stmdaeq	r0, {r3, r4, r7, r8, sp}
    5030:	98530001 	ldmdals	r3, {r0}^
    5034:	9d080021 	stcls	0, cr0, [r8, #-132]	; 0xffffff7c
    5038:	08080021 	stmdaeq	r8, {r0, r5}
    503c:	94087400 	strls	r7, [r8], #-1024	; 0x400
    5040:	1aff0801 	bne	fffc704c <SCS_BASE+0x1ffb904c>
    5044:	0021a09f 	mlaeq	r1, pc, r0, sl	; <UNPREDICTABLE>
    5048:	0021a808 	eoreq	sl, r1, r8, lsl #16
    504c:	53000108 	movwpl	r0, #264	; 0x108
	...
    5058:	08002110 	stmdaeq	r0, {r4, r8, sp}
    505c:	08002192 	stmdaeq	r0, {r1, r4, r7, r8, sp}
    5060:	10740003 	rsbsne	r0, r4, r3
    5064:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5068:	00000000 	andeq	r0, r0, r0
    506c:	00211400 	eoreq	r1, r1, r0, lsl #8
    5070:	00212308 	eoreq	r2, r1, r8, lsl #6
    5074:	53000108 	movwpl	r0, #264	; 0x108
	...
    5080:	08002128 	stmdaeq	r0, {r3, r5, r8, sp}
    5084:	08002130 	stmdaeq	r0, {r4, r5, r8, sp}
    5088:	30500001 	subscc	r0, r0, r1
    508c:	42080021 	andmi	r0, r8, #33	; 0x21
    5090:	01080021 	tsteq	r8, r1, lsr #32
    5094:	00005700 	andeq	r5, r0, r0, lsl #14
    5098:	00000000 	andeq	r0, r0, r0
    509c:	211a0000 	tstcs	sl, r0
    50a0:	21200800 	teqcs	r0, r0, lsl #16
    50a4:	00160800 	andseq	r0, r6, r0, lsl #16
    50a8:	40120076 	andsmi	r0, r2, r6, ror r0
    50ac:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    50b0:	40141600 	andsmi	r1, r4, r0, lsl #12
    50b4:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    50b8:	16000128 	strne	r0, [r0], -r8, lsr #2
    50bc:	21209f13 	teqcs	r0, r3, lsl pc
    50c0:	21230800 	teqcs	r3, r0, lsl #16
    50c4:	001c0800 	andseq	r0, ip, r0, lsl #16
    50c8:	02941474 	addseq	r1, r4, #116, 8	; 0x74000000
    50cc:	1affff0a 	bne	4cfc <__Stack_Size+0x48fc>
    50d0:	244b4012 	strbcs	r4, [fp], #-18
    50d4:	16007322 	strne	r7, [r0], -r2, lsr #6
    50d8:	244b4014 	strbcs	r4, [fp], #-20
    50dc:	01282d22 	teqeq	r8, r2, lsr #26
    50e0:	9f131600 	svcls	0x00131600
	...
    50ec:	080021c4 	stmdaeq	r0, {r2, r6, r7, r8, sp}
    50f0:	080021f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sp}
    50f4:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
    50f8:	04080021 	streq	r0, [r8], #-33	; 0x21
    50fc:	04080022 	streq	r0, [r8], #-34	; 0x22
    5100:	5001f300 	andpl	pc, r1, r0, lsl #6
    5104:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5108:	00000000 	andeq	r0, r0, r0
    510c:	0021cc00 	eoreq	ip, r1, r0, lsl #24
    5110:	0021fc08 	eoreq	pc, r1, r8, lsl #24
    5114:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5120:	0800220c 	stmdaeq	r0, {r2, r3, r9, sp}
    5124:	08002217 	stmdaeq	r0, {r0, r1, r2, r4, r9, sp}
    5128:	1c520001 	mrrcne	0, 0, r0, r2, cr1
    512c:	1e080022 	cdpne	0, 0, cr0, cr8, cr2, {1}
    5130:	01080022 	tsteq	r8, r2, lsr #32
    5134:	221e5300 	andscs	r5, lr, #0, 6
    5138:	22240800 	eorcs	r0, r4, #0, 16
    513c:	00010800 	andeq	r0, r1, r0, lsl #16
    5140:	00222452 	eoreq	r2, r2, r2, asr r4
    5144:	00223308 	eoreq	r3, r2, r8, lsl #6
    5148:	73000808 	movwvc	r0, #2056	; 0x808
    514c:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    5150:	469f1aff 			; <UNDEFINED> instruction: 0x469f1aff
    5154:	51080022 	tstpl	r8, r2, lsr #32
    5158:	01080022 	tsteq	r8, r2, lsr #32
    515c:	00005300 	andeq	r5, r0, r0, lsl #6
    5160:	00000000 	andeq	r0, r0, r0
    5164:	22620000 	rsbcs	r0, r2, #0
    5168:	227a0800 	rsbscs	r0, sl, #0, 16
    516c:	00010800 	andeq	r0, r1, r0, lsl #16
    5170:	00227a50 	eoreq	r7, r2, r0, asr sl
    5174:	00227c08 	eoreq	r7, r2, r8, lsl #24
    5178:	70000308 	andvc	r0, r0, r8, lsl #6
    517c:	227c9f7e 	rsbscs	r9, ip, #504	; 0x1f8
    5180:	228c0800 	addcs	r0, ip, #0, 16
    5184:	00030800 	andeq	r0, r3, r0, lsl #16
    5188:	8c9f7f70 	ldchi	15, cr7, [pc], {112}	; 0x70
    518c:	90080022 	andls	r0, r8, r2, lsr #32
    5190:	01080022 	tsteq	r8, r2, lsr #32
    5194:	22905000 	addscs	r5, r0, #0
    5198:	22920800 	addscs	r0, r2, #0, 16
    519c:	00030800 	andeq	r0, r3, r0, lsl #16
    51a0:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    51a4:	00000000 	andeq	r0, r0, r0
    51a8:	62000000 	andvs	r0, r0, #0
    51ac:	68080022 	stmdavs	r8, {r1, r5}
    51b0:	01080022 	tsteq	r8, r2, lsr #32
    51b4:	22685100 	rsbcs	r5, r8, #0, 2
    51b8:	22920800 	addscs	r0, r2, #0, 16
    51bc:	00040800 	andeq	r0, r4, r0, lsl #16
    51c0:	9f5101f3 	svcls	0x005101f3
	...
    51cc:	08002262 	stmdaeq	r0, {r1, r5, r6, r9, sp}
    51d0:	0800226a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sp}
    51d4:	6a520001 	bvs	14851e0 <__Stack_Size+0x1484de0>
    51d8:	92080022 	andls	r0, r8, #34	; 0x22
    51dc:	04080022 	streq	r0, [r8], #-34	; 0x22
    51e0:	5201f300 	andpl	pc, r1, #0, 6
    51e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	00227200 	eoreq	r7, r2, r0, lsl #4
    51f0:	00227408 	eoreq	r7, r2, r8, lsl #8
    51f4:	52000108 	andpl	r0, r0, #8, 2
    51f8:	08002274 	stmdaeq	r0, {r2, r4, r5, r6, r9, sp}
    51fc:	0800228c 	stmdaeq	r0, {r2, r3, r7, r9, sp}
    5200:	01f3000f 	mvnseq	r0, pc
    5204:	ffff0a52 			; <UNDEFINED> instruction: 0xffff0a52
    5208:	3101231a 	tstcc	r1, sl, lsl r3
    520c:	1c007326 	stcne	3, cr7, [r0], {38}	; 0x26
    5210:	00228c9f 	mlaeq	r2, pc, ip, r8	; <UNPREDICTABLE>
    5214:	00228e08 	eoreq	r8, r2, r8, lsl #28
    5218:	f3001008 	vhadd.u8	d1, d0, d8
    521c:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    5220:	01231aff 	strdeq	r1, [r3, -pc]!
    5224:	00732631 	rsbseq	r2, r3, r1, lsr r6
    5228:	8e9f2220 	cdphi	2, 9, cr2, cr15, cr0, {1}
    522c:	92080022 	andls	r0, r8, #34	; 0x22
    5230:	0f080022 	svceq	0x00080022
    5234:	5201f300 	andpl	pc, r1, #0, 6
    5238:	1affff0a 	bne	4e68 <__Stack_Size+0x4a68>
    523c:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5240:	9f1c0073 	svcls	0x001c0073
	...
    524c:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
    5250:	08002284 	stmdaeq	r0, {r2, r7, r9, sp}
    5254:	7e700008 	cdpvc	0, 7, cr0, cr0, cr8, {0}
    5258:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    525c:	22849f1a 	addcs	r9, r4, #26, 30	; 0x68
    5260:	22880800 	addcs	r0, r8, #0, 16
    5264:	00010800 	andeq	r0, r1, r0, lsl #16
    5268:	00228854 	eoreq	r8, r2, r4, asr r8
    526c:	00228c08 	eoreq	r8, r2, r8, lsl #24
    5270:	70000808 	andvc	r0, r0, r8, lsl #16
    5274:	0801947e 	stmdaeq	r1, {r1, r2, r3, r4, r5, r6, sl, ip, pc}
    5278:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    527c:	00000000 	andeq	r0, r0, r0
    5280:	7c000000 	stcvc	0, cr0, [r0], {-0}
    5284:	8c080022 	stchi	0, cr0, [r8], {34}	; 0x22
    5288:	12080022 	andne	r0, r8, #34	; 0x22
    528c:	947f7000 	ldrbtls	r7, [pc], #-0	; 5294 <__Stack_Size+0x4e94>
    5290:	1aff0801 	bne	fffc729c <SCS_BASE+0x1ffb929c>
    5294:	7e702438 	mrcvc	4, 3, r2, cr0, cr8, {1}
    5298:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    529c:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    52a0:	00000000 	andeq	r0, r0, r0
    52a4:	72000000 	andvc	r0, r0, #0
    52a8:	74080022 	strvc	r0, [r8], #-34	; 0x22
    52ac:	01080022 	tsteq	r8, r2, lsr #32
    52b0:	228c5100 	addcs	r5, ip, #0, 2
    52b4:	228e0800 	addcs	r0, lr, #0, 16
    52b8:	000a0800 	andeq	r0, sl, r0, lsl #16
    52bc:	24320073 	ldrtcs	r0, [r2], #-115	; 0x73
    52c0:	23220071 	teqcs	r2, #113	; 0x71
    52c4:	228e9f04 	addcs	r9, lr, #4, 30
    52c8:	22900800 	addscs	r0, r0, #0, 16
    52cc:	000a0800 	andeq	r0, sl, r0, lsl #16
    52d0:	24327f73 	ldrtcs	r7, [r2], #-3955	; 0xf73
    52d4:	23220071 	teqcs	r2, #113	; 0x71
    52d8:	00009f04 	andeq	r9, r0, r4, lsl #30
    52dc:	00000000 	andeq	r0, r0, r0
    52e0:	22920000 	addscs	r0, r2, #0
    52e4:	22a40800 	adccs	r0, r4, #0, 16
    52e8:	00010800 	andeq	r0, r1, r0, lsl #16
    52ec:	0022b050 	eoreq	fp, r2, r0, asr r0
    52f0:	0022b208 	eoreq	fp, r2, r8, lsl #4
    52f4:	73000808 	movwvc	r0, #2056	; 0x808
    52f8:	70243101 	eorvc	r3, r4, r1, lsl #2
    52fc:	b29f2200 	addslt	r2, pc, #0, 4
    5300:	b4080022 	strlt	r0, [r8], #-34	; 0x22
    5304:	08080022 	stmdaeq	r8, {r1, r5}
    5308:	31007300 	mrscc	r7, LR_irq
    530c:	22007024 	andcs	r7, r0, #36	; 0x24
    5310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5314:	00000000 	andeq	r0, r0, r0
    5318:	00229200 	eoreq	r9, r2, r0, lsl #4
    531c:	00229808 	eoreq	r9, r2, r8, lsl #16
    5320:	51000108 	tstpl	r0, r8, lsl #2
    5324:	08002298 	stmdaeq	r0, {r3, r4, r7, r9, sp}
    5328:	080022b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sp}
    532c:	01f30004 	mvnseq	r0, r4
    5330:	00009f51 	andeq	r9, r0, r1, asr pc
    5334:	00000000 	andeq	r0, r0, r0
    5338:	22920000 	addscs	r0, r2, #0
    533c:	229a0800 	addscs	r0, sl, #0, 16
    5340:	00010800 	andeq	r0, r1, r0, lsl #16
    5344:	00229a52 	eoreq	r9, r2, r2, asr sl
    5348:	0022b608 	eoreq	fp, r2, r8, lsl #12
    534c:	f3000408 	vshl.u8	d0, d8, d0
    5350:	009f5201 	addseq	r5, pc, r1, lsl #4
    5354:	00000000 	andeq	r0, r0, r0
    5358:	a2000000 	andge	r0, r0, #0
    535c:	a4080022 	strge	r0, [r8], #-34	; 0x22
    5360:	01080022 	tsteq	r8, r2, lsr #32
    5364:	22a45200 	adccs	r5, r4, #0, 4
    5368:	22b00800 	adcscs	r0, r0, #0, 16
    536c:	000f0800 	andeq	r0, pc, r0, lsl #16
    5370:	0a5201f3 	beq	1485b44 <__Stack_Size+0x1485744>
    5374:	231affff 	tstcs	sl, #1020	; 0x3fc
    5378:	73263101 	teqvc	r6, #1073741824	; 0x40000000
    537c:	b09f1c00 	addslt	r1, pc, r0, lsl #24
    5380:	b2080022 	andlt	r0, r8, #34	; 0x22
    5384:	10080022 	andne	r0, r8, r2, lsr #32
    5388:	5201f300 	andpl	pc, r1, #0, 6
    538c:	1affff0a 	bne	4fbc <__Stack_Size+0x4bbc>
    5390:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5394:	22200073 	eorcs	r0, r0, #115	; 0x73
    5398:	0022b29f 	mlaeq	r2, pc, r2, fp	; <UNPREDICTABLE>
    539c:	0022b608 	eoreq	fp, r2, r8, lsl #12
    53a0:	f3000f08 	vpmax.f32	d0, d0, d8
    53a4:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    53a8:	01231aff 	strdeq	r1, [r3, -pc]!
    53ac:	00732631 	rsbseq	r2, r3, r1, lsr r6
    53b0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	22a20000 	adccs	r0, r2, #0
    53bc:	22a40800 	adccs	r0, r4, #0, 16
    53c0:	00010800 	andeq	r0, r1, r0, lsl #16
    53c4:	0022a851 	eoreq	sl, r2, r1, asr r8
    53c8:	0022b208 	eoreq	fp, r2, r8, lsl #4
    53cc:	73000a08 	movwvc	r0, #2568	; 0xa08
    53d0:	71243200 	teqvc	r4, r0, lsl #4
    53d4:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53d8:	0022b29f 	mlaeq	r2, pc, r2, fp	; <UNPREDICTABLE>
    53dc:	0022b408 	eoreq	fp, r2, r8, lsl #8
    53e0:	73000a08 	movwvc	r0, #2568	; 0xa08
    53e4:	7124327f 	teqvc	r4, pc, ror r2
    53e8:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    53fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5408:	01f30004 	mvnseq	r0, r4
    540c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    541c:	00010000 	andeq	r0, r1, r0
    5420:	00000050 	andeq	r0, r0, r0, asr r0
    5424:	00000000 	andeq	r0, r0, r0
    5428:	f3000400 	vshl.u8	d0, d0, d0
    542c:	009f5001 	addseq	r5, pc, r1
    5430:	00000000 	andeq	r0, r0, r0
    5434:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    5438:	ca080022 	bgt	2054c8 <__Stack_Size+0x2050c8>
    543c:	01080022 	tsteq	r8, r2, lsr #32
    5440:	22ca5000 	sbccs	r5, sl, #0
    5444:	22e40800 	rsccs	r0, r4, #0, 16
    5448:	00040800 	andeq	r0, r4, r0, lsl #16
    544c:	9f5001f3 	svcls	0x005001f3
	...
    5458:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
    545c:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    5460:	de510001 	cdple	0, 5, cr0, cr1, cr1, {0}
    5464:	e4080022 	str	r0, [r8], #-34	; 0x22
    5468:	04080022 	streq	r0, [r8], #-34	; 0x22
    546c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5470:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5480:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    548c:	01f30004 	mvnseq	r0, r4
    5490:	00009f50 	andeq	r9, r0, r0, asr pc
    5494:	00000000 	andeq	r0, r0, r0
    5498:	22e40000 	rsccs	r0, r4, #0
    549c:	22e60800 	rsccs	r0, r6, #0, 16
    54a0:	00010800 	andeq	r0, r1, r0, lsl #16
    54a4:	0022e650 	eoreq	lr, r2, r0, asr r6
    54a8:	00231608 	eoreq	r1, r3, r8, lsl #12
    54ac:	f3000408 	vshl.u8	d0, d8, d0
    54b0:	009f5001 	addseq	r5, pc, r1
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	fc000000 	stc2	0, cr0, [r0], {-0}
    54bc:	0e080022 	cdpeq	0, 0, cr0, cr8, cr2, {1}
    54c0:	01080023 	tsteq	r8, r3, lsr #32
    54c4:	00005300 	andeq	r5, r0, r0, lsl #6
    54c8:	00000000 	andeq	r0, r0, r0
    54cc:	23160000 	tstcs	r6, #0
    54d0:	23180800 	tstcs	r8, #0, 16
    54d4:	00010800 	andeq	r0, r1, r0, lsl #16
    54d8:	00231850 	eoreq	r1, r3, r0, asr r8
    54dc:	00234808 	eoreq	r4, r3, r8, lsl #16
    54e0:	f3000408 	vshl.u8	d0, d8, d0
    54e4:	009f5001 	addseq	r5, pc, r1
    54e8:	00000000 	andeq	r0, r0, r0
    54ec:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    54f0:	40080023 	andmi	r0, r8, r3, lsr #32
    54f4:	01080023 	tsteq	r8, r3, lsr #32
    54f8:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5508:	00010000 	andeq	r0, r1, r0
    550c:	00000050 	andeq	r0, r0, r0, asr r0
    5510:	00000000 	andeq	r0, r0, r0
    5514:	f3000400 	vshl.u8	d0, d0, d0
    5518:	009f5001 	addseq	r5, pc, r1
	...
    5528:	01000000 	mrseq	r0, (UNDEF: 0)
    552c:	00005000 	andeq	r5, r0, r0
    5530:	00000000 	andeq	r0, r0, r0
    5534:	00040000 	andeq	r0, r4, r0
    5538:	9f5001f3 	svcls	0x005001f3
	...
    554c:	00500001 	subseq	r0, r0, r1
    5550:	00000000 	andeq	r0, r0, r0
    5554:	04000000 	streq	r0, [r0], #-0
    5558:	5001f300 	andpl	pc, r1, r0, lsl #6
    555c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5560:	00000000 	andeq	r0, r0, r0
    5564:	00234800 	eoreq	r4, r3, r0, lsl #16
    5568:	00234a08 	eoreq	r4, r3, r8, lsl #20
    556c:	50000108 	andpl	r0, r0, r8, lsl #2
    5570:	0800234a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sp}
    5574:	0800236e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sp}
    5578:	01f30004 	mvnseq	r0, r4
    557c:	00009f50 	andeq	r9, r0, r0, asr pc
    5580:	00000000 	andeq	r0, r0, r0
    5584:	235e0000 	cmpcs	lr, #0
    5588:	23620800 	cmncs	r2, #0, 16
    558c:	00060800 	andeq	r0, r6, r0, lsl #16
    5590:	30080073 	andcc	r0, r8, r3, ror r0
    5594:	23629f27 	cmncs	r2, #39, 30	; 0x9c
    5598:	23660800 	cmncs	r6, #0, 16
    559c:	00090800 	andeq	r0, r9, r0, lsl #16
    55a0:	30080073 	andcc	r0, r8, r3, ror r0
    55a4:	27300827 	ldrcs	r0, [r0, -r7, lsr #16]!
    55a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55ac:	00000000 	andeq	r0, r0, r0
    55b0:	00236e00 	eoreq	r6, r3, r0, lsl #28
    55b4:	00237008 	eoreq	r7, r3, r8
    55b8:	50000108 	andpl	r0, r0, r8, lsl #2
    55bc:	08002370 	stmdaeq	r0, {r4, r5, r6, r8, r9, sp}
    55c0:	08002394 	stmdaeq	r0, {r2, r4, r7, r8, r9, sp}
    55c4:	01f30004 	mvnseq	r0, r4
    55c8:	00009f50 	andeq	r9, r0, r0, asr pc
    55cc:	00000000 	andeq	r0, r0, r0
    55d0:	23840000 	orrcs	r0, r4, #0
    55d4:	23880800 	orrcs	r0, r8, #0, 16
    55d8:	00070800 	andeq	r0, r7, r0, lsl #16
    55dc:	000a0073 	andeq	r0, sl, r3, ror r0
    55e0:	889f2730 	ldmhi	pc, {r4, r5, r8, r9, sl, sp}	; <UNPREDICTABLE>
    55e4:	8c080023 	stchi	0, cr0, [r8], {35}	; 0x23
    55e8:	0b080023 	bleq	20567c <__Stack_Size+0x20527c>
    55ec:	0a007300 	beq	221f4 <__Stack_Size+0x21df4>
    55f0:	0a273000 	beq	9d15f8 <__Stack_Size+0x9d11f8>
    55f4:	9f273000 	svcls	0x00273000
	...
    5608:	00500001 	subseq	r0, r0, r1
    560c:	00000000 	andeq	r0, r0, r0
    5610:	04000000 	streq	r0, [r0], #-0
    5614:	5001f300 	andpl	pc, r1, r0, lsl #6
    5618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5628:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5634:	01f30004 	mvnseq	r0, r4
    5638:	00009f50 	andeq	r9, r0, r0, asr pc
    563c:	00000000 	andeq	r0, r0, r0
    5640:	23940000 	orrscs	r0, r4, #0
    5644:	23960800 	orrscs	r0, r6, #0, 16
    5648:	00010800 	andeq	r0, r1, r0, lsl #16
    564c:	00239650 	eoreq	r9, r3, r0, asr r6
    5650:	0023b408 	eoreq	fp, r3, r8, lsl #8
    5654:	f3000408 	vshl.u8	d0, d8, d0
    5658:	009f5001 	addseq	r5, pc, r1
	...
    5668:	01000000 	mrseq	r0, (UNDEF: 0)
    566c:	00005000 	andeq	r5, r0, r0
    5670:	00000000 	andeq	r0, r0, r0
    5674:	00040000 	andeq	r0, r4, r0
    5678:	9f5001f3 	svcls	0x005001f3
	...
    568c:	00500001 	subseq	r0, r0, r1
    5690:	00000000 	andeq	r0, r0, r0
    5694:	04000000 	streq	r0, [r0], #-0
    5698:	5001f300 	andpl	pc, r1, r0, lsl #6
    569c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    56ac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    56b8:	01f30004 	mvnseq	r0, r4
    56bc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    56cc:	00010000 	andeq	r0, r1, r0
    56d0:	00000050 	andeq	r0, r0, r0, asr r0
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	f3000400 	vshl.u8	d0, d0, d0
    56dc:	009f5001 	addseq	r5, pc, r1
	...
    56ec:	01000000 	mrseq	r0, (UNDEF: 0)
    56f0:	00005000 	andeq	r5, r0, r0
    56f4:	00000000 	andeq	r0, r0, r0
    56f8:	00040000 	andeq	r0, r4, r0
    56fc:	9f5001f3 	svcls	0x005001f3
	...
    5710:	00500001 	subseq	r0, r0, r1
    5714:	00000000 	andeq	r0, r0, r0
    5718:	04000000 	streq	r0, [r0], #-0
    571c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5730:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    573c:	01f30004 	mvnseq	r0, r4
    5740:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5750:	00010000 	andeq	r0, r1, r0
    5754:	00000050 	andeq	r0, r0, r0, asr r0
    5758:	00000000 	andeq	r0, r0, r0
    575c:	f3000400 	vshl.u8	d0, d0, d0
    5760:	009f5001 	addseq	r5, pc, r1
	...
    5770:	01000000 	mrseq	r0, (UNDEF: 0)
    5774:	00005000 	andeq	r5, r0, r0
    5778:	00000000 	andeq	r0, r0, r0
    577c:	00040000 	andeq	r0, r4, r0
    5780:	9f5001f3 	svcls	0x005001f3
	...
    578c:	080023b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sp}
    5790:	080023b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, sp}
    5794:	b6500001 	ldrblt	r0, [r0], -r1
    5798:	da080023 	ble	20582c <__Stack_Size+0x20542c>
    579c:	04080023 	streq	r0, [r8], #-35	; 0x23
    57a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57a8:	00000000 	andeq	r0, r0, r0
    57ac:	0023da00 	eoreq	sp, r3, r0, lsl #20
    57b0:	0023dc08 	eoreq	sp, r3, r8, lsl #24
    57b4:	50000108 	andpl	r0, r0, r8, lsl #2
    57b8:	080023dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sp}
    57bc:	08002400 	stmdaeq	r0, {sl, sp}
    57c0:	01f30004 	mvnseq	r0, r4
    57c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    57d4:	00010000 	andeq	r0, r1, r0
    57d8:	00000050 	andeq	r0, r0, r0, asr r0
    57dc:	00000000 	andeq	r0, r0, r0
    57e0:	f3000400 	vshl.u8	d0, d0, d0
    57e4:	009f5001 	addseq	r5, pc, r1
	...
    57f4:	01000000 	mrseq	r0, (UNDEF: 0)
    57f8:	00005100 	andeq	r5, r0, r0, lsl #2
    57fc:	00000000 	andeq	r0, r0, r0
    5800:	00040000 	andeq	r0, r4, r0
    5804:	9f5101f3 	svcls	0x005101f3
	...
    5818:	00500001 	subseq	r0, r0, r1
    581c:	00000000 	andeq	r0, r0, r0
    5820:	04000000 	streq	r0, [r0], #-0
    5824:	5001f300 	andpl	pc, r1, r0, lsl #6
    5828:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    582c:	00000000 	andeq	r0, r0, r0
    5830:	00240000 	eoreq	r0, r4, r0
    5834:	00240e08 	eoreq	r0, r4, r8, lsl #28
    5838:	50000108 	andpl	r0, r0, r8, lsl #2
    583c:	0800240e 	stmdaeq	r0, {r1, r2, r3, sl, sp}
    5840:	08002420 	stmdaeq	r0, {r5, sl, sp}
    5844:	01f30004 	mvnseq	r0, r4
    5848:	00009f50 	andeq	r9, r0, r0, asr pc
    584c:	00000000 	andeq	r0, r0, r0
    5850:	24000000 	strcs	r0, [r0], #-0
    5854:	24040800 	strcs	r0, [r4], #-2048	; 0x800
    5858:	00010800 	andeq	r0, r1, r0, lsl #16
    585c:	00240451 	eoreq	r0, r4, r1, asr r4
    5860:	00242008 	eoreq	r2, r4, r8
    5864:	f3000408 	vshl.u8	d0, d8, d0
    5868:	009f5101 	addseq	r5, pc, r1, lsl #2
    586c:	00000000 	andeq	r0, r0, r0
    5870:	20000000 	andcs	r0, r0, r0
    5874:	2e080024 	cdpcs	0, 0, cr0, cr8, cr4, {1}
    5878:	01080024 	tsteq	r8, r4, lsr #32
    587c:	242e5000 	strtcs	r5, [lr], #-0
    5880:	24400800 	strbcs	r0, [r0], #-2048	; 0x800
    5884:	00040800 	andeq	r0, r4, r0, lsl #16
    5888:	9f5001f3 	svcls	0x005001f3
	...
    5894:	08002420 	stmdaeq	r0, {r5, sl, sp}
    5898:	08002424 	stmdaeq	r0, {r2, r5, sl, sp}
    589c:	24510001 	ldrbcs	r0, [r1], #-1
    58a0:	40080024 	andmi	r0, r8, r4, lsr #32
    58a4:	04080024 	streq	r0, [r8], #-36	; 0x24
    58a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    58ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58b0:	00000000 	andeq	r0, r0, r0
    58b4:	00244000 	eoreq	r4, r4, r0
    58b8:	00244a08 	eoreq	r4, r4, r8, lsl #20
    58bc:	50000108 	andpl	r0, r0, r8, lsl #2
    58c0:	0800244a 	stmdaeq	r0, {r1, r3, r6, sl, sp}
    58c4:	08002460 	stmdaeq	r0, {r5, r6, sl, sp}
    58c8:	01f30004 	mvnseq	r0, r4
    58cc:	00009f50 	andeq	r9, r0, r0, asr pc
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	24600000 	strbtcs	r0, [r0], #-0
    58d8:	246a0800 	strbtcs	r0, [sl], #-2048	; 0x800
    58dc:	00010800 	andeq	r0, r1, r0, lsl #16
    58e0:	00246a50 	eoreq	r6, r4, r0, asr sl
    58e4:	00248008 	eoreq	r8, r4, r8
    58e8:	f3000408 	vshl.u8	d0, d8, d0
    58ec:	009f5001 	addseq	r5, pc, r1
    58f0:	00000000 	andeq	r0, r0, r0
    58f4:	80000000 	andhi	r0, r0, r0
    58f8:	8a080024 	bhi	205990 <__Stack_Size+0x205590>
    58fc:	01080024 	tsteq	r8, r4, lsr #32
    5900:	248a5000 	strcs	r5, [sl], #0
    5904:	249c0800 	ldrcs	r0, [ip], #2048	; 0x800
    5908:	00040800 	andeq	r0, r4, r0, lsl #16
    590c:	9f5001f3 	svcls	0x005001f3
	...
    5920:	00510001 	subseq	r0, r1, r1
    5924:	00000000 	andeq	r0, r0, r0
    5928:	04000000 	streq	r0, [r0], #-0
    592c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5934:	00000000 	andeq	r0, r0, r0
    5938:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5944:	01f30004 	mvnseq	r0, r4
    5948:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5958:	00010000 	andeq	r0, r1, r0
    595c:	00000053 	andeq	r0, r0, r3, asr r0
    5960:	00000000 	andeq	r0, r0, r0
    5964:	53000100 	movwpl	r0, #256	; 0x100
	...
    5970:	00530001 	subseq	r0, r3, r1
    5974:	00000000 	andeq	r0, r0, r0
    5978:	9c000000 	stcls	0, cr0, [r0], {-0}
    597c:	a8080024 	stmdage	r8, {r2, r5}
    5980:	01080024 	tsteq	r8, r4, lsr #32
    5984:	24a85000 	strtcs	r5, [r8], #0
    5988:	24dc0800 	ldrbcs	r0, [ip], #2048	; 0x800
    598c:	00040800 	andeq	r0, r4, r0, lsl #16
    5990:	9f5001f3 	svcls	0x005001f3
	...
    599c:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
    59a0:	080024ca 	stmdaeq	r0, {r1, r3, r6, r7, sl, sp}
    59a4:	ca510001 	bgt	14459b0 <__Stack_Size+0x14455b0>
    59a8:	dc080024 	stcle	0, cr0, [r8], {36}	; 0x24
    59ac:	04080024 	streq	r0, [r8], #-36	; 0x24
    59b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    59b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59b8:	00000000 	andeq	r0, r0, r0
    59bc:	0024b400 	eoreq	fp, r4, r0, lsl #8
    59c0:	0024bc08 	eoreq	fp, r4, r8, lsl #24
    59c4:	53000108 	movwpl	r0, #264	; 0x108
    59c8:	080024bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, sp}
    59cc:	080024be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, sl, sp}
    59d0:	00710005 	rsbseq	r0, r1, r5
    59d4:	be9f2535 	mrclt	5, 4, r2, cr15, cr5, {1}
    59d8:	c0080024 	andgt	r0, r8, r4, lsr #32
    59dc:	01080024 	tsteq	r8, r4, lsr #32
    59e0:	24c85300 	strbcs	r5, [r8], #768	; 0x300
    59e4:	24d00800 	ldrbcs	r0, [r0], #2048	; 0x800
    59e8:	00010800 	andeq	r0, r1, r0, lsl #16
    59ec:	00000053 	andeq	r0, r0, r3, asr r0
	...
    59fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a08:	01f30004 	mvnseq	r0, r4
    5a0c:	00009f50 	andeq	r9, r0, r0, asr pc
    5a10:	00000000 	andeq	r0, r0, r0
    5a14:	24dc0000 	ldrbcs	r0, [ip], #0
    5a18:	24e60800 	strbtcs	r0, [r6], #2048	; 0x800
    5a1c:	00010800 	andeq	r0, r1, r0, lsl #16
    5a20:	0024e650 	eoreq	lr, r4, r0, asr r6
    5a24:	0024fc08 	eoreq	pc, r4, r8, lsl #24
    5a28:	f3000408 	vshl.u8	d0, d8, d0
    5a2c:	009f5001 	addseq	r5, pc, r1
	...
    5a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a40:	00005000 	andeq	r5, r0, r0
    5a44:	00000000 	andeq	r0, r0, r0
    5a48:	00040000 	andeq	r0, r4, r0
    5a4c:	9f5001f3 	svcls	0x005001f3
	...
    5a60:	00510001 	subseq	r0, r1, r1
    5a64:	00000000 	andeq	r0, r0, r0
    5a68:	04000000 	streq	r0, [r0], #-0
    5a6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5a70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5a80:	52000100 	andpl	r0, r0, #0, 2
	...
    5a8c:	01f30004 	mvnseq	r0, r4
    5a90:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    5aa0:	00010000 	andeq	r0, r1, r0
    5aa4:	00000050 	andeq	r0, r0, r0, asr r0
    5aa8:	00000000 	andeq	r0, r0, r0
    5aac:	f3000400 	vshl.u8	d0, d0, d0
    5ab0:	009f5001 	addseq	r5, pc, r1
	...
    5ac0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ac4:	00005100 	andeq	r5, r0, r0, lsl #2
    5ac8:	00000000 	andeq	r0, r0, r0
    5acc:	00040000 	andeq	r0, r4, r0
    5ad0:	9f5101f3 	svcls	0x005101f3
	...
    5ae4:	00500001 	subseq	r0, r0, r1
    5ae8:	00000000 	andeq	r0, r0, r0
    5aec:	04000000 	streq	r0, [r0], #-0
    5af0:	5001f300 	andpl	pc, r1, r0, lsl #6
    5af4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5b04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5b10:	01f30004 	mvnseq	r0, r4
    5b14:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5b24:	00010000 	andeq	r0, r1, r0
    5b28:	00000050 	andeq	r0, r0, r0, asr r0
    5b2c:	00000000 	andeq	r0, r0, r0
    5b30:	f3000400 	vshl.u8	d0, d0, d0
    5b34:	009f5001 	addseq	r5, pc, r1
	...
    5b44:	01000000 	mrseq	r0, (UNDEF: 0)
    5b48:	00005000 	andeq	r5, r0, r0
    5b4c:	00000000 	andeq	r0, r0, r0
    5b50:	00040000 	andeq	r0, r4, r0
    5b54:	9f5001f3 	svcls	0x005001f3
	...
    5b68:	00500001 	subseq	r0, r0, r1
    5b6c:	00000000 	andeq	r0, r0, r0
    5b70:	04000000 	streq	r0, [r0], #-0
    5b74:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b7c:	00000000 	andeq	r0, r0, r0
    5b80:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5b8c:	01f30004 	mvnseq	r0, r4
    5b90:	00009f50 	andeq	r9, r0, r0, asr pc
    5b94:	00000000 	andeq	r0, r0, r0
    5b98:	00010000 	andeq	r0, r1, r0
    5b9c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5bac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5bb8:	01f30004 	mvnseq	r0, r4
    5bbc:	00009f51 	andeq	r9, r0, r1, asr pc
    5bc0:	00000000 	andeq	r0, r0, r0
    5bc4:	00010000 	andeq	r0, r1, r0
    5bc8:	00000051 	andeq	r0, r0, r1, asr r0
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	f3000400 	vshl.u8	d0, d0, d0
    5bd4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5bd8:	00000000 	andeq	r0, r0, r0
    5bdc:	01000000 	mrseq	r0, (UNDEF: 0)
    5be0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5bf0:	00010000 	andeq	r0, r1, r0
    5bf4:	00000052 	andeq	r0, r0, r2, asr r0
    5bf8:	00000000 	andeq	r0, r0, r0
    5bfc:	f3000400 	vshl.u8	d0, d0, d0
    5c00:	009f5201 	addseq	r5, pc, r1, lsl #4
    5c04:	00000000 	andeq	r0, r0, r0
    5c08:	01000000 	mrseq	r0, (UNDEF: 0)
    5c0c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5c1c:	00010000 	andeq	r0, r1, r0
    5c20:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5c30:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c3c:	00720005 	rsbseq	r0, r2, r5
    5c40:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5c44:	00000000 	andeq	r0, r0, r0
    5c48:	01000000 	mrseq	r0, (UNDEF: 0)
    5c4c:	00005300 	andeq	r5, r0, r0, lsl #6
    5c50:	00000000 	andeq	r0, r0, r0
    5c54:	00010000 	andeq	r0, r1, r0
    5c58:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5c68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5c74:	00510001 	subseq	r0, r1, r1
	...
    5c84:	01000000 	mrseq	r0, (UNDEF: 0)
    5c88:	00005300 	andeq	r5, r0, r0, lsl #6
    5c8c:	00000000 	andeq	r0, r0, r0
    5c90:	00050000 	andeq	r0, r5, r0
    5c94:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c9c:	00000000 	andeq	r0, r0, r0
    5ca0:	53000100 	movwpl	r0, #256	; 0x100
	...
    5cac:	00530001 	subseq	r0, r3, r1
	...
    5cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5cc0:	00005000 	andeq	r5, r0, r0
    5cc4:	00000000 	andeq	r0, r0, r0
    5cc8:	00040000 	andeq	r0, r4, r0
    5ccc:	9f5001f3 	svcls	0x005001f3
	...
    5cd8:	00500001 	subseq	r0, r0, r1
    5cdc:	00000000 	andeq	r0, r0, r0
    5ce0:	04000000 	streq	r0, [r0], #-0
    5ce4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5cf8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d04:	01f30004 	mvnseq	r0, r4
    5d08:	00009f51 	andeq	r9, r0, r1, asr pc
    5d0c:	00000000 	andeq	r0, r0, r0
    5d10:	00010000 	andeq	r0, r1, r0
    5d14:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5d24:	52000100 	andpl	r0, r0, #0, 2
	...
    5d30:	01f30004 	mvnseq	r0, r4
    5d34:	00009f52 	andeq	r9, r0, r2, asr pc
    5d38:	00000000 	andeq	r0, r0, r0
    5d3c:	00010000 	andeq	r0, r1, r0
    5d40:	00000052 	andeq	r0, r0, r2, asr r0
	...
    5d50:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d64:	00530001 	subseq	r0, r3, r1
    5d68:	00000000 	andeq	r0, r0, r0
    5d6c:	05000000 	streq	r0, [r0, #-0]
    5d70:	35007200 	strcc	r7, [r0, #-512]	; 0x200
    5d74:	00009f25 	andeq	r9, r0, r5, lsr #30
    5d78:	00000000 	andeq	r0, r0, r0
    5d7c:	00010000 	andeq	r0, r1, r0
    5d80:	00000053 	andeq	r0, r0, r3, asr r0
    5d84:	00000000 	andeq	r0, r0, r0
    5d88:	53000100 	movwpl	r0, #256	; 0x100
	...
    5d9c:	00500001 	subseq	r0, r0, r1
    5da0:	00000000 	andeq	r0, r0, r0
    5da4:	04000000 	streq	r0, [r0], #-0
    5da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5db0:	00000000 	andeq	r0, r0, r0
    5db4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5dc0:	01f30004 	mvnseq	r0, r4
    5dc4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5dd4:	00010000 	andeq	r0, r1, r0
    5dd8:	00000051 	andeq	r0, r0, r1, asr r0
    5ddc:	00000000 	andeq	r0, r0, r0
    5de0:	f3000400 	vshl.u8	d0, d0, d0
    5de4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5de8:	00000000 	andeq	r0, r0, r0
    5dec:	01000000 	mrseq	r0, (UNDEF: 0)
    5df0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5e00:	00010000 	andeq	r0, r1, r0
    5e04:	00000052 	andeq	r0, r0, r2, asr r0
    5e08:	00000000 	andeq	r0, r0, r0
    5e0c:	f3000400 	vshl.u8	d0, d0, d0
    5e10:	009f5201 	addseq	r5, pc, r1, lsl #4
    5e14:	00000000 	andeq	r0, r0, r0
    5e18:	01000000 	mrseq	r0, (UNDEF: 0)
    5e1c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5e2c:	00010000 	andeq	r0, r1, r0
    5e30:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5e40:	53000100 	movwpl	r0, #256	; 0x100
	...
    5e4c:	00720005 	rsbseq	r0, r2, r5
    5e50:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5e54:	00000000 	andeq	r0, r0, r0
    5e58:	01000000 	mrseq	r0, (UNDEF: 0)
    5e5c:	00005300 	andeq	r5, r0, r0, lsl #6
    5e60:	00000000 	andeq	r0, r0, r0
    5e64:	00010000 	andeq	r0, r1, r0
    5e68:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5e78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5e84:	01f30004 	mvnseq	r0, r4
    5e88:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5e98:	00010000 	andeq	r0, r1, r0
    5e9c:	00000050 	andeq	r0, r0, r0, asr r0
    5ea0:	00000000 	andeq	r0, r0, r0
    5ea4:	f3000400 	vshl.u8	d0, d0, d0
    5ea8:	009f5001 	addseq	r5, pc, r1
	...
    5eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    5ebc:	00005000 	andeq	r5, r0, r0
    5ec0:	00000000 	andeq	r0, r0, r0
    5ec4:	00040000 	andeq	r0, r4, r0
    5ec8:	9f5001f3 	svcls	0x005001f3
	...
    5edc:	00500001 	subseq	r0, r0, r1
    5ee0:	00000000 	andeq	r0, r0, r0
    5ee4:	04000000 	streq	r0, [r0], #-0
    5ee8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5eec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ef0:	00000000 	andeq	r0, r0, r0
    5ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f00:	01f30004 	mvnseq	r0, r4
    5f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5f14:	00010000 	andeq	r0, r1, r0
    5f18:	00000050 	andeq	r0, r0, r0, asr r0
    5f1c:	00000000 	andeq	r0, r0, r0
    5f20:	f3000400 	vshl.u8	d0, d0, d0
    5f24:	009f5001 	addseq	r5, pc, r1
	...
    5f34:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    5f38:	08007000 	stmdaeq	r0, {ip, sp, lr}
    5f3c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5f40:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    5f44:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    5f48:	00000000 	andeq	r0, r0, r0
    5f4c:	0f000000 	svceq	0x00000000
    5f50:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f54:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    5f58:	08007124 	stmdaeq	r0, {r2, r5, r8, ip, sp, lr}
    5f5c:	9f211aff 	svcls	0x00211aff
	...
    5f68:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
    5f6c:	08002500 	stmdaeq	r0, {r8, sl, sp}
    5f70:	00500001 	subseq	r0, r0, r1
    5f74:	06080025 	streq	r0, [r8], -r5, lsr #32
    5f78:	04080025 	streq	r0, [r8], #-37	; 0x25
    5f7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f84:	00000000 	andeq	r0, r0, r0
    5f88:	0024fc00 	eoreq	pc, r4, r0, lsl #24
    5f8c:	00250008 	eoreq	r0, r5, r8
    5f90:	50000108 	andpl	r0, r0, r8, lsl #2
    5f94:	08002500 	stmdaeq	r0, {r8, sl, sp}
    5f98:	08002506 	stmdaeq	r0, {r1, r2, r8, sl, sp}
    5f9c:	00530001 	subseq	r0, r3, r1
    5fa0:	00000000 	andeq	r0, r0, r0
    5fa4:	fc000000 	stc2	0, cr0, [r0], {-0}
    5fa8:	00080024 	andeq	r0, r8, r4, lsr #32
    5fac:	0d080025 	stceq	0, cr0, [r8, #-148]	; 0xffffff6c
    5fb0:	38007000 	stmdacc	r0, {ip, sp, lr}
    5fb4:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    5fb8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fbc:	25009f21 	strcs	r9, [r0, #-3873]	; 0xf21
    5fc0:	25060800 	strcs	r0, [r6, #-2048]	; 0x800
    5fc4:	000e0800 	andeq	r0, lr, r0, lsl #16
    5fc8:	385001f3 	ldmdacc	r0, {r0, r1, r4, r5, r6, r7, r8}^
    5fcc:	08007325 	stmdaeq	r0, {r0, r2, r5, r8, r9, ip, sp, lr}
    5fd0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fd4:	00009f21 	andeq	r9, r0, r1, lsr #30
    5fd8:	00000000 	andeq	r0, r0, r0
    5fdc:	25280000 	strcs	r0, [r8, #-0]!
    5fe0:	25300800 	ldrcs	r0, [r0, #-2048]!	; 0x800
    5fe4:	00010800 	andeq	r0, r1, r0, lsl #16
    5fe8:	00253050 	eoreq	r3, r5, r0, asr r0
    5fec:	00254c08 	eoreq	r4, r5, r8, lsl #24
    5ff0:	f3000408 	vshl.u8	d0, d8, d0
    5ff4:	009f5001 	addseq	r5, pc, r1
    5ff8:	00000000 	andeq	r0, r0, r0
    5ffc:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    6000:	35080025 	strcc	r0, [r8, #-37]	; 0x25
    6004:	01080025 	tsteq	r8, r5, lsr #32
    6008:	25355100 	ldrcs	r5, [r5, #-256]!	; 0x100
    600c:	254c0800 	strbcs	r0, [ip, #-2048]	; 0x800
    6010:	00010800 	andeq	r0, r1, r0, lsl #16
    6014:	00000056 	andeq	r0, r0, r6, asr r0
    6018:	00000000 	andeq	r0, r0, r0
    601c:	00252800 	eoreq	r2, r5, r0, lsl #16
    6020:	00253808 	eoreq	r3, r5, r8, lsl #16
    6024:	30000208 	andcc	r0, r0, r8, lsl #4
    6028:	0025389f 	mlaeq	r5, pc, r8, r3	; <UNPREDICTABLE>
    602c:	00254c08 	eoreq	r4, r5, r8, lsl #24
    6030:	74000708 	strvc	r0, [r0], #-1800	; 0x708
    6034:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    6038:	00009f1a 	andeq	r9, r0, sl, lsl pc
    603c:	00000000 	andeq	r0, r0, r0
    6040:	25960000 	ldrcs	r0, [r6]
    6044:	259a0800 	ldrcs	r0, [sl, #2048]	; 0x800
    6048:	00070800 	andeq	r0, r7, r0, lsl #16
    604c:	200a0073 	andcs	r0, sl, r3, ror r0
    6050:	9a9f2720 	bls	fe7cfcd8 <SCS_BASE+0x1e7c1cd8>
    6054:	9e080025 	cdpls	0, 0, cr0, cr8, cr5, {1}
    6058:	06080025 	streq	r0, [r8], -r5, lsr #32
    605c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    6060:	9e9f2720 	cdpls	7, 9, cr2, cr15, cr0, {1}
    6064:	a2080025 	andge	r0, r8, #37	; 0x25
    6068:	01080025 	tsteq	r8, r5, lsr #32
    606c:	25a25300 	strcs	r5, [r2, #768]!	; 0x300
    6070:	25bb0800 	ldrcs	r0, [fp, #2048]!	; 0x800
    6074:	000b0800 	andeq	r0, fp, r0, lsl #16
    6078:	bf0a0071 	svclt	0x000a0071
    607c:	200a1abf 			; <UNDEFINED> instruction: 0x200a1abf
    6080:	be9f2720 	cdplt	7, 9, cr2, cr15, cr0, {1}
    6084:	cc080025 	stcgt	0, cr0, [r8], {37}	; 0x25
    6088:	0b080025 	bleq	206124 <__Stack_Size+0x205d24>
    608c:	0a007100 	beq	22494 <__Stack_Size+0x22094>
    6090:	0a1abfbf 	beq	6b5f94 <__Stack_Size+0x6b5b94>
    6094:	9f272020 	svcls	0x00272020
	...
    60a0:	080025fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, sp}
    60a4:	0800262a 	stmdaeq	r0, {r1, r3, r5, r9, sl, sp}
    60a8:	00530001 	subseq	r0, r3, r1
	...
    60b8:	07000000 	streq	r0, [r0, -r0]
    60bc:	0a007100 	beq	224c4 <__Stack_Size+0x220c4>
    60c0:	9f1affff 	svcls	0x001affff
	...
    60cc:	00710007 	rsbseq	r0, r1, r7
    60d0:	1affff0a 	bne	5d00 <__Stack_Size+0x5900>
    60d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60d8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00000001 	andeq	r0, r0, r1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000001 	andeq	r0, r0, r1
   c:	00000001 	andeq	r0, r0, r1
	...
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  1c:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  24:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  28:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  34:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
  38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000001 	andeq	r0, r0, r1
  48:	08000228 	stmdaeq	r0, {r3, r5, r9}
  4c:	08000250 	stmdaeq	r0, {r4, r6, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	08000250 	stmdaeq	r0, {r4, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  60:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  64:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  68:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  6c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  70:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  74:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  78:	00000001 	andeq	r0, r0, r1
  7c:	00000001 	andeq	r0, r0, r1
  80:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  84:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  88:	00000001 	andeq	r0, r0, r1
  8c:	00000001 	andeq	r0, r0, r1
  90:	00000001 	andeq	r0, r0, r1
  94:	00000001 	andeq	r0, r0, r1
  98:	00000001 	andeq	r0, r0, r1
  9c:	00000001 	andeq	r0, r0, r1
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
  b0:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
  bc:	0800034e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9}
  c0:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  c4:	08000408 	stmdaeq	r0, {r3, sl}
  c8:	08000408 	stmdaeq	r0, {r3, sl}
  cc:	08000804 	stmdaeq	r0, {r2, fp}
  d0:	08000804 	stmdaeq	r0, {r2, fp}
  d4:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d8:	08000890 	stmdaeq	r0, {r4, r7, fp}
  dc:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e0:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e4:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  ec:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
	...
  f8:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
  fc:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 100:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 104:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 108:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 10c:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 110:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 114:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
 118:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
 11c:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 120:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 124:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 128:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 12c:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 130:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 134:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 138:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 13c:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 140:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
 144:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 148:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
 14c:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 150:	08000b70 	stmdaeq	r0, {r4, r5, r6, r8, r9, fp}
 154:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
 158:	08000b72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, fp}
 15c:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 160:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 164:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
 168:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
 16c:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
 170:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
 174:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
 178:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
 17c:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
 180:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
 184:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
 188:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
 18c:	08000b80 	stmdaeq	r0, {r7, r8, r9, fp}
 190:	08000b80 	stmdaeq	r0, {r7, r8, r9, fp}
 194:	08000b82 	stmdaeq	r0, {r1, r7, r8, r9, fp}
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000001 	andeq	r0, r0, r1
 1bc:	00000001 	andeq	r0, r0, r1
 1c0:	00000001 	andeq	r0, r0, r1
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	00000001 	andeq	r0, r0, r1
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	08000b82 	stmdaeq	r0, {r1, r7, r8, r9, fp}
 1d4:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 1d8:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 1dc:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
 1e0:	08000b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp}
 1e4:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 1e8:	08000b8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, fp}
 1ec:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 1f0:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 1f4:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 1f8:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 1fc:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 200:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 204:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 208:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 20c:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 210:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 214:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 218:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 21c:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 220:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 224:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 228:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 22c:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 230:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 234:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 238:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 23c:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 240:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 244:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 248:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 24c:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 250:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 254:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 258:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 25c:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 260:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 264:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 268:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 26c:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 270:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 274:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 278:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 27c:	08000c2e 	stmdaeq	r0, {r1, r2, r3, r5, sl, fp}
 280:	08000c2e 	stmdaeq	r0, {r1, r2, r3, r5, sl, fp}
 284:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
 288:	08000c30 	stmdaeq	r0, {r4, r5, sl, fp}
 28c:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
 290:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
 294:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
 298:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
 29c:	08000c36 	stmdaeq	r0, {r1, r2, r4, r5, sl, fp}
 2a0:	08000c36 	stmdaeq	r0, {r1, r2, r4, r5, sl, fp}
 2a4:	08000c38 	stmdaeq	r0, {r3, r4, r5, sl, fp}
 2a8:	08000c38 	stmdaeq	r0, {r3, r4, r5, sl, fp}
 2ac:	08000c3a 	stmdaeq	r0, {r1, r3, r4, r5, sl, fp}
 2b0:	08000c3a 	stmdaeq	r0, {r1, r3, r4, r5, sl, fp}
 2b4:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
 2b8:	08000c3c 	stmdaeq	r0, {r2, r3, r4, r5, sl, fp}
 2bc:	08000c3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, sl, fp}
 2c0:	08000c3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, sl, fp}
 2c4:	08000c40 	stmdaeq	r0, {r6, sl, fp}
 2c8:	08000c40 	stmdaeq	r0, {r6, sl, fp}
 2cc:	08000c42 	stmdaeq	r0, {r1, r6, sl, fp}
 2d0:	08000c42 	stmdaeq	r0, {r1, r6, sl, fp}
 2d4:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
 2d8:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
 2dc:	08000c46 	stmdaeq	r0, {r1, r2, r6, sl, fp}
 2e0:	08000c46 	stmdaeq	r0, {r1, r2, r6, sl, fp}
 2e4:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
 2e8:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
 2ec:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
 2f0:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
 2f4:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
 2f8:	08000c4c 	stmdaeq	r0, {r2, r3, r6, sl, fp}
 2fc:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
 300:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
 304:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
 308:	08000c50 	stmdaeq	r0, {r4, r6, sl, fp}
 30c:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
 310:	08000c52 	stmdaeq	r0, {r1, r4, r6, sl, fp}
 314:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
 318:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
 31c:	08000c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp}
	...
 328:	08000c86 	stmdaeq	r0, {r1, r2, r7, sl, fp}
 32c:	08000d06 	stmdaeq	r0, {r1, r2, r8, sl, fp}
 330:	08000d08 	stmdaeq	r0, {r3, r8, sl, fp}
 334:	08000d0e 	stmdaeq	r0, {r1, r2, r3, r8, sl, fp}
 338:	08000d10 	stmdaeq	r0, {r4, r8, sl, fp}
 33c:	08000d20 	stmdaeq	r0, {r5, r8, sl, fp}
	...
 348:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
 34c:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
 350:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
 354:	08000d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp}
 358:	08000d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp}
 35c:	08000dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp}
 360:	00000001 	andeq	r0, r0, r1
 364:	00000001 	andeq	r0, r0, r1
	...
 370:	08000dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp}
 374:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
	...
 380:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
 384:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
 388:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
 38c:	08000e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp}
 390:	08000e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp}
 394:	08000e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp}
 398:	08000e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp}
 39c:	08000e6a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sl, fp}
 3a0:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
 3a4:	08000ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp}
 3a8:	08000ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp}
 3ac:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
 3b0:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
 3b4:	08000efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp}
 3b8:	08000efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp}
 3bc:	08000f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp}
 3c0:	08000f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp}
 3c4:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
 3c8:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
 3cc:	08000f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp}
 3d0:	08000f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp}
 3d4:	08001044 	stmdaeq	r0, {r2, r6, ip}
 3d8:	08001044 	stmdaeq	r0, {r2, r6, ip}
 3dc:	08001050 	stmdaeq	r0, {r4, r6, ip}
 3e0:	08001050 	stmdaeq	r0, {r4, r6, ip}
 3e4:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
 3e8:	0800105c 	stmdaeq	r0, {r2, r3, r4, r6, ip}
 3ec:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
	...
 3f8:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
 3fc:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 400:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 404:	080010dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, ip}
 408:	00000001 	andeq	r0, r0, r1
 40c:	00000001 	andeq	r0, r0, r1
 410:	080010dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, ip}
 414:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 418:	080010f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip}
 41c:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
 420:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
 424:	08001120 	stmdaeq	r0, {r5, r8, ip}
 428:	08001120 	stmdaeq	r0, {r5, r8, ip}
 42c:	08001154 	stmdaeq	r0, {r2, r4, r6, r8, ip}
 430:	08001154 	stmdaeq	r0, {r2, r4, r6, r8, ip}
 434:	0800117e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, ip}
	...
 440:	08001180 	stmdaeq	r0, {r7, r8, ip}
 444:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 448:	00000001 	andeq	r0, r0, r1
 44c:	00000001 	andeq	r0, r0, r1
 450:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 454:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
 458:	080011b0 	stmdaeq	r0, {r4, r5, r7, r8, ip}
 45c:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
 460:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
 464:	080011d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip}
 468:	00000001 	andeq	r0, r0, r1
 46c:	00000001 	andeq	r0, r0, r1
 470:	00000001 	andeq	r0, r0, r1
 474:	00000001 	andeq	r0, r0, r1
 478:	00000001 	andeq	r0, r0, r1
 47c:	00000001 	andeq	r0, r0, r1
 480:	00000001 	andeq	r0, r0, r1
 484:	00000001 	andeq	r0, r0, r1
 488:	00000001 	andeq	r0, r0, r1
 48c:	00000001 	andeq	r0, r0, r1
 490:	00000001 	andeq	r0, r0, r1
 494:	00000001 	andeq	r0, r0, r1
 498:	080011d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip}
 49c:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 4a0:	080011e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip}
 4a4:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
 4a8:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
 4ac:	08001242 	stmdaeq	r0, {r1, r6, r9, ip}
 4b0:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
 4b4:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	00000001 	andeq	r0, r0, r1
 4c0:	00000001 	andeq	r0, r0, r1
 4c4:	00000001 	andeq	r0, r0, r1
 4c8:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
 4cc:	080012cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip}
 4d0:	00000001 	andeq	r0, r0, r1
 4d4:	00000001 	andeq	r0, r0, r1
 4d8:	00000001 	andeq	r0, r0, r1
 4dc:	00000001 	andeq	r0, r0, r1
 4e0:	00000001 	andeq	r0, r0, r1
 4e4:	00000001 	andeq	r0, r0, r1
 4e8:	00000001 	andeq	r0, r0, r1
 4ec:	00000001 	andeq	r0, r0, r1
 4f0:	00000001 	andeq	r0, r0, r1
 4f4:	00000001 	andeq	r0, r0, r1
	...
 500:	080012cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip}
 504:	080012d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip}
 508:	080012d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip}
 50c:	080012e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip}
 510:	080012e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip}
 514:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
 518:	00000001 	andeq	r0, r0, r1
 51c:	00000001 	andeq	r0, r0, r1
 520:	00000001 	andeq	r0, r0, r1
 524:	00000001 	andeq	r0, r0, r1
 528:	00000001 	andeq	r0, r0, r1
 52c:	00000001 	andeq	r0, r0, r1
	...
 538:	00000001 	andeq	r0, r0, r1
 53c:	00000001 	andeq	r0, r0, r1
 540:	00000001 	andeq	r0, r0, r1
 544:	00000001 	andeq	r0, r0, r1
 548:	080012f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip}
 54c:	0800138c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip}
 550:	00000001 	andeq	r0, r0, r1
 554:	00000001 	andeq	r0, r0, r1
 558:	0800138c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip}
 55c:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
 560:	00000001 	andeq	r0, r0, r1
 564:	00000001 	andeq	r0, r0, r1
 568:	00000001 	andeq	r0, r0, r1
 56c:	00000001 	andeq	r0, r0, r1
 570:	00000001 	andeq	r0, r0, r1
 574:	00000001 	andeq	r0, r0, r1
 578:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
 57c:	0800139c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip}
 580:	0800139c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip}
 584:	080013a0 	stmdaeq	r0, {r5, r7, r8, r9, ip}
 588:	00000001 	andeq	r0, r0, r1
 58c:	00000001 	andeq	r0, r0, r1
 590:	00000001 	andeq	r0, r0, r1
 594:	00000001 	andeq	r0, r0, r1
 598:	00000001 	andeq	r0, r0, r1
 59c:	00000001 	andeq	r0, r0, r1
 5a0:	00000001 	andeq	r0, r0, r1
 5a4:	00000001 	andeq	r0, r0, r1
 5a8:	00000001 	andeq	r0, r0, r1
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	080013a0 	stmdaeq	r0, {r5, r7, r8, r9, ip}
 5b4:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
 5b8:	00000001 	andeq	r0, r0, r1
 5bc:	00000001 	andeq	r0, r0, r1
	...
 5c8:	00000001 	andeq	r0, r0, r1
 5cc:	00000001 	andeq	r0, r0, r1
 5d0:	00000001 	andeq	r0, r0, r1
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
 5dc:	08001408 	stmdaeq	r0, {r3, sl, ip}
 5e0:	08001408 	stmdaeq	r0, {r3, sl, ip}
 5e4:	0800148c 	stmdaeq	r0, {r2, r3, r7, sl, ip}
 5e8:	00000001 	andeq	r0, r0, r1
 5ec:	00000001 	andeq	r0, r0, r1
 5f0:	00000001 	andeq	r0, r0, r1
 5f4:	00000001 	andeq	r0, r0, r1
 5f8:	00000001 	andeq	r0, r0, r1
 5fc:	00000001 	andeq	r0, r0, r1
 600:	00000001 	andeq	r0, r0, r1
 604:	00000001 	andeq	r0, r0, r1
 608:	00000001 	andeq	r0, r0, r1
 60c:	00000001 	andeq	r0, r0, r1
 610:	00000001 	andeq	r0, r0, r1
 614:	00000001 	andeq	r0, r0, r1
 618:	00000001 	andeq	r0, r0, r1
 61c:	00000001 	andeq	r0, r0, r1
 620:	00000001 	andeq	r0, r0, r1
 624:	00000001 	andeq	r0, r0, r1
 628:	00000001 	andeq	r0, r0, r1
 62c:	00000001 	andeq	r0, r0, r1
 630:	00000001 	andeq	r0, r0, r1
 634:	00000001 	andeq	r0, r0, r1
 638:	00000001 	andeq	r0, r0, r1
 63c:	00000001 	andeq	r0, r0, r1
 640:	00000001 	andeq	r0, r0, r1
 644:	00000001 	andeq	r0, r0, r1
 648:	00000001 	andeq	r0, r0, r1
 64c:	00000001 	andeq	r0, r0, r1
 650:	00000001 	andeq	r0, r0, r1
 654:	00000001 	andeq	r0, r0, r1
 658:	0800148c 	stmdaeq	r0, {r2, r3, r7, sl, ip}
 65c:	080014a0 	stmdaeq	r0, {r5, r7, sl, ip}
 660:	080014a0 	stmdaeq	r0, {r5, r7, sl, ip}
 664:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
 668:	00000001 	andeq	r0, r0, r1
 66c:	00000001 	andeq	r0, r0, r1
 670:	00000001 	andeq	r0, r0, r1
 674:	00000001 	andeq	r0, r0, r1
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000001 	andeq	r0, r0, r1
 680:	00000001 	andeq	r0, r0, r1
 684:	00000001 	andeq	r0, r0, r1
 688:	00000001 	andeq	r0, r0, r1
 68c:	00000001 	andeq	r0, r0, r1
 690:	00000001 	andeq	r0, r0, r1
 694:	00000001 	andeq	r0, r0, r1
 698:	00000001 	andeq	r0, r0, r1
 69c:	00000001 	andeq	r0, r0, r1
 6a0:	00000001 	andeq	r0, r0, r1
 6a4:	00000001 	andeq	r0, r0, r1
 6a8:	00000001 	andeq	r0, r0, r1
 6ac:	00000001 	andeq	r0, r0, r1
 6b0:	00000001 	andeq	r0, r0, r1
 6b4:	00000001 	andeq	r0, r0, r1
	...
 6c0:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
 6c4:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
 6c8:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
 6cc:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
 6d0:	00000001 	andeq	r0, r0, r1
 6d4:	00000001 	andeq	r0, r0, r1
 6d8:	00000001 	andeq	r0, r0, r1
 6dc:	00000001 	andeq	r0, r0, r1
 6e0:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
 6e4:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
 6e8:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
 6ec:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
 6f0:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
 6f4:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
 6f8:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
 6fc:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 700:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 704:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 708:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 70c:	08001598 	stmdaeq	r0, {r3, r4, r7, r8, sl, ip}
 710:	08001598 	stmdaeq	r0, {r3, r4, r7, r8, sl, ip}
 714:	080015ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip}
 718:	00000001 	andeq	r0, r0, r1
 71c:	00000001 	andeq	r0, r0, r1
 720:	080015ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip}
 724:	080015b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip}
 728:	00000001 	andeq	r0, r0, r1
 72c:	00000001 	andeq	r0, r0, r1
 730:	00000001 	andeq	r0, r0, r1
 734:	00000001 	andeq	r0, r0, r1
 738:	00000001 	andeq	r0, r0, r1
 73c:	00000001 	andeq	r0, r0, r1
 740:	00000001 	andeq	r0, r0, r1
 744:	00000001 	andeq	r0, r0, r1
 748:	00000001 	andeq	r0, r0, r1
 74c:	00000001 	andeq	r0, r0, r1
 750:	080015b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip}
 754:	0800163c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip}
 758:	00000001 	andeq	r0, r0, r1
 75c:	00000001 	andeq	r0, r0, r1
 760:	0800163c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip}
 764:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
 768:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
 76c:	0800166c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, ip}
 770:	0800166c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, ip}
 774:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
 778:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
 77c:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
 780:	00000001 	andeq	r0, r0, r1
 784:	00000001 	andeq	r0, r0, r1
 788:	00000001 	andeq	r0, r0, r1
 78c:	00000001 	andeq	r0, r0, r1
 790:	00000001 	andeq	r0, r0, r1
 794:	00000001 	andeq	r0, r0, r1
 798:	0800169c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip}
 79c:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
 7a0:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
 7a4:	080016f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, sl, ip}
 7a8:	080016f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip}
 7ac:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
 7b0:	00000001 	andeq	r0, r0, r1
 7b4:	00000001 	andeq	r0, r0, r1
 7b8:	00000001 	andeq	r0, r0, r1
 7bc:	00000001 	andeq	r0, r0, r1
	...
 7c8:	00000001 	andeq	r0, r0, r1
 7cc:	00000001 	andeq	r0, r0, r1
 7d0:	00000001 	andeq	r0, r0, r1
 7d4:	00000001 	andeq	r0, r0, r1
 7d8:	00000001 	andeq	r0, r0, r1
 7dc:	00000001 	andeq	r0, r0, r1
	...
 7e8:	00000001 	andeq	r0, r0, r1
 7ec:	00000001 	andeq	r0, r0, r1
 7f0:	00000001 	andeq	r0, r0, r1
 7f4:	00000001 	andeq	r0, r0, r1
	...
 800:	00000001 	andeq	r0, r0, r1
 804:	00000001 	andeq	r0, r0, r1
 808:	00000001 	andeq	r0, r0, r1
 80c:	00000001 	andeq	r0, r0, r1
 810:	00000001 	andeq	r0, r0, r1
 814:	00000001 	andeq	r0, r0, r1
 818:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
 81c:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
 820:	00000001 	andeq	r0, r0, r1
 824:	00000001 	andeq	r0, r0, r1
 828:	00000001 	andeq	r0, r0, r1
 82c:	00000001 	andeq	r0, r0, r1
 830:	00000001 	andeq	r0, r0, r1
 834:	00000001 	andeq	r0, r0, r1
 838:	00000001 	andeq	r0, r0, r1
 83c:	00000001 	andeq	r0, r0, r1
 840:	00000001 	andeq	r0, r0, r1
 844:	00000001 	andeq	r0, r0, r1
 848:	00000001 	andeq	r0, r0, r1
 84c:	00000001 	andeq	r0, r0, r1
 850:	00000001 	andeq	r0, r0, r1
 854:	00000001 	andeq	r0, r0, r1
 858:	00000001 	andeq	r0, r0, r1
 85c:	00000001 	andeq	r0, r0, r1
 860:	00000001 	andeq	r0, r0, r1
 864:	00000001 	andeq	r0, r0, r1
 868:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
 86c:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
 870:	00000001 	andeq	r0, r0, r1
 874:	00000001 	andeq	r0, r0, r1
 878:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
 87c:	0800176a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, ip}
 880:	00000001 	andeq	r0, r0, r1
 884:	00000001 	andeq	r0, r0, r1
 888:	00000001 	andeq	r0, r0, r1
 88c:	00000001 	andeq	r0, r0, r1
 890:	00000001 	andeq	r0, r0, r1
 894:	00000001 	andeq	r0, r0, r1
 898:	00000001 	andeq	r0, r0, r1
 89c:	00000001 	andeq	r0, r0, r1
 8a0:	00000001 	andeq	r0, r0, r1
 8a4:	00000001 	andeq	r0, r0, r1
 8a8:	00000001 	andeq	r0, r0, r1
 8ac:	00000001 	andeq	r0, r0, r1
 8b0:	00000001 	andeq	r0, r0, r1
 8b4:	00000001 	andeq	r0, r0, r1
 8b8:	00000001 	andeq	r0, r0, r1
 8bc:	00000001 	andeq	r0, r0, r1
 8c0:	00000001 	andeq	r0, r0, r1
 8c4:	00000001 	andeq	r0, r0, r1
 8c8:	0800176a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, ip}
 8cc:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
 8d0:	00000001 	andeq	r0, r0, r1
 8d4:	00000001 	andeq	r0, r0, r1
 8d8:	00000001 	andeq	r0, r0, r1
 8dc:	00000001 	andeq	r0, r0, r1
 8e0:	00000001 	andeq	r0, r0, r1
 8e4:	00000001 	andeq	r0, r0, r1
 8e8:	00000001 	andeq	r0, r0, r1
 8ec:	00000001 	andeq	r0, r0, r1
 8f0:	00000001 	andeq	r0, r0, r1
 8f4:	00000001 	andeq	r0, r0, r1
 8f8:	00000001 	andeq	r0, r0, r1
 8fc:	00000001 	andeq	r0, r0, r1
 900:	00000001 	andeq	r0, r0, r1
 904:	00000001 	andeq	r0, r0, r1
 908:	00000001 	andeq	r0, r0, r1
 90c:	00000001 	andeq	r0, r0, r1
 910:	00000001 	andeq	r0, r0, r1
 914:	00000001 	andeq	r0, r0, r1
 918:	00000001 	andeq	r0, r0, r1
 91c:	00000001 	andeq	r0, r0, r1
 920:	00000001 	andeq	r0, r0, r1
 924:	00000001 	andeq	r0, r0, r1
 928:	00000001 	andeq	r0, r0, r1
 92c:	00000001 	andeq	r0, r0, r1
 930:	00000001 	andeq	r0, r0, r1
 934:	00000001 	andeq	r0, r0, r1
 938:	00000001 	andeq	r0, r0, r1
 93c:	00000001 	andeq	r0, r0, r1
 940:	00000001 	andeq	r0, r0, r1
 944:	00000001 	andeq	r0, r0, r1
 948:	00000001 	andeq	r0, r0, r1
 94c:	00000001 	andeq	r0, r0, r1
 950:	00000001 	andeq	r0, r0, r1
 954:	00000001 	andeq	r0, r0, r1
 958:	00000001 	andeq	r0, r0, r1
 95c:	00000001 	andeq	r0, r0, r1
 960:	00000001 	andeq	r0, r0, r1
 964:	00000001 	andeq	r0, r0, r1
 968:	00000001 	andeq	r0, r0, r1
 96c:	00000001 	andeq	r0, r0, r1
 970:	00000001 	andeq	r0, r0, r1
 974:	00000001 	andeq	r0, r0, r1
 978:	00000001 	andeq	r0, r0, r1
 97c:	00000001 	andeq	r0, r0, r1
 980:	00000001 	andeq	r0, r0, r1
 984:	00000001 	andeq	r0, r0, r1
 988:	00000001 	andeq	r0, r0, r1
 98c:	00000001 	andeq	r0, r0, r1
 990:	00000001 	andeq	r0, r0, r1
 994:	00000001 	andeq	r0, r0, r1
 998:	00000001 	andeq	r0, r0, r1
 99c:	00000001 	andeq	r0, r0, r1
 9a0:	00000001 	andeq	r0, r0, r1
 9a4:	00000001 	andeq	r0, r0, r1
 9a8:	00000001 	andeq	r0, r0, r1
 9ac:	00000001 	andeq	r0, r0, r1
 9b0:	00000001 	andeq	r0, r0, r1
 9b4:	00000001 	andeq	r0, r0, r1
 9b8:	00000001 	andeq	r0, r0, r1
 9bc:	00000001 	andeq	r0, r0, r1
 9c0:	00000001 	andeq	r0, r0, r1
 9c4:	00000001 	andeq	r0, r0, r1
 9c8:	00000001 	andeq	r0, r0, r1
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000001 	andeq	r0, r0, r1
 9d4:	00000001 	andeq	r0, r0, r1
 9d8:	00000001 	andeq	r0, r0, r1
 9dc:	00000001 	andeq	r0, r0, r1
 9e0:	00000001 	andeq	r0, r0, r1
 9e4:	00000001 	andeq	r0, r0, r1
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	00000001 	andeq	r0, r0, r1
 9f0:	00000001 	andeq	r0, r0, r1
 9f4:	00000001 	andeq	r0, r0, r1
 9f8:	00000001 	andeq	r0, r0, r1
 9fc:	00000001 	andeq	r0, r0, r1
 a00:	00000001 	andeq	r0, r0, r1
 a04:	00000001 	andeq	r0, r0, r1
 a08:	00000001 	andeq	r0, r0, r1
 a0c:	00000001 	andeq	r0, r0, r1
 a10:	00000001 	andeq	r0, r0, r1
 a14:	00000001 	andeq	r0, r0, r1
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	00000001 	andeq	r0, r0, r1
 a20:	00000001 	andeq	r0, r0, r1
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000001 	andeq	r0, r0, r1
 a2c:	00000001 	andeq	r0, r0, r1
 a30:	00000001 	andeq	r0, r0, r1
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000001 	andeq	r0, r0, r1
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	00000001 	andeq	r0, r0, r1
 a44:	00000001 	andeq	r0, r0, r1
 a48:	00000001 	andeq	r0, r0, r1
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	00000001 	andeq	r0, r0, r1
 a54:	00000001 	andeq	r0, r0, r1
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	00000001 	andeq	r0, r0, r1
 a60:	00000001 	andeq	r0, r0, r1
 a64:	00000001 	andeq	r0, r0, r1
 a68:	00000001 	andeq	r0, r0, r1
 a6c:	00000001 	andeq	r0, r0, r1
 a70:	00000001 	andeq	r0, r0, r1
 a74:	00000001 	andeq	r0, r0, r1
 a78:	00000001 	andeq	r0, r0, r1
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	00000001 	andeq	r0, r0, r1
 a84:	00000001 	andeq	r0, r0, r1
 a88:	00000001 	andeq	r0, r0, r1
 a8c:	00000001 	andeq	r0, r0, r1
 a90:	00000001 	andeq	r0, r0, r1
 a94:	00000001 	andeq	r0, r0, r1
 a98:	00000001 	andeq	r0, r0, r1
 a9c:	00000001 	andeq	r0, r0, r1
 aa0:	00000001 	andeq	r0, r0, r1
 aa4:	00000001 	andeq	r0, r0, r1
 aa8:	00000001 	andeq	r0, r0, r1
 aac:	00000001 	andeq	r0, r0, r1
 ab0:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
 ab4:	08001778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip}
 ab8:	00000001 	andeq	r0, r0, r1
 abc:	00000001 	andeq	r0, r0, r1
 ac0:	08001778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip}
 ac4:	08001780 	stmdaeq	r0, {r7, r8, r9, sl, ip}
	...
 ad0:	00000001 	andeq	r0, r0, r1
 ad4:	00000001 	andeq	r0, r0, r1
 ad8:	08001780 	stmdaeq	r0, {r7, r8, r9, sl, ip}
 adc:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 ae0:	0800178c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip}
 ae4:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
 ae8:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
 aec:	080017cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip}
 af0:	00000001 	andeq	r0, r0, r1
 af4:	00000001 	andeq	r0, r0, r1
 af8:	00000001 	andeq	r0, r0, r1
 afc:	00000001 	andeq	r0, r0, r1
	...
 b08:	080017cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip}
 b0c:	08001860 	stmdaeq	r0, {r5, r6, fp, ip}
 b10:	08001860 	stmdaeq	r0, {r5, r6, fp, ip}
 b14:	080018e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip}
 b18:	080018e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip}
 b1c:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
 b20:	00000001 	andeq	r0, r0, r1
 b24:	00000001 	andeq	r0, r0, r1
 b28:	00000001 	andeq	r0, r0, r1
 b2c:	00000001 	andeq	r0, r0, r1
 b30:	080018fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, fp, ip}
 b34:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
 b38:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
 b3c:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
 b40:	00000001 	andeq	r0, r0, r1
 b44:	00000001 	andeq	r0, r0, r1
 b48:	00000001 	andeq	r0, r0, r1
 b4c:	00000001 	andeq	r0, r0, r1
 b50:	00000001 	andeq	r0, r0, r1
 b54:	00000001 	andeq	r0, r0, r1
 b58:	00000001 	andeq	r0, r0, r1
 b5c:	00000001 	andeq	r0, r0, r1
 b60:	00000001 	andeq	r0, r0, r1
 b64:	00000001 	andeq	r0, r0, r1
 b68:	00000001 	andeq	r0, r0, r1
 b6c:	00000001 	andeq	r0, r0, r1
 b70:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
 b74:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
 b78:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
 b7c:	08001958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip}
 b80:	00000001 	andeq	r0, r0, r1
 b84:	00000001 	andeq	r0, r0, r1
 b88:	00000001 	andeq	r0, r0, r1
 b8c:	00000001 	andeq	r0, r0, r1
 b90:	00000001 	andeq	r0, r0, r1
 b94:	00000001 	andeq	r0, r0, r1
 b98:	00000001 	andeq	r0, r0, r1
 b9c:	00000001 	andeq	r0, r0, r1
 ba0:	00000001 	andeq	r0, r0, r1
 ba4:	00000001 	andeq	r0, r0, r1
 ba8:	00000001 	andeq	r0, r0, r1
 bac:	00000001 	andeq	r0, r0, r1
 bb0:	00000001 	andeq	r0, r0, r1
 bb4:	00000001 	andeq	r0, r0, r1
 bb8:	00000001 	andeq	r0, r0, r1
 bbc:	00000001 	andeq	r0, r0, r1
 bc0:	08001958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip}
 bc4:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
 bc8:	08001964 	stmdaeq	r0, {r2, r5, r6, r8, fp, ip}
 bcc:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
 bd0:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
 bd4:	080019aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, fp, ip}
 bd8:	00000001 	andeq	r0, r0, r1
 bdc:	00000001 	andeq	r0, r0, r1
	...
 be8:	080019ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, fp, ip}
 bec:	080019fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, ip}
	...
 bf8:	080019fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, ip}
 bfc:	08001a30 	stmdaeq	r0, {r4, r5, r9, fp, ip}
	...
 c08:	08001d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip}
 c0c:	08001d4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, sl, fp, ip}
 c10:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
 c14:	08001d56 	stmdaeq	r0, {r1, r2, r4, r6, r8, sl, fp, ip}
 c18:	08001d5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sl, fp, ip}
 c1c:	08001d5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, fp, ip}
 c20:	08001d62 	stmdaeq	r0, {r1, r5, r6, r8, sl, fp, ip}
 c24:	08001d66 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, fp, ip}
 c28:	08001d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, ip}
 c2c:	08001d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip}
	...
 c38:	08001d56 	stmdaeq	r0, {r1, r2, r4, r6, r8, sl, fp, ip}
 c3c:	08001d5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sl, fp, ip}
 c40:	08001d5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, fp, ip}
 c44:	08001d62 	stmdaeq	r0, {r1, r5, r6, r8, sl, fp, ip}
 c48:	08001d66 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, fp, ip}
 c4c:	08001d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, ip}
 c50:	08001d6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, fp, ip}
 c54:	08001d7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, fp, ip}
	...
 c60:	08001f36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl, fp, ip}
 c64:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
 c68:	080020d8 	stmdaeq	r0, {r3, r4, r6, r7, sp}
 c6c:	080020f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sp}
	...
 c78:	08001a30 	stmdaeq	r0, {r4, r5, r9, fp, ip}
 c7c:	08001a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip}
 c80:	08001a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip}
 c84:	08001a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip}
 c88:	08001a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip}
 c8c:	08001b08 	stmdaeq	r0, {r3, r8, r9, fp, ip}
 c90:	08001b08 	stmdaeq	r0, {r3, r8, r9, fp, ip}
 c94:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 c98:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 c9c:	08001bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp, ip}
 ca0:	08001bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp, ip}
 ca4:	08001c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, ip}
 ca8:	08001c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, ip}
 cac:	08001d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip}
 cb0:	08001d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip}
 cb4:	08001d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, ip}
 cb8:	08001d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, ip}
 cbc:	08001dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip}
 cc0:	08001dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp, ip}
 cc4:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
 cc8:	08001dd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, fp, ip}
 ccc:	08001e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, ip}
 cd0:	08001e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, ip}
 cd4:	080020f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sp}
 cd8:	080020f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sp}
 cdc:	080021c4 	stmdaeq	r0, {r2, r6, r7, r8, sp}
 ce0:	080021c4 	stmdaeq	r0, {r2, r6, r7, r8, sp}
 ce4:	08002204 	stmdaeq	r0, {r2, r9, sp}
 ce8:	08002204 	stmdaeq	r0, {r2, r9, sp}
 cec:	08002260 	stmdaeq	r0, {r5, r6, r9, sp}
 cf0:	08002260 	stmdaeq	r0, {r5, r6, r9, sp}
 cf4:	08002262 	stmdaeq	r0, {r1, r5, r6, r9, sp}
	...
 d00:	08002262 	stmdaeq	r0, {r1, r5, r6, r9, sp}
 d04:	08002292 	stmdaeq	r0, {r1, r4, r7, r9, sp}
 d08:	08002292 	stmdaeq	r0, {r1, r4, r7, r9, sp}
 d0c:	080022b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sp}
	...
 d18:	00000001 	andeq	r0, r0, r1
 d1c:	00000001 	andeq	r0, r0, r1
 d20:	00000001 	andeq	r0, r0, r1
 d24:	00000001 	andeq	r0, r0, r1
	...
 d30:	0800249e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl, sp}
 d34:	080024a0 	stmdaeq	r0, {r5, r7, sl, sp}
 d38:	080024b0 	stmdaeq	r0, {r4, r5, r7, sl, sp}
 d3c:	080024dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, sp}
	...
 d48:	00000001 	andeq	r0, r0, r1
 d4c:	00000001 	andeq	r0, r0, r1
 d50:	00000001 	andeq	r0, r0, r1
 d54:	00000001 	andeq	r0, r0, r1
	...
 d60:	00000001 	andeq	r0, r0, r1
 d64:	00000001 	andeq	r0, r0, r1
 d68:	00000001 	andeq	r0, r0, r1
 d6c:	00000001 	andeq	r0, r0, r1
	...
 d78:	00000001 	andeq	r0, r0, r1
 d7c:	00000001 	andeq	r0, r0, r1
 d80:	00000001 	andeq	r0, r0, r1
 d84:	00000001 	andeq	r0, r0, r1
 d88:	00000001 	andeq	r0, r0, r1
 d8c:	00000001 	andeq	r0, r0, r1
	...
 d98:	00000001 	andeq	r0, r0, r1
 d9c:	00000001 	andeq	r0, r0, r1
 da0:	00000001 	andeq	r0, r0, r1
 da4:	00000001 	andeq	r0, r0, r1
	...
 db0:	00000001 	andeq	r0, r0, r1
 db4:	00000001 	andeq	r0, r0, r1
 db8:	00000001 	andeq	r0, r0, r1
 dbc:	00000001 	andeq	r0, r0, r1
	...
 dc8:	00000001 	andeq	r0, r0, r1
 dcc:	00000001 	andeq	r0, r0, r1
 dd0:	00000001 	andeq	r0, r0, r1
 dd4:	00000001 	andeq	r0, r0, r1
 dd8:	00000001 	andeq	r0, r0, r1
 ddc:	00000001 	andeq	r0, r0, r1
 de0:	00000001 	andeq	r0, r0, r1
 de4:	00000001 	andeq	r0, r0, r1
 de8:	00000001 	andeq	r0, r0, r1
 dec:	00000001 	andeq	r0, r0, r1
 df0:	00000001 	andeq	r0, r0, r1
 df4:	00000001 	andeq	r0, r0, r1
 df8:	00000001 	andeq	r0, r0, r1
 dfc:	00000001 	andeq	r0, r0, r1
 e00:	080022b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sp}
 e04:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
 e08:	00000001 	andeq	r0, r0, r1
 e0c:	00000001 	andeq	r0, r0, r1
 e10:	00000001 	andeq	r0, r0, r1
 e14:	00000001 	andeq	r0, r0, r1
 e18:	00000001 	andeq	r0, r0, r1
 e1c:	00000001 	andeq	r0, r0, r1
 e20:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
 e24:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
 e28:	00000001 	andeq	r0, r0, r1
 e2c:	00000001 	andeq	r0, r0, r1
 e30:	080022e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sp}
 e34:	08002316 	stmdaeq	r0, {r1, r2, r4, r8, r9, sp}
 e38:	08002316 	stmdaeq	r0, {r1, r2, r4, r8, r9, sp}
 e3c:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
 e40:	00000001 	andeq	r0, r0, r1
 e44:	00000001 	andeq	r0, r0, r1
 e48:	00000001 	andeq	r0, r0, r1
 e4c:	00000001 	andeq	r0, r0, r1
 e50:	00000001 	andeq	r0, r0, r1
 e54:	00000001 	andeq	r0, r0, r1
 e58:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
 e5c:	0800236e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sp}
 e60:	0800236e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, sp}
 e64:	08002394 	stmdaeq	r0, {r2, r4, r7, r8, r9, sp}
 e68:	00000001 	andeq	r0, r0, r1
 e6c:	00000001 	andeq	r0, r0, r1
 e70:	00000001 	andeq	r0, r0, r1
 e74:	00000001 	andeq	r0, r0, r1
 e78:	08002394 	stmdaeq	r0, {r2, r4, r7, r8, r9, sp}
 e7c:	080023b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sp}
 e80:	00000001 	andeq	r0, r0, r1
 e84:	00000001 	andeq	r0, r0, r1
 e88:	00000001 	andeq	r0, r0, r1
 e8c:	00000001 	andeq	r0, r0, r1
 e90:	00000001 	andeq	r0, r0, r1
 e94:	00000001 	andeq	r0, r0, r1
 e98:	00000001 	andeq	r0, r0, r1
 e9c:	00000001 	andeq	r0, r0, r1
 ea0:	00000001 	andeq	r0, r0, r1
 ea4:	00000001 	andeq	r0, r0, r1
 ea8:	00000001 	andeq	r0, r0, r1
 eac:	00000001 	andeq	r0, r0, r1
 eb0:	00000001 	andeq	r0, r0, r1
 eb4:	00000001 	andeq	r0, r0, r1
 eb8:	00000001 	andeq	r0, r0, r1
 ebc:	00000001 	andeq	r0, r0, r1
 ec0:	00000001 	andeq	r0, r0, r1
 ec4:	00000001 	andeq	r0, r0, r1
 ec8:	080023b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sp}
 ecc:	080023da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sp}
 ed0:	080023da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sp}
 ed4:	08002400 	stmdaeq	r0, {sl, sp}
 ed8:	00000001 	andeq	r0, r0, r1
 edc:	00000001 	andeq	r0, r0, r1
 ee0:	00000001 	andeq	r0, r0, r1
 ee4:	00000001 	andeq	r0, r0, r1
 ee8:	08002400 	stmdaeq	r0, {sl, sp}
 eec:	08002420 	stmdaeq	r0, {r5, sl, sp}
 ef0:	08002420 	stmdaeq	r0, {r5, sl, sp}
 ef4:	08002440 	stmdaeq	r0, {r6, sl, sp}
 ef8:	08002440 	stmdaeq	r0, {r6, sl, sp}
 efc:	08002460 	stmdaeq	r0, {r5, r6, sl, sp}
 f00:	08002460 	stmdaeq	r0, {r5, r6, sl, sp}
 f04:	08002480 	stmdaeq	r0, {r7, sl, sp}
 f08:	08002480 	stmdaeq	r0, {r7, sl, sp}
 f0c:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
 f10:	00000001 	andeq	r0, r0, r1
 f14:	00000001 	andeq	r0, r0, r1
 f18:	0800249c 	stmdaeq	r0, {r2, r3, r4, r7, sl, sp}
 f1c:	080024dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, sp}
 f20:	00000001 	andeq	r0, r0, r1
 f24:	00000001 	andeq	r0, r0, r1
 f28:	080024dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, sp}
 f2c:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
 f30:	00000001 	andeq	r0, r0, r1
 f34:	00000001 	andeq	r0, r0, r1
 f38:	00000001 	andeq	r0, r0, r1
 f3c:	00000001 	andeq	r0, r0, r1
 f40:	00000001 	andeq	r0, r0, r1
 f44:	00000001 	andeq	r0, r0, r1
 f48:	00000001 	andeq	r0, r0, r1
 f4c:	00000001 	andeq	r0, r0, r1
 f50:	00000001 	andeq	r0, r0, r1
 f54:	00000001 	andeq	r0, r0, r1
 f58:	00000001 	andeq	r0, r0, r1
 f5c:	00000001 	andeq	r0, r0, r1
 f60:	00000001 	andeq	r0, r0, r1
 f64:	00000001 	andeq	r0, r0, r1
 f68:	00000001 	andeq	r0, r0, r1
 f6c:	00000001 	andeq	r0, r0, r1
 f70:	00000001 	andeq	r0, r0, r1
 f74:	00000001 	andeq	r0, r0, r1
 f78:	00000001 	andeq	r0, r0, r1
 f7c:	00000001 	andeq	r0, r0, r1
 f80:	00000001 	andeq	r0, r0, r1
 f84:	00000001 	andeq	r0, r0, r1
 f88:	00000001 	andeq	r0, r0, r1
 f8c:	00000001 	andeq	r0, r0, r1
 f90:	00000001 	andeq	r0, r0, r1
 f94:	00000001 	andeq	r0, r0, r1
 f98:	080024fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, sp}
 f9c:	08002506 	stmdaeq	r0, {r1, r2, r8, sl, sp}
	...
 fa8:	08002508 	stmdaeq	r0, {r3, r8, sl, sp}
 fac:	08002528 	stmdaeq	r0, {r3, r5, r8, sl, sp}
 fb0:	08002528 	stmdaeq	r0, {r3, r5, r8, sl, sp}
 fb4:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
	...
 fc0:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
 fc4:	080026b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, sp}
 fc8:	00000001 	andeq	r0, r0, r1
 fcc:	00000001 	andeq	r0, r0, r1
	...
