<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5530597 - Apparatus and method for disabling interrupt masks in processors or the like - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_4ff636b3d23669b7103f3b3a3a18b4cd/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_4ff636b3d23669b7103f3b3a3a18b4cd__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Apparatus and method for disabling interrupt masks in processors or the like"><meta name="DC.contributor" content="James E. Bowles" scheme="inventor"><meta name="DC.contributor" content="Mark Luedtke" scheme="inventor"><meta name="DC.contributor" content="Dale E. Gulick" scheme="inventor"><meta name="DC.contributor" content="Advanced Micro Devices, Inc." scheme="assignee"><meta name="DC.date" content="1994-11-30" scheme="dateSubmitted"><meta name="DC.description" content="An apparatus for enabling an interrupt under certain hardware condition even though the interrupt has been masked by software, includes structure for indicating a software condition, structure for indicating a hardware condition, and structure, that is responsive to both aforementioned structures, for generating an interrupt in response to the assertion of an interrupt request signal."><meta name="DC.date" content="1996-6-25" scheme="issued"><meta name="DC.relation" content="JP:H04135246" scheme="references"><meta name="DC.relation" content="US:4004283" scheme="references"><meta name="DC.relation" content="US:4010448" scheme="references"><meta name="DC.relation" content="US:4282573" scheme="references"><meta name="DC.relation" content="US:4344133" scheme="references"><meta name="DC.relation" content="US:4420806" scheme="references"><meta name="DC.relation" content="US:4616314" scheme="references"><meta name="DC.relation" content="US:4631674" scheme="references"><meta name="DC.relation" content="US:5070447" scheme="references"><meta name="DC.relation" content="US:5095526" scheme="references"><meta name="DC.relation" content="US:5121472" scheme="references"><meta name="DC.relation" content="US:5177747" scheme="references"><meta name="DC.relation" content="US:5179368" scheme="references"><meta name="DC.relation" content="US:5193187" scheme="references"><meta name="DC.relation" content="US:5249284" scheme="references"><meta name="citation_reference" content="Vol. 016404 Aug. 26, 1992 Patent Abstracts of Japan."><meta name="citation_patent_number" content="US:5530597"><meta name="citation_patent_application_number" content="US:08/346,834"><link rel="canonical" href="http://www.google.com/patents/US5530597"/><meta property="og:url" content="http://www.google.com/patents/US5530597"/><meta name="title" content="Patent US5530597 - Apparatus and method for disabling interrupt masks in processors or the like"/><meta name="description" content="An apparatus for enabling an interrupt under certain hardware condition even though the interrupt has been masked by software, includes structure for indicating a software condition, structure for indicating a hardware condition, and structure, that is responsive to both aforementioned structures, for generating an interrupt in response to the assertion of an interrupt request signal."/><meta property="og:title" content="Patent US5530597 - Apparatus and method for disabling interrupt masks in processors or the like"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("CuHoU82VEvbDsQTjuYCgCw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407291699.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CZE"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("CuHoU82VEvbDsQTjuYCgCw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407291699.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CZE"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5530597?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5530597"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=5KQ_BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5530597&amp;usg=AFQjCNFctGKLWg-XrzfUMUFUWyVv5j8Whg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5530597.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5530597.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5530597" style="display:none"><span itemprop="description">An apparatus for enabling an interrupt under certain hardware condition even though the interrupt has been masked by software, includes structure for indicating a software condition, structure for indicating a hardware condition, and structure, that is responsive to both aforementioned structures, for...</span><span itemprop="url">http://www.google.com/patents/US5530597?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5530597 - Apparatus and method for disabling interrupt masks in processors or the like</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5530597 - Apparatus and method for disabling interrupt masks in processors or the like" title="Patent US5530597 - Apparatus and method for disabling interrupt masks in processors or the like"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5530597 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/346,834</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jun 25, 1996</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 30, 1994</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jul 21, 1992</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN1040479C">CN1040479C</a>, </span><span class="patent-bibdata-value"><a href="/patents/CN1081776A">CN1081776A</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69322554D1">DE69322554D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69322554T2">DE69322554T2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0581479A1">EP0581479A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0581479B1">EP0581479B1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08346834, </span><span class="patent-bibdata-value">346834, </span><span class="patent-bibdata-value">US 5530597 A, </span><span class="patent-bibdata-value">US 5530597A, </span><span class="patent-bibdata-value">US-A-5530597, </span><span class="patent-bibdata-value">US5530597 A, </span><span class="patent-bibdata-value">US5530597A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22James+E.+Bowles%22">James E. Bowles</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Mark+Luedtke%22">Mark Luedtke</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Dale+E.+Gulick%22">Dale E. Gulick</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Advanced+Micro+Devices,+Inc.%22">Advanced Micro Devices, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5530597.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5530597.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5530597.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (15),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (1),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (16),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (11),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (17)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5530597&usg=AFQjCNE6N2Y6rFqj7MRgr3bPCuhM_8fNxw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5530597&usg=AFQjCNHYYLAqEBZs3aPQAT3RHhWm5HeuyQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5530597A%26KC%3DA%26FT%3DD&usg=AFQjCNHXULtsHDT1MbKmx74mZt-Ipnr0fA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54071030" lang="EN" load-source="patent-office">Apparatus and method for disabling interrupt masks in processors or the like</invention-title></span><br><span class="patent-number">US 5530597 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37539759" lang="EN" load-source="patent-office"> <div class="abstract">An apparatus for enabling an interrupt under certain hardware condition even though the interrupt has been masked by software, includes structure for indicating a software condition, structure for indicating a hardware condition, and structure, that is responsive to both aforementioned structures, for generating an interrupt in response to the assertion of an interrupt request signal.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5530597-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5530597-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5530597-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5530597-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5530597-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5530597-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5530597-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5530597-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5530597-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5530597-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(11)</span></span></div><div class="patent-text"><div mxw-id="PCLM4980933" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. An interrupt mask disable circuit comprising:<div class="claim-text">first logic circuitry operably coupled to receive an interrupt request and a mask signal and to provide an interrupt signal when the interrupt request is active and the mask signal is disabled, and to provide a non-interrupt signal when the mask signal is enabled regardless of whether the interrupt request is active or inactive; and</div> <div class="claim-text">second logic circuitry operably coupled to receive a mask activation signal and a mask override signal and to produce the mask signal, wherein the mask signal is enabled when the mask activation signal is active and the mask override signal is not enabled and wherein the mask signal is disabled when the mask override signal is active regardless of whether the mask activation signal is enabled or disabled.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The interrupt mask disable circuit of claim 1, wherein the mask activation signal is enabled based on a software condition.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The interrupt mask disable circuit of claim 1, further comprises a programmable register that outputs the mask activation signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The interrupt mask disable circuit of claim 1, wherein the mask override signal is enabled based on a hardware condition.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The interrupt mask disable circuit of claim 4, further comprises being incorporated within a processor, and wherein the hardware condition occurs when said processor is in a particular state.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. An apparatus as recited in claim 5 wherein said particular state comprises an idle mode.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The interrupt mask disable circuit of claim 5, wherein the hardware condition occurs in response to an external enable signal generated external to said processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The interrupt mask disable circuit of claim 1, wherein the second logic circuitry comprises an OR gate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The interrupt mask disable circuit of claim 1, wherein the first logic circuitry comprises an AND gate.</div>
    </div>
    </div> <div class="claim"> <div num="10" class="claim">
      <div class="claim-text">10. A processor comprising:<div class="claim-text">microcontroller:</div> <div class="claim-text">memory operably coupled to the microcontroller: and</div> <div class="claim-text">interrupt control circuit that includes:<div class="claim-text">first logic circuitry operably coupled to receive an interrupt request and a mask signal and to provide an interrupt signal to the microcontroller when the interrupt request is active and the mask signal is disabled, and to provide a non-interrupt signal when the mask signal is enabled regardless of whether the interrupt request is active or inactive: and</div> <div class="claim-text">second logic circuitry operably coupled to receive a mask activation signal and a mask override signal and to produce the mask signal, wherein the mask signal is enabled when the mask activation signal is active and the mask override signal is not enabled and<div class="claim-text">wherein the mask signal is disabled when the mask override signal is active regardless of whether the mask activation signal is enabled or disabled.</div> </div> </div> </div>
    </div>
    </div> <div class="claim"> <div num="11" class="claim">
      <div class="claim-text">11. A method for masking an interrupt, the method comprising the steps of:<div class="claim-text">a) receiving an interrupt signal, a mask signal, and a mask override signal;</div> <div class="claim-text">b) providing the interrupt signal to a processor when the mask override signal is enabled or when the mask signal and the mask override signal are disabled; and</div> <div class="claim-text">c) masking the interrupt signal from when the mask signal is enabled and the mask override signal is disabled.</div> </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66798434" lang="EN" load-source="patent-office" class="description">
    <p>This is a continuation, of application Ser. No. 07/917,503, filed Jul. 21, 1992; now abandoned.</p>
    <heading>CROSS-REFERENCE TO RELATED APPLICATIONS</heading> <p>This application is related to the following U.S. patent applications:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">______________________________________SERIAL NO.     TITLE             INVENTOR(S)______________________________________07/917,497     General I/O Port  Gulick     Interrupt Mechanism                       et al.07/917,489     Improved External Memory                       Gulick,     Access Control for a                       et al.     Processing Unit07/917,488     Method of Weak Pull-up                       Bowles,     Disable and Mechanism                       et al.     Therefor for Use with     Microcontroller in     Integrated Circuit and     Cordless Telephone Using     the Integrated Circuit     Integrated Circuit and                       Gulick07/918,627     Cordless Telephone Using                       et al.     the Integrated Circuit07/918,626     Modulator Test System                       Peterson                       et al.07/918,625     Keypad Scanner Process                       Gulick     and Device and Cordless     Telephone Employing the     Mechanism07/918,624     Serial Interface Module                       Gulick,     and Method        et al.07/918,631     Low Power Emergency                       Peterson,     Telephone Mode    et al.07/918,632     In-Circuit Emulation                       Gulick,     Capability Mode in                       et al.     Integrated Circuit and     Cordless Telephone Using     the Integrated Circuit07/918,622     Clock Generator Capable                       Peterson,     of Shut-down Mode and                       et al.     Clock Generation Method07/918,621     Signal Averager   Gulick______________________________________</pre>
    
    <p>All of the related applications are filed on even date herewith, are assigned to the assignee of the present invention, and are hereby incorporated herein i n their entirety by this reference thereto.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The present invention relates to interrupt controllers implemented in processors, and more particularly, to interrupt controllers having interrupts that may be masked by software.</p>
    <p>2. History of the Prior Art</p>
    <p>In a processor, interrupts enable the transfer of control between one software routine and another. An interrupt may be requested by an interrupt request signal as s erred by some internal or external device ( i.e., timer, I/O peripheral ) and received by a Central Processing Unit (CPU). The CPU will typically respond to the interrupt request by temporarily suspending the execution of whatever routine it is running at that time and executing an interrupt service routine. After the interrupt service routine has been executed, the CPU will then resume execution of the former software routine at the point of interruption.</p>
    <p>From the foregoing, it can be seen that the use of interrupts allows the CPU to coordinate its activities with those of other devices in a way that eliminates the need for a CPU to waste time polling devices. Also, interrupts are useful in many applications where the processing of certain routines must be accurately timed relative to external events.</p>
    <p>Processors generally provide the capability of disabling interrupts by software. Interrupts may be selectively disabled by the CPU by a "masking" technique. This is usually accomplished by the use of an interrupt-enable flip-flop with each interrupt request line. When the flip-flop is set to 1 by software, the flip-flop allows subsequent assertions of the associated interrupt request line to be recognized by the CPU. When the flip-flop is cleared by software, the interrupt request is "masked" and subsequent assertions are not recognized by the CPU.</p>
    <p>Some processors, such as those belonging to the Advanced Micro Devices 8051 microcontroller family, provide the capability of masking any number of its interrupts at any time. The capability of masking all interrupts may be useful, for example, in avoiding the interruption of critical software routines, or allowing the CPU to ignore a request from a device until the CPU is ready to service it. There may be times, however, when a non-maskable interrupt may be needed. One such time is when an 8051 microcontroller is in its idle mode.</p>
    <p>The idle mode of the 8051 microcontroller offers a means of reducing power consumption by gating off the internal clock signal to its CPU. In its standard configuration, the 8051 microcontroller allows the termination of its idle mode by either a hardware reset or the activation of any enabled interrupt. In some configurations of the 8051 microcontroller, however, the hardware reset mechanism is not available. Even if the hardware reset mechanism is available, it is often undesirable as a means of leaving the idle mode because it re-initializes the computer, thereby losing much of the work done up to that point. Therefore, it is often desirable, if not necessary, to leave at least one interrupt unmasked when the 8051 microcontroller enters idle mode, thereby allowing the microcontroller to exit idle mode by the assertion of an interrupt request.</p>
    <p>Those skilled in the art have heretofore encountered a problem in providing for an unmasked interrupt upon the entry into a state such as the idle mode of the 8051 microcontroller. It is known that software is not a reliable method of providing for such an unmasked interrupt. Due to the complexity of modern software, it is difficult for a programmer to account for all possible routes by which the computer could enter into a state such as the idle mode. Also, the microprocessor may enter into such a state inadvertently due to software error or mis-executions in software caused by external noises. On the other hand, providing a permanently non-maskable interrupt is not a desirable method because of the need to mask all interrupts at certain times, as discussed above.</p>
    <p>Based on the foregoing, it should be perceived that it may be beneficial for a processor to provide the capability of having all interrupts masked. The processor may enter certain states, however, which it may only exit via an interrupt. If all interrupts have been masked upon entry into such a state, the computer will be caught in a "fatal embrace", that is it will not have a way to exit that state. Although a number of steps have been taken heretofore to deal with this problem, there has yet to have been developed an apparatus or method for an interrupt controller that is extremely effective in coping with it. Accordingly, it should be perceived that it is a shortcoming and deficiency of the prior art that such an apparatus or method has not yet been developed.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The present invention overcomes the shortcomings and deficiencies of the prior art by providing an interrupt enable circuit capable of allowing an interrupt to be enabled and disabled by software at any time except under certain conditions, dictated by hardware, at which time the interrupt becomes non-maskable. The interrupt enable circuit includes structure for indicating a software condition, structure for indicating a hardware condition, and structure responsive to both aforementioned structures for generating an interrupt upon the assertion of an interrupt request signal. In certain embodiments, the interrupt is asserted when the hardware condition is indicated, regardless of the software condition. The structure for generating an interrupt may include structure for enabling the interrupt in response to the software condition and hardware condition, and structure for asserting the interrupt when the interrupt request is asserted and only if the interrupt is enabled.</p>
    <p>The structure for indicating a software condition may include a programmable register that outputs a software enable signal. The structure for indicating a hardware condition may be a hardware circuit that outputs a hardware enable signal when the processor is in a particular state, such as the idle mode of the 8051 microcontroller. In other embodiments, the hardware circuit may output a hardware enable signal when an external signal is asserted. In still other embodiments, the structure for indicating a hardware condition may include both of the aforementioned hardware circuits types.</p>
    <p>The structure for enabling the interrupt may include an OR gate that receives both the hardware enable signal and the software enable signal and outputs a combined enable signal.</p>
    <p>The structure for asserting the interrupt may include an AND gate that receives the combined enable signal and the interrupt request signal and outputs the interrupt signal.</p>
    <p>Furthermore, the present invention provides a method for generating an interrupt that has been disabled by software. The method provided by the present invention includes the steps of indicating a particular hardware condition, indicating a particular software condition, and generating the interrupt in response to the assertion of the interrupt request signal if the hardware condition is indicated, regardless of the software condition.</p>
    <p>Accordingly, it is an object of the present invention to provide an interrupt enable circuit that allows a maskable interrupt to become non-maskable under certain hardware conditions.</p>
    <p>Another object of the present invention is to protect against unnecessary loss of information by providing an alternative to a hardware reset as a means of exiting certain processor states.</p>
    <p>Another object of the present invention is to prevent the possibility of the processor becoming locked into a certain state because all interrupts were masked by software at the time of entry into that state.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>Other objects, advantages and novel features of the present invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings wherein:</p>
    <p>FIG. 1 is an interrupt enable circuit according to prior art;</p>
    <p>FIG. 2 is an embodiment of an interrupt enable circuit, according to the teachings of the present invention, which is responsive to an idle state indication;</p>
    <p>FIG. 3 is an embodiment of an interrupt enable circuit, according to the teachings of the present invention, responsive to an external signal;</p>
    <p>FIG. 4 is an embodiment of an interrupt enable circuit, according to the teaching of the present invention, responsive to an idle state indication and an external signal;</p>
    <p>FIGS. 5a and 5b are block diagrams of an integrated circuit including an 8051 microcontroller employing an interrupt enable circuit according to the teachings of the present invention;</p>
    <p>FIG. 6 is a block diagram of a handset unit of a cordless telephone employing the integrated circuit of FIG. 5.</p>
    <p>FIG. 7 is a block diagram of a base unit of a cordless telephone employing the integrated circuit of FIG. 5.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>Referring now to the drawings there is shown in FIG. 1 an interrupt enable circuit 2 that has been incorporated in devices belonging to the Advanced Micro Devices 8051 family of microcontrollers. The interrupt enable circuit 2 shown in FIG. 1 receives an external interrupt request INTO/which is inverted into interrupt request signal INTO conducted on line 4. The interrupt request signal INTO is then forwarded to an AND gate 6 which also receives a SOFTWARE ENABLE signal on line 8. The output of AND gate 6 is conducted to the input of latch 10. This latch 10 serves as interrupt flag IE0. The latch is sampled by the processor once every machine cycle via line 12. If the flag is in a set condition when sampled, the interrupt system of the processor may temporarily transfer control over the processor to the appropriate interrupt service routine.</p>
    <p>Thus, the interrupt enable circuit 2 operates to generate an interrupt in response to the assertion of external interrupt request signal INTO/, if that interrupt has been enabled. The enabling and disabling of the interrupt is controlled by software, and effected by setting or clearing bit 0 of the interrupt enable register.</p>
    <p>The interrupt enable register is bit addressable and described below.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">______________________________________IE: INTERRUPT ENABLE REGISTER ##STR1##______________________________________EA     IE. 7      Disables all interrupts. If EA = 0,             no interrupt will be acknowledged.             If EA = 1, each interrupt source is             individually enabled or disabled by             setting or clearing its enable bit.--     IE. 6      Not implemented.ET2    IE. 5      Enable or disable the Timer 2             overflow or capture interrupt (8052             only).ES     IE. 4      Enable or disable the serial port             interrupt.ET1    IE. 3      Enable or disable the Timer 1             overflow interrupt.EX1    IE. 2      Enable or disable the External             Interrupt 1.ETO    IE. 1      Enable or disable the Timer 0             overflow interrupt.EXO    IE. 0      Enable or disable the External             Interrupt 0.______________________________________</pre>
    
    <p>If the bit is cleared, the corresponding interrupt is disabled. If the bit is set, the corresponding interrupt is enabled. Also, as can be seen from the description of the enable interrupt register, all interrupts provided by the 8051 microcontroller may be disabled by clearing bit 7 of the interrupt enable register.</p>
    <p>Clearing either bit 0 or bit 7 of the interrupt enable register causes the SOFTWARE ENABLE signal on line 8 to be asserted. From FIG. 1, it may be seen that the enable signal is ANDed with the interrupt request signal on line 4. Thus, when the SOFTWARE ENABLE signal on line 8 is high, the assertion of INT0 on line 4 will set latch 10, thereby generating an interrupt. If the SOFTWARE ENABLE signal on line 8 is low, the interrupt is masked. The assertion of INTO will not affect latch 10 and thus will not generate an interrupt.</p>
    <p>Microcontrollers in the 8051 family, like many other devices known in the art, have the capability of masking all interrupts provided by the microcontroller. As discussed previously, this capability is regarded by those skilled in the art as useful in, for example, preventing unwanted interruptions during critical software routines. It is this same capability, however, that poses a problem when the processor enters certain states for which an enabled interrupt may be required. An example of such a state is the idle mode discussed previously in the background of the invention section. If all interrupts are disabled at the time the processor enters the idle mode, then the only means of terminating the idle mode is by hardware reset. A hardware reset is undesirable because it re-initializes the processor thereby losing all data accumulated up to that point. In applications where a hardware reset is not an available option, the processor is left in a fatal embrace. Thus, it would be beneficial to provide an interrupt capable of being masked at all times except when the processor is in certain states, such as the idle mode, during which time the interrupt remains enabled. The present invention provides such a capability.</p>
    <p>FIG. 2 shows an interrupt enable circuit according to the teachings of the present invention that provides an interrupt that may be masked by software but that becomes a non-maskable interrupt while the processor is in the idle mode. To the interrupt enable circuit 2 shown in FIG. 1, there is added an IDLE INDICATOR CIRCUIT 22 that asserts an IDLE signal on line 24 while the processor is in the idle mode. The IDLE signal on line 24 is received along with the SOFTWARE ENABLE signal on line 26 by OR gate 28. The output of OR gate 28 is then ANDed with the interrupt request signal INTO. As before, the output of AND gate 6 is forwarded to latch 10 which serves as the interrupt flag IE0.</p>
    <p>If the processor enters into an idle mode, the IDLE INDICATOR CIRCUIT 22 will assert the IDLE signal on line 24 which, in turn, will cause the output of OR gate 28 to go high regardless of the state of the SOFTWARE ENABLE signal on line 26. As long as the OR gate output 28 remains at a high level, the assertion of the interrupt request signal INTO on line 4 will set latch 10, thus generating the interrupt. The IDLE signal, and thus the output of OR gate 28 will remain high as long as the processor remains in the IDLE state. Therefore, while the processor is in the IDLE mode, the assertion of the interrupt request signal INTO may set the interrupt flag IE0 and be recognized by the processor even though the interrupt has been masked by software. When the processor is not in the idle mode, the IDLE signal on line 24 will remain low and the enabling and disabling of the interrupt will be determined by the SOFTWARE ENABLE signal on line 26.</p>
    <p>Based on the foregoing, it may now be seen that the present invention provides an interrupt enable circuit through which an interrupt, that may be disabled and enabled by software control, becomes non-maskable under certain hardware conditions. An embodiment of the interrupt enable circuit according to the teachings of the present invention may include structure for indicating a software condition, structure for indicating a hardware condition, and structure, responsive to both aforementioned structures, for generating an interrupt upon the assertion of an interrupt request signal. In some embodiments, the structure for indicating a software condition may include a programmable register that outputs a software enable signal, and the structure for indicating a hardware condition may include a hardware circuit that output a hardware enable signal, such as the IDLE signal, when the processor is in the idle mode. The structure for generating an interrupt may include an 0R gate that receives the software enable signal and the hardware enable signal and that outputs a combined enable signal, and an AND gate that receives the combined enable signal and the interrupt request signal and that outputs a signal that sets an interrupt flag.</p>
    <p>Other possible embodiment of the present invention may be seen in FIGS. 3 and 4. In FIG. 3, the IDLE INDICATOR CIRCUIT 22 and its associated IDLE signal on line 24 shown in FIG. 2 are now replaced by an EXTERNAL SIGNAL that is generated external to the processor and received on line 32. In such an embodiment, the interrupt remains maskable by software unless EXTERNAL SIGNAL on line 32 is asserted. While EXTERNAL SIGNAL remains asserted, the interrupt remains enabled regardless of software attempts to disable the interrupt.</p>
    <p>The interrupt enable circuit shown in FIG. 4 shows an embodiment of the present invention which combines the circuits shown in FIGS. 2 and 3. OR gate 28 now receives, along with the SOFTWARE ENABLE signal on line 26, the EXTERNAL SIGNAL on line 32, and the IDLE signal on line 24 received from IDLE INDICATOR CIRCUIT 22. While both the EXTERNAL SIGNAL and the IDLE signal remain low, the enabling and disabling of the interrupt remains under software control. The interrupt becomes enabled and non-maskable by software, however, when either the IDLE signal is asserted or when EXTERNAL SIGNAL is asserted.</p>
    <p>The foregoing description shows only certain particular embodiments of the present invention. However, those skilled in the art will recognize that many modifications and variations may be made without departing substantially from the spirit and scope of the present invention. Accordingly, it should be clearly understood that the form of the invention described herein is exemplary only and is not intended as a limitation on the scope of the invention.</p>
    <p>Furthermore, it should be understood that the interrupt enable circuit of the present invention may be implemented in a variety of systems. For example, FIG. 5 shows a block diagram of an integrated circuit including an 8051 microcontroller having the interrupt enable circuit shown in FIG. 2. The interrupt enable circuit of the present invention is beneficial in such an application as a safeguard against the IC entering shut-down mode with all interrupts disabled. Details regarding the shut-down mode capability of the IC are set forth at length in the related case entitled CLOCK GENERATOR CAPABLE OF SHUT-DOWN MODE AND CLOCK GENERATION METHOD. The 8051 microcontroller will typically be programmed into its idle mode when the IC has been programmed into the shut-down mode. If the IC is in shut-down mode and the microcontroller is in the idle mode, the condition of the microcontroller's interrupt mask bits (Interrupt Enable register bits 7, 2, and 0) is ignored, enabling the INTO/ and INT1/ interrupts. Shut-down mode may be terminated by reset, the any key down indication from the keypad scanner, or any non-masked interrupt. All of these conditions cause an interrupt request to be generated. Once the IC exits shut-down mode, the interrupt request is generated to the microcontroller as either external interrupt INTO/ or INT1/. Because the microcontroller implements the interrupt enable circuit of the present invention, the interrupt request will be recognized by the microcontroller even if they were masked by software when the microcontroller entered the idle mode. Thus, the microcontroller is allowed to leave the idle state as a result of the interrupt request.</p>
    <p>Furthermore, the IC of FIG. 5 may operate in a cordless telephone. FIGS. 6 and 7 describes how the IC of FIG. 5 may be incorporated into the handset unit and base unit a cordless telephone, respectively. These implementations are described at length in various of the related cases, especially the one entitled INTEGRATED CIRCUIT AND CORDLESS TELEPHONE USING THE INTEGRATED CIRCUIT.</p>
    <p>Obviously, numerous modification and variations are possible in view of the teachings above. Accordingly, within the scope of the appended claims, the present invention may be practiced otherwise than as specifically described hereinabove.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4004283">US4004283</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 1974</td><td class="patent-data-table-td patent-date-value">Jan 18, 1977</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Multiple interrupt microprocessor system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4010448">US4010448</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 1974</td><td class="patent-data-table-td patent-date-value">Mar 1, 1977</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Interrupt circuitry for microprocessor chip</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4282573">US4282573</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 1978</td><td class="patent-data-table-td patent-date-value">Aug 4, 1981</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Processor interrupt device for an electronic engine control apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4344133">US4344133</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 14, 1980</td><td class="patent-data-table-td patent-date-value">Aug 10, 1982</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Method for synchronizing hardware and software</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4420806">US4420806</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 15, 1981</td><td class="patent-data-table-td patent-date-value">Dec 13, 1983</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Interrupt coupling and monitoring system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4616314">US4616314</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 12, 1983</td><td class="patent-data-table-td patent-date-value">Oct 7, 1986</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Microcomputer controlled data receiver</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4631674">US4631674</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 5, 1985</td><td class="patent-data-table-td patent-date-value">Dec 23, 1986</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Active wait</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5070447">US5070447</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 28, 1989</td><td class="patent-data-table-td patent-date-value">Dec 3, 1991</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Interrupt circuit and interrupt processing method for microcomputer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5095526">US5095526</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 26, 1990</td><td class="patent-data-table-td patent-date-value">Mar 10, 1992</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Microprocessor with improved interrupt response with interrupt data saving dependent upon processor status</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5121472">US5121472</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 31, 1989</td><td class="patent-data-table-td patent-date-value">Jun 9, 1992</td><td class="patent-data-table-td ">Polytel Computer Products Corporation</td><td class="patent-data-table-td ">Method for replacing keyboard data using single step process mode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5177747">US5177747</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 7, 1992</td><td class="patent-data-table-td patent-date-value">Jan 5, 1993</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Personal computer memory bank parity error indicator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5179368">US5179368</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 9, 1989</td><td class="patent-data-table-td patent-date-value">Jan 12, 1993</td><td class="patent-data-table-td ">Lippincott Douglas E</td><td class="patent-data-table-td ">Method and apparatus for interfacing computer light pens</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5193187">US5193187</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 10, 1992</td><td class="patent-data-table-td patent-date-value">Mar 9, 1993</td><td class="patent-data-table-td ">Supercomputer Systems Limited Partnership</td><td class="patent-data-table-td ">Fast interrupt mechanism for interrupting processors in parallel in a multiprocessor system wherein processors are assigned process ID numbers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5249284">US5249284</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 13, 1991</td><td class="patent-data-table-td patent-date-value">Sep 28, 1993</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Method and system for maintaining data coherency between main and cache memories</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH04135246A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFLPZ7T08tvwrqYP8iFVzq_BB5VAg">JPH04135246A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Vol. 016404 Aug. 26, 1992 Patent Abstracts of Japan.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6222846">US6222846</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 22, 1998</td><td class="patent-data-table-td patent-date-value">Apr 24, 2001</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Method and system for employing a non-masking interrupt as an input-output processor interrupt</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6493781">US6493781</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 19, 1999</td><td class="patent-data-table-td patent-date-value">Dec 10, 2002</td><td class="patent-data-table-td ">Koninklijke Philips Electronics N.V.</td><td class="patent-data-table-td ">Servicing of interrupts with stored and restored flags</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6574294">US6574294</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 21, 1996</td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Data streaming for non-DMA digital computing devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6629180">US6629180</a></td><td class="patent-data-table-td patent-date-value">Jun 15, 2000</td><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td ">Alcatel</td><td class="patent-data-table-td ">Method of performing a task in real time by a digital signal processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6633940">US6633940</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 11, 1999</td><td class="patent-data-table-td patent-date-value">Oct 14, 2003</td><td class="patent-data-table-td ">Ati International Srl</td><td class="patent-data-table-td ">Method and apparatus for processing interrupts in a computing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6647440">US6647440</a></td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td patent-date-value">Nov 11, 2003</td><td class="patent-data-table-td ">Koninklijke Philips Electronics N.V.</td><td class="patent-data-table-td ">End-of-message handling and interrupt generation in a CAN module providing hardware assembly of multi-frame CAN messages</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7127561">US7127561</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 2001</td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Coherency techniques for suspending execution of a thread until a specified memory access occurs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7363474">US7363474</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 2001</td><td class="patent-data-table-td patent-date-value">Apr 22, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for suspending execution of a thread until a specified memory access occurs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7451296">US7451296</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2003</td><td class="patent-data-table-td patent-date-value">Nov 11, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for pausing execution in a processor or the like</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7545368">US7545368</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 2, 2005</td><td class="patent-data-table-td patent-date-value">Jun 9, 2009</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Display controller, display system, and display control method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7876870">US7876870</a></td><td class="patent-data-table-td patent-date-value">May 6, 2003</td><td class="patent-data-table-td patent-date-value">Jan 25, 2011</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Data streaming for non-DMA digital computing devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7882293">US7882293</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 9, 2004</td><td class="patent-data-table-td patent-date-value">Feb 1, 2011</td><td class="patent-data-table-td ">Arm Limited</td><td class="patent-data-table-td ">Interrupt masking control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN1324476C?cl=en">CN1324476C</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 20, 2003</td><td class="patent-data-table-td patent-date-value">Jul 4, 2007</td><td class="patent-data-table-td ">()</td><td class="patent-data-table-td ">Method of masking system hardware and system function</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1069502A1?cl=en">EP1069502A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 8, 2000</td><td class="patent-data-table-td patent-date-value">Jan 17, 2001</td><td class="patent-data-table-td ">Alcatel Alsthom Compagnie Generale D&#39;electricite</td><td class="patent-data-table-td ">Method for real-time execution of a task by a digital signal processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1265148A1?cl=en">EP1265148A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 2002</td><td class="patent-data-table-td patent-date-value">Dec 11, 2002</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Using software interrupts to manage communication between data processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2003058447A2?cl=en">WO2003058447A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 11, 2002</td><td class="patent-data-table-td patent-date-value">Jul 17, 2003</td><td class="patent-data-table-td ">Intel Corp</td><td class="patent-data-table-td ">A method and apparatus for suspending execution of a thread until a specified memory access occurs</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S262000">710/262</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S049000">710/49</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009480000">G06F9/48</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0013240000">G06F13/24</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001240000">G06F1/24</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F13/24">G06F13/24</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/24">G06F1/24</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=5KQ_BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/4812">G06F9/4812</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F1/24</span>, <span class="nested-value">G06F9/48C2</span>, <span class="nested-value">G06F13/24</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">May 20, 2014</td><td class="patent-data-table-td ">IPR</td><td class="patent-data-table-td ">Aia trial proceeding filed before the patent and appeal board: inter partes review</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20140401</span></div><div class="nested-key-value"><span class="nested-key">Opponent name: </span><span class="nested-value">CHRYSLER GROUP, LLC   NISSAN NORTH AMERICA, INC.</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">TRIAL NO: IPR2014-00564</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIM 6 IS CONFIRMED.CLAIMS 1-5, 10 AND 11 ARE CANCELLED.CLAIMS 7-9 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 6, 2013</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20130627</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 19, 2013</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20130204</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 26, 2012</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">NORMAN IP HOLDINGS, LLC, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20121015</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:RPX CORPORATION;REEL/FRAME:029202/0199</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 26, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:NORMAN IP HOLDINGS LLC;REEL/FRAME:024140/0928</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">RPX CORPORATION,CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100129</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 4, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100122</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAXON INNOVATIONS, LLC;REEL/FRAME:023892/0333</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">NORMAN IP HOLDINGS LLC,TEXAS</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 31, 2007</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 26, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 9, 2007</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SAXON INNOVATIONS, LLC, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAXON IP ASSETS, LLC;REEL/FRAME:020092/0105</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20071016</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LEGERITY HOLDINGS, INC., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE OF SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING INC., AS ADMINISTRATIVE AGENT, SUCCESSOR TO MORGAN STANLEY &amp; CO. INCORPORATED, AS FACILITY COLLATERAL AGENT;REEL/FRAME:019699/0854</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070727</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LEGERITY INTERNATIONAL, INC., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LEGERITY, INC., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE OF SECURITY INTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING INC., AS ADMINISTRATIVE AGENT, SUCCESSOR TO MORGAN STANLEY &amp; CO. INCORPORATED;REEL/FRAME:019690/0647</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 27, 2006</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">SAXON IP ASSETS LLC, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEGERITY, INC.;REEL/FRAME:017537/0307</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060324</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 26, 2003</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 21, 2002</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MORGAN STANLEY &amp; CO. INCORPORATED, AS FACILITY COL</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNORS:LEGERITY, INC.;LEGERITY HOLDINGS, INC.;LEGERITY INTERNATIONAL, INC.;REEL/FRAME:013372/0063</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20020930</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 23, 2001</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LEGERITY, INC., TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:011700/0686</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20000731</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">LEGERITY, INC. BLDG. 3, M/S 310 4509 FREIDRICH LAN</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 14, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MORGAN STANLEY &amp; CO. INCORPORATED, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:LEGERITY, INC.;REEL/FRAME:011601/0539</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20000804</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MORGAN STANLEY &amp; CO. INCORPORATED 1585 BROADWAY NE</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 23, 1999</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_4ff636b3d23669b7103f3b3a3a18b4cd.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U250vOK5plB0QU3co3_XMv1VDkYvA\u0026id=5KQ_BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U26hPZgToajXPXUnZwxNlj6p3Hjzg\u0026id=5KQ_BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0UDN-gI50QHOeGgfEeFZk3ImM3_g","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Apparatus_and_method_for_disabling_inter.pdf?id=5KQ_BAABERAJ\u0026output=pdf\u0026sig=ACfU3U36W4mwwvPaZ8EKNfV-F_CKQjPCjw"},"sample_url":"http://www.google.com/patents/reader?id=5KQ_BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>