#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002bb460bbe30 .scope module, "fetch_tb" "fetch_tb" 2 2;
 .timescale 0 0;
v000002bb460b6c20_0 .var "PC", 31 0;
v000002bb460b6cc0_0 .var "clk", 0 0;
v000002bb460b6d60_0 .net "instruction", 31 0, L_000002bb45fc9380;  1 drivers
v000002bb45fc2f30_0 .net "nextPC", 31 0, v000002bb460b6ae0_0;  1 drivers
v000002bb45fc2fd0_0 .var "reset", 0 0;
S_000002bb460bb980 .scope module, "uut" "instruction_fetch" 2 8, 3 2 0, S_000002bb460bbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "nextPC";
    .port_info 4 /OUTPUT 32 "instruction";
v000002bb45fc92e0_0 .net "PC", 31 0, v000002bb460b6c20_0;  1 drivers
v000002bb460b69a0_0 .net "clk", 0 0, v000002bb460b6cc0_0;  1 drivers
v000002bb460b6a40_0 .net "instruction", 31 0, L_000002bb45fc9380;  alias, 1 drivers
v000002bb460b6ae0_0 .var "nextPC", 31 0;
v000002bb460b6b80_0 .net "reset", 0 0, v000002bb45fc2fd0_0;  1 drivers
E_000002bb460bb620 .event posedge, v000002bb460b69a0_0;
S_000002bb45fc8f70 .scope module, "u1" "instruction_memory" 3 9, 4 1 0, S_000002bb460bb980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000002bb45fc9380 .functor BUFZ 32, L_000002bb45fc3070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002bb460bbb10_0 .net *"_ivl_0", 31 0, L_000002bb45fc3070;  1 drivers
v000002bb45fc9100_0 .net "address", 31 0, v000002bb460b6c20_0;  alias, 1 drivers
v000002bb45fc91a0_0 .net "instruction", 31 0, L_000002bb45fc9380;  alias, 1 drivers
v000002bb45fc9240 .array "memory", 24 0, 31 0;
L_000002bb45fc3070 .array/port v000002bb45fc9240, v000002bb460b6c20_0;
    .scope S_000002bb45fc8f70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002bb45fc9240, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002bb460bb980;
T_1 ;
    %wait E_000002bb460bb620;
    %load/vec4 v000002bb460b6b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bb460b6ae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002bb45fc92e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002bb460b6ae0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002bb460bbe30;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000002bb460b6cc0_0;
    %inv;
    %store/vec4 v000002bb460b6cc0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002bb460bbe30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bb460b6cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bb45fc2fd0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002bb460b6c20_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bb45fc2fd0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 16 "$display", "instruction: %d", v000002bb460b6d60_0 {0 0 0};
    %vpi_call 2 17 "$display", "nextPC: %d", v000002bb45fc2f30_0 {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "./instruction_fetch.v";
    "./cse_bubble/instruction_memory.v";
