OpenROAD v2.0-8853-g3ec606c02 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading liberty file for fast: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ff_100C_1v95.lib.gz
Reading liberty file for slow: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
Reading liberty file for typical: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib.gz
Reading ODB: inputs/UART_TX.odb
Reading SDC: inputs/UART_TX.sdc
Warning: There are 10 input ports missing set_input_delay.
Warning: There are 3 output ports missing set_output_delay.
Warning: There are 3 unconstrained endpoints.
[INFO ORD-0030] Using 1 thread(s).
[INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%
[INFO FLW-0001] Setting global routing adjustment for met1 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met2 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%
# Write LEF
write_abstract_lef "outputs/${sc_design}.lef"
if { [lindex [dict get $sc_cfg tool $sc_tool task $sc_task {var} write_cdl] 0] == "true" } {
  # Write CDL
  set sc_cdl_masters []
  foreach lib "$sc_targetlibs $sc_macrolibs" {
    #CDL files
    if {[dict exists $sc_cfg library $lib output $sc_stackup cdl]} {
      foreach cdl_file [dict get $sc_cfg library $lib output $sc_stackup cdl] {
        lappend sc_cdl_masters $cdl_file
      }
    }
  }
  write_cdl -masters $sc_cdl_masters "outputs/${sc_design}.cdl"
}
# generate SPEF
# just need to define a corner
define_process_corner -ext_model_index 0 X
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
foreach pexcorner $sc_pex_corners {
  set sc_pextool "${sc_tool}-openrcx"
  set pex_model [lindex [dict get $sc_cfg pdk $sc_pdk pexmodel $sc_pextool $sc_stackup $pexcorner] 0]
  puts "Writing SPEF for $pexcorner"
  extract_parasitics -ext_model_file $pex_model
  write_spef "outputs/${sc_design}.${pexcorner}.spef"
}
Writing SPEF for maximum
[INFO RCX-0008] extracting parasitics of UART_TX ...
[INFO RCX-0435] Reading extraction model file /third_party/pdks/skywater/skywater130/pdk/v0_0_2/pex/openroad/maximum.rules ...
[INFO RCX-0436] RC segment generation UART_TX (max_merge_res 50.0) ...
[INFO RCX-0040] Final 420 rc segments
[INFO RCX-0439] Coupling Cap extraction UART_TX ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 1090 wires to be extracted
[INFO RCX-0442] 62% completion -- 686 wires have been extracted
[INFO RCX-0442] 100% completion -- 1090 wires have been extracted
[INFO RCX-0045] Extract 133 nets, 548 rsegs, 548 caps, 546 ccs
[INFO RCX-0015] Finished extracting UART_TX.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 133 nets finished
[INFO RCX-0017] Finished writing SPEF ...
Writing SPEF for typical
[INFO RCX-0008] extracting parasitics of UART_TX ...
[INFO RCX-0435] Reading extraction model file /third_party/pdks/skywater/skywater130/pdk/v0_0_2/pex/openroad/typical.rules ...
[INFO RCX-0436] RC segment generation UART_TX (max_merge_res 50.0) ...
[INFO RCX-0040] Final 418 rc segments
[INFO RCX-0439] Coupling Cap extraction UART_TX ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 1090 wires to be extracted
[INFO RCX-0045] Extract 133 nets, 546 rsegs, 546 caps, 545 ccs
[INFO RCX-0015] Finished extracting UART_TX.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 133 nets finished
[INFO RCX-0017] Finished writing SPEF ...
Writing SPEF for minimum
[INFO RCX-0008] extracting parasitics of UART_TX ...
[INFO RCX-0435] Reading extraction model file /third_party/pdks/skywater/skywater130/pdk/v0_0_2/pex/openroad/minimum.rules ...
[INFO RCX-0436] RC segment generation UART_TX (max_merge_res 50.0) ...
[INFO RCX-0040] Final 417 rc segments
[INFO RCX-0439] Coupling Cap extraction UART_TX ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 1090 wires to be extracted
[INFO RCX-0045] Extract 133 nets, 545 rsegs, 545 caps, 545 ccs
[INFO RCX-0015] Finished extracting UART_TX.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 133 nets finished
[INFO RCX-0017] Finished writing SPEF ...
set lib_pex [dict create]
foreach scenario $sc_scenarios {
  set libcorner [dict get $sc_cfg constraint timing $scenario libcorner]
  set pexcorner [dict get $sc_cfg constraint timing $scenario pexcorner]
  dict set lib_pex $libcorner $pexcorner
}
# read in spef for timing corners
foreach corner $sc_corners {
  set pexcorner [dict get $lib_pex $corner]
  puts "Reading SPEF for $pexcorner into $corner"
  read_spef -corner $corner \
    "outputs/${sc_design}.${pexcorner}.spef"
}
Reading SPEF for minimum into fast
Reading SPEF for maximum into slow
Reading SPEF for typical into typical
# Write timing models
foreach corner $sc_corners {
  puts "Writing timing model for $corner"
  write_timing_model -library_name "${sc_design}_${corner}" \
    -corner $corner \
    "outputs/${sc_design}.${corner}.lib"
}
Writing timing model for fast
Writing timing model for slow
Writing timing model for typical
SC_METRIC: report_checks -path_delay max
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.26    0.26 ^ clk (in)
   0.01    0.52    0.78 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.59    1.37 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    1.37 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    1.74    3.11 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.82    5.93 v _070_/X (sky130_fd_sc_hd__mux4_1)
   0.00    0.53    6.46 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.31    6.77 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.86    7.64 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    7.64 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_2)
                   7.64   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.01    0.26   10.26 ^ clk (in)
   0.01    0.52   10.78 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.55   11.33 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   11.33 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_2)
           0.00   11.33   clock reconvergence pessimism
          -0.68   10.65   library setup time
                  10.65   data required time
----------------------------------------------------------------
                  10.65   data required time
                  -7.64   data arrival time
----------------------------------------------------------------
                   3.01   slack (MET)

SC_METRIC: report_checks -path_delay min
Startpoint: r_TX_Data_$_DFFE_PP__Q_6
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_TX_Data_$_DFFE_PP__Q_6
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: fast

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.05    0.05 ^ clk (in)
   0.01    0.10    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.04    0.14    0.28 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.28 ^ r_TX_Data_$_DFFE_PP__Q_6/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.01    0.22    0.50 ^ r_TX_Data_$_DFFE_PP__Q_6/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.08    0.58 ^ _088_/X (sky130_fd_sc_hd__mux2_1)
           0.00    0.58 ^ r_TX_Data_$_DFFE_PP__Q_6/D (sky130_fd_sc_hd__dfxtp_1)
                   0.58   data arrival time

           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.05    0.05 ^ clk (in)
   0.01    0.10    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.04    0.14    0.28 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.28 ^ r_TX_Data_$_DFFE_PP__Q_6/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00    0.28   clock reconvergence pessimism
          -0.02    0.27   library hold time
                   0.27   data required time
----------------------------------------------------------------
                   0.27   data required time
                  -0.58   data arrival time
----------------------------------------------------------------
                   0.31   slack (MET)

SC_METRIC: unconstrained
Startpoint: r_Bit_Index_$_SDFFCE_PP0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: o_TX_Serial_$_DFFE_PP__Q
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.26    0.26 ^ clk (in)
   0.01    0.52    0.78 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.59    1.37 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    1.37 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.02    1.74    3.11 ^ r_Bit_Index_$_SDFFCE_PP0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    2.82    5.93 v _070_/X (sky130_fd_sc_hd__mux4_1)
   0.00    0.53    6.46 ^ _071_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.31    6.77 v _072_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.86    7.64 v _074_/X (sky130_fd_sc_hd__a31o_1)
           0.00    7.64 v o_TX_Serial_$_DFFE_PP__Q/D (sky130_fd_sc_hd__dfxtp_2)
                   7.64   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.01    0.26   10.26 ^ clk (in)
   0.01    0.52   10.78 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.55   11.33 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   11.33 ^ o_TX_Serial_$_DFFE_PP__Q/CLK (sky130_fd_sc_hd__dfxtp_2)
           0.00   11.33   clock reconvergence pessimism
          -0.68   10.65   library setup time
                  10.65   data required time
----------------------------------------------------------------
                  10.65   data required time
                  -7.64   data arrival time
----------------------------------------------------------------
                   3.01   slack (MET)

SC_METRIC: clock_skew
Clock clk
Latency      CRPR       Skew
r_TX_Data_$_DFFE_PP__Q_4/CLK ^
   1.37
o_TX_Serial_$_DFFE_PP__Q/CLK ^
   1.33      0.00       0.04

SC_METRIC: DRV violators

SC_METRIC: floating nets
SC_METRIC: tns
tns 0.00

SC_METRIC: setupslack
worst slack 3.01

SC_METRIC: holdslack
worst slack 0.31

SC_METRIC: fmax
143.10393098200987 MHz
SC_METRIC: power
Power for corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-04   4.73e-05   7.08e-07   2.30e-04  52.0%
Combinational          1.05e-04   1.07e-04   7.49e-07   2.13e-04  48.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.87e-04   1.54e-04   1.46e-06   4.42e-04 100.0%
                          64.8%      34.9%       0.3%

Power for corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.12e-05   2.18e-05   1.77e-08   9.31e-05  50.1%
Combinational          4.54e-05   4.72e-05   1.76e-11   9.26e-05  49.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-04   6.90e-05   1.77e-08   1.86e-04 100.0%
                          62.8%      37.2%       0.0%

Power for corner: typical
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.49e-04   3.90e-05   1.79e-08   1.88e-04  52.3%
Combinational          8.39e-05   8.78e-05   3.16e-10   1.72e-04  47.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.33e-04   1.27e-04   1.82e-08   3.60e-04 100.0%
                          64.8%      35.2%       0.0%

SC_METRIC: cellarea
Design area 1364 u^2 12% utilization.
