
*** Running vivado
    with args -log dopmidsem_LSQ_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dopmidsem_LSQ_0_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct 24 16:25:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source dopmidsem_LSQ_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/govind/Vivado/2025.1/Vivado/data/ip'.
Command: synth_design -top dopmidsem_LSQ_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 148053
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.090 ; gain = 441.797 ; free physical = 267 ; free virtual = 16905
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9339] data object 'current_idx' is already declared [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:176]
INFO: [Synth 8-6826] previous declaration of 'current_idx' is from here [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:173]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'current_idx' is ignored [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:176]
INFO: [Synth 8-6157] synthesizing module 'dopmidsem_LSQ_0_0' [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_LSQ_0_0/synth/dopmidsem_LSQ_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LSQ' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:221]
INFO: [Synth 8-155] case statement is not full and has no default [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:266]
INFO: [Synth 8-6155] done synthesizing module 'LSQ' (0#1) [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dopmidsem_LSQ_0_0' (0#1) [/home/govind/RISCV_5/RISCV_5.gen/sources_1/bd/dopmidsem/ip/dopmidsem_LSQ_0_0/synth/dopmidsem_LSQ_0_0.v:53]
WARNING: [Synth 8-7129] Port isload1 in module LSQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port isstore1 in module LSQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port isload2 in module LSQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port isstore2 in module LSQ is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2282.027 ; gain = 554.734 ; free physical = 197 ; free virtual = 16779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.902 ; gain = 566.609 ; free physical = 205 ; free virtual = 16788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.902 ; gain = 566.609 ; free physical = 205 ; free virtual = 16788
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2293.902 ; gain = 0.000 ; free physical = 187 ; free virtual = 16767
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.641 ; gain = 0.000 ; free physical = 188 ; free virtual = 16718
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2415.676 ; gain = 0.000 ; free physical = 190 ; free virtual = 16717
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2415.676 ; gain = 688.383 ; free physical = 214 ; free virtual = 16769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2423.645 ; gain = 696.352 ; free physical = 214 ; free virtual = 16769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2423.645 ; gain = 696.352 ; free physical = 214 ; free virtual = 16769
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_tail_1_reg' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:414]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2423.645 ; gain = 696.352 ; free physical = 178 ; free virtual = 16757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 10    
	   3 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 26    
	               10 Bit    Registers := 7     
	                5 Bit    Registers := 20    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 84    
	   2 Input   10 Bit        Muxes := 30    
	   3 Input   10 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 54    
	   2 Input    3 Bit        Muxes := 142   
	   2 Input    2 Bit        Muxes := 78    
	   2 Input    1 Bit        Muxes := 852   
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port isload1 in module LSQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port isstore1 in module LSQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port isload2 in module LSQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port isstore2 in module LSQ is either unconnected or has no load
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin lup1_reg with 1st driver pin 'inst/lup1_reg/Q' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:138]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin lup1_reg with 2nd driver pin 'GND' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:138]
CRITICAL WARNING: [Synth 8-6858] multi-driven net lup1_reg is connected to at least one constant driver which has been preserved, other driver is ignored [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:138]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin lup2_reg with 1st driver pin 'inst/lup2_reg/Q' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:138]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin lup2_reg with 2nd driver pin 'GND' [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:138]
CRITICAL WARNING: [Synth 8-6858] multi-driven net lup2_reg is connected to at least one constant driver which has been preserved, other driver is ignored [/home/govind/RISCV_5/RISCV_5.srcs/sources_1/new/LSQ.v:138]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2595.926 ; gain = 868.633 ; free physical = 648 ; free virtual = 16778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2595.926 ; gain = 868.633 ; free physical = 608 ; free virtual = 16791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 2595.926 ; gain = 868.633 ; free physical = 602 ; free virtual = 16803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2595.926 ; gain = 868.633 ; free physical = 611 ; free virtual = 16817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.738 ; gain = 910.445 ; free physical = 628 ; free virtual = 16805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.738 ; gain = 910.445 ; free physical = 628 ; free virtual = 16805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.738 ; gain = 910.445 ; free physical = 627 ; free virtual = 16805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.738 ; gain = 910.445 ; free physical = 627 ; free virtual = 16805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.738 ; gain = 910.445 ; free physical = 629 ; free virtual = 16807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.738 ; gain = 910.445 ; free physical = 629 ; free virtual = 16807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    68|
|2     |LUT2   |    43|
|3     |LUT3   |   821|
|4     |LUT4   |   318|
|5     |LUT5   |   621|
|6     |LUT6   |   930|
|7     |MUXF7  |    67|
|8     |FDCE   |  1049|
|9     |FDPE   |     2|
|10    |LD     |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.738 ; gain = 910.445 ; free physical = 629 ; free virtual = 16808
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2637.738 ; gain = 788.672 ; free physical = 628 ; free virtual = 16808
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2637.746 ; gain = 910.445 ; free physical = 628 ; free virtual = 16808
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2637.746 ; gain = 0.000 ; free physical = 777 ; free virtual = 16958
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dopmidsem_LSQ_0_0' is not ideal for floorplanning, since the cellview 'LSQ' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.703 ; gain = 0.000 ; free physical = 770 ; free virtual = 16965
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete | Checksum: 88176d48
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:12 . Memory (MB): peak = 2699.738 ; gain = 1136.273 ; free physical = 770 ; free virtual = 16964
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1945.853; main = 1755.187; forked = 245.498
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3565.172; main = 2699.707; forked = 957.242
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.715 ; gain = 0.000 ; free physical = 770 ; free virtual = 16963
INFO: [Common 17-1381] The checkpoint '/home/govind/RISCV_5/RISCV_5.runs/dopmidsem_LSQ_0_0_synth_1/dopmidsem_LSQ_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file dopmidsem_LSQ_0_0_utilization_synth.rpt -pb dopmidsem_LSQ_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 16:27:15 2025...
