// Seed: 661759682
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output wire id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10
);
  assign id_4 = 1;
  assign module_1.id_3 = 0;
  assign id_4 = id_1 !== 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input wor id_7,
    output tri0 id_8,
    output supply0 id_9
);
  wire id_11, id_12;
  always
    if (1) begin : LABEL_0
      id_2#(
          .id_4(1'b0),
          .id_3(1),
          .id_4(1'h0),
          .id_0({1})
      ) = id_1 << 1'b0;
    end
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_1,
      id_6,
      id_5,
      id_4,
      id_7,
      id_1,
      id_0,
      id_0
  );
endmodule
