// Seed: 561019234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_16(
      .id_0(id_15), .id_1((1 & 1)), .id_2(1 !== 1)
  );
  assign module_1.type_2 = 0;
  id_17 :
  assert property (@(posedge id_1) 1)
  else $display();
  genvar id_18;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  uwire id_3,
    input  wire  id_4
);
  wire id_6;
  assign id_2 = 1;
  uwire id_7;
  assign id_2 = id_7;
  wire id_8;
  wire id_9;
  assign id_7 = 1 ? 1 : 1;
  reg id_10;
  always @(*) id_10 <= #1 1;
  wor id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_8,
      id_8,
      id_9,
      id_6,
      id_9,
      id_8,
      id_6,
      id_11,
      id_8
  );
  tri1 id_12 = 1;
  assign id_11 = 1;
  wire id_13;
endmodule
