<stg><name>BitShift</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="2" to="3">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:15  %a_V_addr_1 = getelementptr [2 x i18]* %a_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_V_addr_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="1">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:16  %a_V_load_1 = load i18* %a_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:3  %a_V_addr = getelementptr [2 x i18]* %a_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_V_addr"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="18" op_0_bw="1">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:5  %a_V_load = load i18* %a_V_addr, align 4

]]></Node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="1">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:16  %a_V_load_1 = load i18* %a_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:0  call void (...)* @_ssdm_op_SpecBitsMap([2 x i18]* %a_V), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="19">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:1  call void (...)* @_ssdm_op_SpecBitsMap([2 x i19]* %b_V), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:2  %b_V_addr = getelementptr [2 x i19]* %b_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_V_addr"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @BitShift_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="18" op_0_bw="1">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:5  %a_V_load = load i18* %a_V_addr, align 4

]]></Node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:6  %p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %a_V_load, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="23">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:7  %p_shl_cast = zext i23 %p_shl to i24

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:8  %p_neg = sub i24 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="24">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:9  %p_neg_cast = sext i24 %p_neg to i25

]]></Node>
<StgValue><ssdm name="p_neg_cast"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:10  %p_shl4 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %a_V_load, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="25" op_0_bw="20">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:11  %p_shl4_cast = zext i20 %p_shl4 to i25

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:12  %r_V_2 = sub i25 %p_neg_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:13  %phitmp = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_2, i32 6, i32 24)

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="19" op_1_bw="1">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:14  store i19 %phitmp, i19* %b_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="18">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:17  %lhs_V = zext i18 %a_V_load_1 to i25

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:18  %r_V = mul i25 %lhs_V, -35

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:19  %phitmp1 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V, i32 6, i32 24)

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:20  %b_V_addr_1 = getelementptr [2 x i19]* %b_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_V_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="19" op_1_bw="1">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:21  store i19 %phitmp1, i19* %b_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:22  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
