head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.4
	binutils-2_24-branchpoint:1.1
	binutils-2_23_2:1.1.2.1
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2012.08.13.14.52.46;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.47;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@// verbose-error.s Test file for -mverbose-error

.text
	strb	w7, [x30, x0, lsl]
	ubfm	w0, x1, 8, 31
	bfm	w0, w1, 8, 43
	strb	w7, [x30, x0, lsl #1]
	st2	{v4.2d,v5.2d},[x3,#3]
	fmov	v1.D[0],x0
	ld1r	{v1.4s, v2.4s, v3.4s}, [x3], x4
	svc
	add	v0.4s, v1.4s, v2.2s
	urecpe	v0.1d,v7.1d
	adds	w0, wsp, x0, uxtx #1
	fmov	d0, s0
	ldnp	h3, h7, [sp], #16
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@

