Timing Analyzer report for top
Sat Jun 03 19:06:09 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processors 3-10        ;   0.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 221.83 MHz ; 221.83 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.508 ; -214.559           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.434 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -133.856                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.508 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.429      ;
; -3.496 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.418      ;
; -3.495 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.417      ;
; -3.494 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.416      ;
; -3.489 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.411      ;
; -3.459 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.381      ;
; -3.458 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.380      ;
; -3.457 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.379      ;
; -3.452 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.374      ;
; -3.423 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.346      ;
; -3.385 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.305      ;
; -3.385 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.305      ;
; -3.359 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.282      ;
; -3.356 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.279      ;
; -3.355 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.278      ;
; -3.354 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.277      ;
; -3.335 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.255      ;
; -3.330 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.252      ;
; -3.329 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.251      ;
; -3.328 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.250      ;
; -3.323 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.245      ;
; -3.314 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.235      ;
; -3.313 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.234      ;
; -3.312 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.233      ;
; -3.308 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.573     ; 3.736      ;
; -3.307 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.228      ;
; -3.307 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.573     ; 3.735      ;
; -3.306 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.573     ; 3.734      ;
; -3.301 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.573     ; 3.729      ;
; -3.288 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.210      ;
; -3.287 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.209      ;
; -3.286 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.208      ;
; -3.281 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.203      ;
; -3.275 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.198      ;
; -3.266 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.188      ;
; -3.265 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.187      ;
; -3.264 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.187      ;
; -3.264 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.185      ;
; -3.264 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.186      ;
; -3.263 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.184      ;
; -3.262 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.183      ;
; -3.261 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.184      ;
; -3.260 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.183      ;
; -3.259 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.182      ;
; -3.259 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.181      ;
; -3.257 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.178      ;
; -3.252 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.172      ;
; -3.250 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.170      ;
; -3.250 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.171      ;
; -3.248 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.168      ;
; -3.232 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.153      ;
; -3.230 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[19]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.151      ;
; -3.219 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.140      ;
; -3.218 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.080     ; 4.139      ;
; -3.217 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.139      ;
; -3.217 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.137      ;
; -3.217 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.138      ;
; -3.216 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.138      ;
; -3.216 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.136      ;
; -3.215 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.137      ;
; -3.215 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.135      ;
; -3.212 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.080     ; 4.133      ;
; -3.210 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.130      ;
; -3.210 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.132      ;
; -3.210 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.130      ;
; -3.189 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[29]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.109      ;
; -3.180 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.103      ;
; -3.179 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.102      ;
; -3.177 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.097      ;
; -3.177 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.097      ;
; -3.176 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.099      ;
; -3.176 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.098      ;
; -3.175 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.098      ;
; -3.175 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.079     ; 4.097      ;
; -3.174 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.097      ;
; -3.174 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.096      ;
; -3.173 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.094      ;
; -3.173 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.094      ;
; -3.172 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[30]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.092      ;
; -3.169 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.089      ;
; -3.169 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.089      ;
; -3.169 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.089      ;
; -3.169 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.079     ; 4.091      ;
; -3.159 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.079      ;
; -3.159 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.079      ;
; -3.157 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.080      ;
; -3.156 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.076      ;
; -3.155 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.075      ;
; -3.154 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.074      ;
; -3.154 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.077      ;
; -3.153 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.076      ;
; -3.152 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.075      ;
; -3.149 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.081     ; 4.069      ;
; -3.147 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.078     ; 4.070      ;
; -3.142 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.062      ;
; -3.142 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 4.062      ;
; -3.139 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.572     ; 3.568      ;
; -3.136 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.572     ; 3.565      ;
; -3.135 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.572     ; 3.564      ;
; -3.134 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.572     ; 3.563      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                          ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.785      ;
; 0.523 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.816      ;
; 0.524 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.817      ;
; 0.544 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.837      ;
; 0.741 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_data[4]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_data[6]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.035      ;
; 0.744 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.057      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.754 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.576      ; 1.542      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.773 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.066      ;
; 0.780 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.073      ;
; 0.783 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.077      ;
; 0.792 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.085      ;
; 0.808 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.575      ; 1.595      ;
; 0.940 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.233      ;
; 0.950 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.243      ;
; 0.985 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.278      ;
; 0.996 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.575      ; 1.783      ;
; 1.020 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.312      ;
; 1.027 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.080      ; 1.319      ;
; 1.040 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.575      ; 1.827      ;
; 1.061 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_data[4]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.355      ;
; 1.065 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.358      ;
; 1.083 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.376      ;
; 1.089 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.575      ; 1.876      ;
; 1.099 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_data[6]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.113 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_data[3]                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.407      ;
; 1.116 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 238.32 MHz ; 238.32 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.196 ; -190.583          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -133.856                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                        ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.196 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 4.128      ;
; -3.196 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 4.128      ;
; -3.194 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 4.126      ;
; -3.190 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 4.122      ;
; -3.163 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.093      ;
; -3.163 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.093      ;
; -3.156 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 4.088      ;
; -3.156 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 4.088      ;
; -3.154 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 4.086      ;
; -3.150 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 4.082      ;
; -3.083 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.541     ; 3.544      ;
; -3.083 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.541     ; 3.544      ;
; -3.081 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.541     ; 3.542      ;
; -3.077 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.541     ; 3.538      ;
; -3.049 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.981      ;
; -3.049 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.981      ;
; -3.047 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.979      ;
; -3.043 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.975      ;
; -3.040 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.969      ;
; -3.039 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.970      ;
; -3.039 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.970      ;
; -3.038 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.967      ;
; -3.037 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.969      ;
; -3.037 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.968      ;
; -3.036 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.965      ;
; -3.033 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.964      ;
; -2.987 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.921      ;
; -2.984 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.918      ;
; -2.983 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.917      ;
; -2.982 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.916      ;
; -2.980 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.911      ;
; -2.980 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.911      ;
; -2.978 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.072     ; 3.908      ;
; -2.978 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.072     ; 3.908      ;
; -2.978 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.909      ;
; -2.976 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.906      ;
; -2.974 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.905      ;
; -2.972 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.902      ;
; -2.964 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.898      ;
; -2.950 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.881      ;
; -2.950 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.881      ;
; -2.947 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.881      ;
; -2.946 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.072     ; 3.876      ;
; -2.946 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.072     ; 3.876      ;
; -2.944 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.874      ;
; -2.944 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.875      ;
; -2.944 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.875      ;
; -2.944 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.878      ;
; -2.943 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.877      ;
; -2.942 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.873      ;
; -2.942 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.068     ; 3.876      ;
; -2.941 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.872      ;
; -2.941 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.872      ;
; -2.941 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.872      ;
; -2.940 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.870      ;
; -2.938 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.071     ; 3.869      ;
; -2.932 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.864      ;
; -2.932 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.864      ;
; -2.932 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.864      ;
; -2.931 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.863      ;
; -2.930 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.862      ;
; -2.930 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.862      ;
; -2.928 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.858      ;
; -2.928 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.858      ;
; -2.926 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.858      ;
; -2.925 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.857      ;
; -2.909 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.841      ;
; -2.908 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.840      ;
; -2.907 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.839      ;
; -2.902 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.834      ;
; -2.901 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.833      ;
; -2.901 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.833      ;
; -2.899 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.831      ;
; -2.899 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.829      ;
; -2.899 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.829      ;
; -2.898 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.828      ;
; -2.898 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.828      ;
; -2.895 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.827      ;
; -2.886 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.816      ;
; -2.886 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.816      ;
; -2.878 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.808      ;
; -2.878 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.808      ;
; -2.874 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.805      ;
; -2.874 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.539     ; 3.337      ;
; -2.871 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.539     ; 3.334      ;
; -2.870 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.539     ; 3.333      ;
; -2.869 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.539     ; 3.332      ;
; -2.869 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.799      ;
; -2.869 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.799      ;
; -2.867 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.072     ; 3.797      ;
; -2.867 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.072     ; 3.797      ;
; -2.865 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.795      ;
; -2.864 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.793      ;
; -2.863 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.795      ;
; -2.861 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.072     ; 3.791      ;
; -2.860 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.791      ;
; -2.855 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.787      ;
; -2.855 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.070     ; 3.787      ;
; -2.853 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.785      ;
; -2.849 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.070     ; 3.781      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                           ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.722      ;
; 0.483 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.750      ;
; 0.483 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.750      ;
; 0.510 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.777      ;
; 0.655 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.545      ; 1.395      ;
; 0.670 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_data[4]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.938      ;
; 0.690 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.091      ; 0.976      ;
; 0.692 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_data[6]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.542      ; 1.436      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.718 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.985      ;
; 0.726 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.993      ;
; 0.728 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.995      ;
; 0.728 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.996      ;
; 0.739 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.006      ;
; 0.863 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.542      ; 1.600      ;
; 0.865 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.132      ;
; 0.871 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.138      ;
; 0.901 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.168      ;
; 0.912 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.178      ;
; 0.912 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.178      ;
; 0.945 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.542      ; 1.682      ;
; 0.954 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_data[4]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.222      ;
; 0.967 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.546      ; 1.708      ;
; 0.976 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.542      ; 1.713      ;
; 0.993 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.260      ;
; 0.998 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_data[6]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.266      ;
; 1.000 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_data[3]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.268      ;
; 1.013 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.283      ;
; 1.018 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.545      ; 1.759      ;
; 1.020 ; uart_top:uart_top_m0|send_data[4]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[4] ; clk          ; clk         ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.024 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.074      ; 1.293      ;
; 1.026 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_data[4]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.990 ; -44.649           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -96.700                         ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                       ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.990 ; uart_top:uart_top_m0|wait_cnt[0]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.942      ;
; -0.955 ; uart_top:uart_top_m0|wait_cnt[7]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.907      ;
; -0.954 ; uart_top:uart_top_m0|wait_cnt[7]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.906      ;
; -0.953 ; uart_top:uart_top_m0|wait_cnt[7]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.905      ;
; -0.951 ; uart_top:uart_top_m0|wait_cnt[1]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.904      ;
; -0.948 ; uart_top:uart_top_m0|wait_cnt[7]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.900      ;
; -0.936 ; uart_top:uart_top_m0|wait_cnt[4]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.888      ;
; -0.935 ; uart_top:uart_top_m0|wait_cnt[4]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.887      ;
; -0.934 ; uart_top:uart_top_m0|wait_cnt[4]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.886      ;
; -0.929 ; uart_top:uart_top_m0|wait_cnt[4]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.881      ;
; -0.921 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.872      ;
; -0.920 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.871      ;
; -0.903 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.854      ;
; -0.902 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.853      ;
; -0.901 ; uart_top:uart_top_m0|wait_cnt[0]                   ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.852      ;
; -0.901 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.852      ;
; -0.899 ; uart_top:uart_top_m0|wait_cnt[14]                  ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.236     ; 1.650      ;
; -0.898 ; uart_top:uart_top_m0|wait_cnt[14]                  ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.236     ; 1.649      ;
; -0.897 ; uart_top:uart_top_m0|wait_cnt[14]                  ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.236     ; 1.648      ;
; -0.896 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.847      ;
; -0.892 ; uart_top:uart_top_m0|wait_cnt[14]                  ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.236     ; 1.643      ;
; -0.890 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.840      ;
; -0.888 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.838      ;
; -0.887 ; uart_top:uart_top_m0|wait_cnt[7]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.840      ;
; -0.886 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.836      ;
; -0.884 ; uart_top:uart_top_m0|wait_cnt[7]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.837      ;
; -0.880 ; uart_top:uart_top_m0|wait_cnt[7]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.833      ;
; -0.880 ; uart_top:uart_top_m0|wait_cnt[7]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.833      ;
; -0.880 ; uart_top:uart_top_m0|wait_cnt[3]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.833      ;
; -0.873 ; uart_top:uart_top_m0|wait_cnt[0]                   ; uart_top:uart_top_m0|wait_cnt[30]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.824      ;
; -0.870 ; uart_top:uart_top_m0|wait_cnt[11]                  ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.821      ;
; -0.868 ; uart_top:uart_top_m0|wait_cnt[4]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.821      ;
; -0.865 ; uart_top:uart_top_m0|wait_cnt[4]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.818      ;
; -0.861 ; uart_top:uart_top_m0|wait_cnt[4]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.814      ;
; -0.861 ; uart_top:uart_top_m0|wait_cnt[4]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.814      ;
; -0.859 ; uart_top:uart_top_m0|wait_cnt[0]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.811      ;
; -0.857 ; uart_top:uart_top_m0|wait_cnt[15]                  ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.809      ;
; -0.856 ; uart_top:uart_top_m0|wait_cnt[15]                  ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.808      ;
; -0.855 ; uart_top:uart_top_m0|wait_cnt[15]                  ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.807      ;
; -0.850 ; uart_top:uart_top_m0|wait_cnt[15]                  ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.802      ;
; -0.847 ; uart_top:uart_top_m0|wait_cnt[29]                  ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.798      ;
; -0.846 ; uart_top:uart_top_m0|wait_cnt[29]                  ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.797      ;
; -0.845 ; uart_top:uart_top_m0|wait_cnt[10]                  ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.845 ; uart_top:uart_top_m0|wait_cnt[29]                  ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.796      ;
; -0.844 ; uart_top:uart_top_m0|wait_cnt[10]                  ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.796      ;
; -0.843 ; uart_top:uart_top_m0|wait_cnt[10]                  ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.795      ;
; -0.843 ; uart_top:uart_top_m0|wait_cnt[12]                  ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.794      ;
; -0.842 ; uart_top:uart_top_m0|wait_cnt[12]                  ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.793      ;
; -0.841 ; uart_top:uart_top_m0|wait_cnt[12]                  ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.792      ;
; -0.840 ; uart_top:uart_top_m0|wait_cnt[29]                  ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.791      ;
; -0.838 ; uart_top:uart_top_m0|wait_cnt[10]                  ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.790      ;
; -0.838 ; uart_top:uart_top_m0|wait_cnt[1]                   ; uart_top:uart_top_m0|wait_cnt[31]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.790      ;
; -0.837 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.789      ;
; -0.836 ; uart_top:uart_top_m0|wait_cnt[2]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.789      ;
; -0.836 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.788      ;
; -0.836 ; uart_top:uart_top_m0|wait_cnt[12]                  ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.787      ;
; -0.836 ; uart_top:uart_top_m0|wait_cnt[8]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.788      ;
; -0.835 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.787      ;
; -0.835 ; uart_top:uart_top_m0|wait_cnt[8]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.787      ;
; -0.834 ; uart_top:uart_top_m0|wait_cnt[1]                   ; uart_top:uart_top_m0|wait_cnt[30]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.786      ;
; -0.834 ; uart_top:uart_top_m0|wait_cnt[8]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.786      ;
; -0.833 ; uart_top:uart_top_m0|wait_cnt[0]                   ; uart_top:uart_top_m0|wait_cnt[29]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.784      ;
; -0.832 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.784      ;
; -0.831 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.783      ;
; -0.831 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.783      ;
; -0.831 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.783      ;
; -0.831 ; uart_top:uart_top_m0|wait_cnt[14]                  ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.235     ; 1.583      ;
; -0.829 ; uart_top:uart_top_m0|wait_cnt[8]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.781      ;
; -0.828 ; uart_top:uart_top_m0|wait_cnt[14]                  ; uart_top:uart_top_m0|wait_cnt[11]                   ; clk          ; clk         ; 1.000        ; -0.235     ; 1.580      ;
; -0.828 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.780      ;
; -0.828 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.780      ;
; -0.824 ; uart_top:uart_top_m0|wait_cnt[14]                  ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.235     ; 1.576      ;
; -0.824 ; uart_top:uart_top_m0|wait_cnt[14]                  ; uart_top:uart_top_m0|wait_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.235     ; 1.576      ;
; -0.821 ; uart_top:uart_top_m0|wait_cnt[0]                   ; uart_top:uart_top_m0|wait_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.773      ;
; -0.820 ; uart_top:uart_top_m0|wait_cnt[13]                  ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.771      ;
; -0.820 ; uart_top:uart_top_m0|wait_cnt[1]                   ; uart_top:uart_top_m0|wait_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.773      ;
; -0.819 ; uart_top:uart_top_m0|wait_cnt[13]                  ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.770      ;
; -0.818 ; uart_top:uart_top_m0|wait_cnt[13]                  ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.769      ;
; -0.817 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.769      ;
; -0.813 ; uart_top:uart_top_m0|wait_cnt[0]                   ; uart_top:uart_top_m0|wait_cnt[19]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.765      ;
; -0.813 ; uart_top:uart_top_m0|wait_cnt[13]                  ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.764      ;
; -0.812 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.764      ;
; -0.812 ; uart_top:uart_top_m0|wait_cnt[5]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.034     ; 1.765      ;
; -0.812 ; uart_top:uart_top_m0|wait_cnt[31]                  ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.763      ;
; -0.811 ; uart_top:uart_top_m0|wait_cnt[31]                  ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.762      ;
; -0.810 ; uart_top:uart_top_m0|wait_cnt[31]                  ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.761      ;
; -0.806 ; uart_top:uart_top_m0|wait_cnt[1]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.758      ;
; -0.806 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.757      ;
; -0.805 ; uart_top:uart_top_m0|wait_cnt[0]                   ; uart_top:uart_top_m0|wait_cnt[28]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.756      ;
; -0.805 ; uart_top:uart_top_m0|wait_cnt[1]                   ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.757      ;
; -0.805 ; uart_top:uart_top_m0|wait_cnt[31]                  ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.756      ;
; -0.804 ; uart_top:uart_top_m0|wait_cnt[1]                   ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.755      ;
; -0.802 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.753      ;
; -0.799 ; uart_top:uart_top_m0|wait_cnt[1]                   ; uart_top:uart_top_m0|wait_cnt[6]                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.751      ;
; -0.795 ; uart_top:uart_top_m0|wait_cnt[6]                   ; uart_top:uart_top_m0|wait_cnt[24]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.747      ;
; -0.794 ; uart_top:uart_top_m0|wait_cnt[30]                  ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.745      ;
; -0.793 ; uart_top:uart_top_m0|wait_cnt[30]                  ; uart_top:uart_top_m0|wait_cnt[12]                   ; clk          ; clk         ; 1.000        ; -0.036     ; 1.744      ;
; -0.792 ; uart_top:uart_top_m0|wait_cnt[30]                  ; uart_top:uart_top_m0|wait_cnt[0]                    ; clk          ; clk         ; 1.000        ; -0.036     ; 1.743      ;
; -0.791 ; uart_top:uart_top_m0|wait_cnt[5]                   ; uart_top:uart_top_m0|wait_cnt[13]                   ; clk          ; clk         ; 1.000        ; -0.035     ; 1.743      ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                           ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.211 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.336      ;
; 0.289 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_data[4]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.410      ;
; 0.293 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_data[6]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.298 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.314 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.236      ; 0.638      ;
; 0.319 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.439      ;
; 0.334 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.235      ; 0.653      ;
; 0.363 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.483      ;
; 0.368 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.488      ;
; 0.384 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.504      ;
; 0.410 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.528      ;
; 0.411 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_data[4]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.532      ;
; 0.413 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.531      ;
; 0.417 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.235      ; 0.736      ;
; 0.419 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.236      ; 0.739      ;
; 0.428 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.548      ;
; 0.431 ; uart_top:uart_top_m0|send_data[4]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[4] ; clk          ; clk         ; 0.000        ; 0.034      ; 0.549      ;
; 0.431 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.551      ;
; 0.432 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_data[6]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.553      ;
; 0.446 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_data[3]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[21] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[22]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[23] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.569      ;
; 0.453 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[24] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[25]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.508   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.508   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -214.559 ; 0.0   ; 0.0      ; 0.0     ; -133.856            ;
;  clk             ; -214.559 ; 0.000 ; N/A      ; N/A     ; -133.856            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9280_clk    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad9280_db[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad9280_db[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad9280_db[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad9280_db[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad9280_db[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad9280_db[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad9280_db[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad9280_db[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9280_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9280_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9280_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2166     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2166     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; ad9280_db[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; ad9280_db[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad9280_db[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 03 19:06:08 2023
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.508
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.508            -214.559 clk 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -133.856 clk 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.196            -190.583 clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -133.856 clk 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.990
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.990             -44.649 clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -96.700 clk 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Sat Jun 03 19:06:09 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


