

================================================================
== Vitis HLS Report for 'local_sin'
================================================================
* Date:           Tue Jun 18 22:36:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.519 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 4 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%app_1 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 16 'alloca' 'app_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%diff = alloca i32 1" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 17 'alloca' 'diff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inc = alloca i32 1" [benchmarks/chstone/dfsin/src/dfsin.c:51]   --->   Operation 18 'alloca' 'inc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rad_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rad" [benchmarks/chstone/dfsin/src/dfsin.c:46]   --->   Operation 19 'read' 'rad_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.81ns)   --->   "%x_assign = call i64 @float64_mul, i64 %rad_read, i64 %rad_read, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:55]   --->   Operation 20 'call' 'x_assign' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln51 = store i64 1, i64 %inc" [benchmarks/chstone/dfsin/src/dfsin.c:51]   --->   Operation 21 'store' 'store_ln51' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln49 = store i64 %rad_read, i64 %diff" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 22 'store' 'store_ln49' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.50ns)   --->   "%store_ln106 = store i64 %rad_read, i64 %app_1" [benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 23 'store' 'store_ln106' <Predicate = true> <Delay = 0.50>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 24 [1/2] (3.44ns)   --->   "%x_assign = call i64 @float64_mul, i64 %rad_read, i64 %rad_read, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:55]   --->   Operation 24 'call' 'x_assign' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.32>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln45 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [benchmarks/chstone/dfsin/src/dfsin.c:45]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rad"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rad, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.32ns)   --->   "%m_rad2 = xor i64 %x_assign, i64 9223372036854775808" [benchmarks/chstone/dfsin/src/softfloat.c:649->benchmarks/chstone/dfsin/src/dfsin.c:55]   --->   Operation 29 'xor' 'm_rad2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln56 = br void %do.cond" [benchmarks/chstone/dfsin/src/dfsin.c:56]   --->   Operation 30 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%inc_1 = load i64 %inc" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 31 'load' 'inc_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i64 %inc_1" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 32 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i64 %inc_1" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 33 'trunc' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln59_1, i1 0" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln59 = or i31 %shl_ln, i31 1" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 35 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (2.89ns)   --->   "%mul_ln59 = mul i31 %trunc_ln59, i31 %or_ln59" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 36 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 37 [1/2] (2.89ns)   --->   "%mul_ln59 = mul i31 %trunc_ln59, i31 %or_ln59" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 37 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln59, i32 15, i32 30" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 38 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i31 %mul_ln59" [benchmarks/chstone/dfsin/src/softfloat-macros:268->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 39 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.67>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%zSig = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mul_ln59, i1 0" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 40 'bitconcatenate' 'zSig' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (1.12ns)   --->   "%icmp_ln265 = icmp_eq  i16 %tmp_19, i16 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 41 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %trunc_ln268, i17 0" [benchmarks/chstone/dfsin/src/softfloat-macros:268->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 42 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.28ns)   --->   "%select_ln265_2 = select i1 %icmp_ln265, i32 %shl_ln3, i32 %zSig" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 43 'select' 'select_ln265_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_2, i32 24, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 44 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.87ns)   --->   "%icmp_ln270 = icmp_eq  i8 %tmp_20, i8 0" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 45 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_2, i32 16, i32 23" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.40ns)   --->   "%select_ln270 = select i1 %icmp_ln270, i8 %tmp_s, i8 %tmp_20" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 47 'select' 'select_ln270' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i8 %select_ln270" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 48 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%countLeadingZerosHigh_addr = getelementptr i4 %countLeadingZerosHigh, i64 0, i64 %zext_ln275" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 49 'getelementptr' 'countLeadingZerosHigh_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 50 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 2.81>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%diff_2 = load i64 %diff" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 51 'load' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [2/2] (2.81ns)   --->   "%tmp = call i64 @float64_mul, i64 %diff_2, i64 %m_rad2, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 52 'call' 'tmp' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%shiftCount = select i1 %icmp_ln265, i5 16, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 53 'select' 'shiftCount' <Predicate = (!icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%shiftCount_4 = select i1 %icmp_ln265, i5 24, i5 8" [benchmarks/chstone/dfsin/src/softfloat-macros:272->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 54 'select' 'shiftCount_4' <Predicate = (icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%shiftCount_5 = select i1 %icmp_ln270, i5 %shiftCount_4, i5 %shiftCount" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 55 'select' 'shiftCount_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%zext_ln270 = zext i5 %shiftCount_5" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 56 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 57 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_8 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%zext_ln275_1 = zext i4 %countLeadingZerosHigh_load" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 58 'zext' 'zext_ln275_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.82ns) (out node of the LUT)   --->   "%shiftCount_6 = add i6 %zext_ln275_1, i6 %zext_ln270" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 59 'add' 'shiftCount_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.48>
ST_9 : Operation 60 [1/2] (3.44ns)   --->   "%tmp = call i64 @float64_mul, i64 %diff_2, i64 %m_rad2, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 60 'call' 'tmp' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 61 [1/1] (0.84ns)   --->   "%shiftCount_7 = add i6 %shiftCount_6, i6 21" [benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 61 'add' 'shiftCount_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i32 %zSig" [benchmarks/chstone/dfsin/src/softfloat.c:272->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 62 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln273_1 = zext i6 %shiftCount_6" [benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 63 'zext' 'zext_ln273_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i6 %shiftCount_7" [benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 64 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (1.27ns)   --->   "%shl_ln273 = shl i64 %zext_ln272, i64 %zext_ln273" [benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 65 'shl' 'shl_ln273' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.96ns)   --->   "%sub_ln146 = sub i11 1053, i11 %zext_ln273_1" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 66 'sub' 'sub_ln146' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %sub_ln146, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 67 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i63 %shl_ln4" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 68 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.36ns)   --->   "%add_ln146 = add i64 %zext_ln146, i64 %shl_ln273" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 69 'add' 'add_ln146' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.81>
ST_10 : Operation 70 [2/2] (2.81ns)   --->   "%diff_1 = call i64 @float64_div, i64 %tmp, i64 %add_ln146, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 70 'call' 'diff_1' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 71 [1/2] (3.39ns)   --->   "%diff_1 = call i64 @float64_div, i64 %tmp, i64 %add_ln146, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 71 'call' 'diff_1' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i64 %diff_1" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 72 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i64 %diff_1" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 73 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %diff_1, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:450->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 74 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.47>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%app = load i64 %app_1" [benchmarks/chstone/dfsin/src/softfloat.c:450->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 75 'load' 'app' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/chstone/dfsin/src/dfsin.c:56]   --->   Operation 76 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %app, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:450->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 77 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.14ns)   --->   "%xor_ln454 = xor i1 %tmp_21, i1 %tmp_22" [benchmarks/chstone/dfsin/src/softfloat.c:454->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 78 'xor' 'xor_ln454' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln454 = br i1 %xor_ln454, void %if.then.i, void %if.else.i" [benchmarks/chstone/dfsin/src/softfloat.c:454->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 79 'br' 'br_ln454' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [2/2] (2.32ns)   --->   "%tmp_2 = call i64 @addFloat64Sigs, i64 %app, i64 %diff_1, i1 %tmp_21, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat.c:455->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 80 'call' 'tmp_2' <Predicate = (!xor_ln454)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 81 [2/2] (2.32ns)   --->   "%tmp_3 = call i64 @subFloat64Sigs, i64 %app, i64 %diff_1, i1 %tmp_21, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/softfloat.c:457->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 81 'call' 'tmp_3' <Predicate = (xor_ln454)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 82 [1/2] (3.44ns)   --->   "%tmp_2 = call i64 @addFloat64Sigs, i64 %app, i64 %diff_1, i1 %tmp_21, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat.c:455->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 82 'call' 'tmp_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.92>
ST_14 : Operation 83 [1/1] (0.50ns)   --->   "%store_ln106 = store i64 %tmp_2, i64 %app_1" [benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 83 'store' 'store_ln106' <Predicate = (!xor_ln454)> <Delay = 0.50>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln455 = br void %float64_add.exit" [benchmarks/chstone/dfsin/src/softfloat.c:455->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 84 'br' 'br_ln455' <Predicate = (!xor_ln454)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.50ns)   --->   "%store_ln106 = store i64 %tmp_3, i64 %app_1" [benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 85 'store' 'store_ln106' <Predicate = (xor_ln454)> <Delay = 0.50>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln457 = br void %float64_add.exit" [benchmarks/chstone/dfsin/src/softfloat.c:457->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 86 'br' 'br_ln457' <Predicate = (xor_ln454)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (1.36ns)   --->   "%add_ln61 = add i64 %inc_1, i64 1" [benchmarks/chstone/dfsin/src/dfsin.c:61]   --->   Operation 87 'add' 'add_ln61' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %diff_1, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 88 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.96ns)   --->   "%icmp_ln626 = icmp_eq  i11 %trunc_ln8, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 89 'icmp' 'icmp_ln626' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (1.31ns)   --->   "%icmp_ln626_1 = icmp_ne  i52 %trunc_ln49, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 90 'icmp' 'icmp_ln626_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (0.14ns)   --->   "%and_ln626 = and i1 %icmp_ln626, i1 %icmp_ln626_1" [benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 91 'and' 'and_ln626' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln626 = br i1 %and_ln626, void %if.end.i.i, void %if.then.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 92 'br' 'br_ln626' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (1.35ns)   --->   "%icmp_ln635 = icmp_ugt  i63 %trunc_ln49_1, i63 4532020583610935536" [benchmarks/chstone/dfsin/src/softfloat.c:635->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 93 'icmp' 'icmp_ln635' <Predicate = (!and_ln626)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.46ns)   --->   "%store_ln51 = store i64 %add_ln61, i64 %inc" [benchmarks/chstone/dfsin/src/dfsin.c:51]   --->   Operation 94 'store' 'store_ln51' <Predicate = (!and_ln626)> <Delay = 0.46>
ST_14 : Operation 95 [1/1] (0.46ns)   --->   "%store_ln49 = store i64 %diff_1, i64 %diff" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 95 'store' 'store_ln49' <Predicate = (!and_ln626)> <Delay = 0.46>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln635, void %do.end.loopexit, void %do.cond" [benchmarks/chstone/dfsin/src/dfsin.c:62]   --->   Operation 96 'br' 'br_ln62' <Predicate = (!and_ln626)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.end"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!and_ln626 & !icmp_ln635)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%float_exception_flags_load = load i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:628->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 98 'load' 'float_exception_flags_load' <Predicate = (and_ln626)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln69 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:628->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 99 'or' 'or_ln69' <Predicate = (and_ln626)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %or_ln69, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:628->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 100 'store' 'store_ln69' <Predicate = (and_ln626)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.end"   --->   Operation 101 'br' 'br_ln0' <Predicate = (and_ln626)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%app_1_load = load i64 %app_1" [benchmarks/chstone/dfsin/src/dfsin.c:64]   --->   Operation 102 'load' 'app_1_load' <Predicate = (!icmp_ln635) | (and_ln626)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln64 = ret i64 %app_1_load" [benchmarks/chstone/dfsin/src/dfsin.c:64]   --->   Operation 103 'ret' 'ret_ln64' <Predicate = (!icmp_ln635) | (and_ln626)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 3.44>
ST_15 : Operation 104 [1/2] (3.44ns)   --->   "%tmp_3 = call i64 @subFloat64Sigs, i64 %app, i64 %diff_1, i1 %tmp_21, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/softfloat.c:457->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 104 'call' 'tmp_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.819ns
The critical path consists of the following:
	wire read operation ('rad', benchmarks/chstone/dfsin/src/dfsin.c:46) on port 'rad' (benchmarks/chstone/dfsin/src/dfsin.c:46) [11]  (0.000 ns)
	'call' operation 64 bit ('x', benchmarks/chstone/dfsin/src/dfsin.c:55) to 'float64_mul' [12]  (2.819 ns)

 <State 2>: 3.440ns
The critical path consists of the following:
	'call' operation 64 bit ('x', benchmarks/chstone/dfsin/src/dfsin.c:55) to 'float64_mul' [12]  (3.440 ns)

 <State 3>: 0.326ns
The critical path consists of the following:
	'xor' operation 64 bit ('m_rad2', benchmarks/chstone/dfsin/src/softfloat.c:649->benchmarks/chstone/dfsin/src/dfsin.c:55) [13]  (0.326 ns)

 <State 4>: 2.895ns
The critical path consists of the following:
	'load' operation 64 bit ('inc', benchmarks/chstone/dfsin/src/dfsin.c:59) on local variable 'inc', benchmarks/chstone/dfsin/src/dfsin.c:51 [21]  (0.000 ns)
	'mul' operation 31 bit ('mul_ln59', benchmarks/chstone/dfsin/src/dfsin.c:59) [28]  (2.895 ns)

 <State 5>: 2.895ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln59', benchmarks/chstone/dfsin/src/dfsin.c:59) [28]  (2.895 ns)

 <State 6>: 2.678ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln265', benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59) [31]  (1.121 ns)
	'select' operation 32 bit ('a', benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59) [35]  (0.286 ns)
	'icmp' operation 1 bit ('icmp_ln270', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59) [37]  (0.871 ns)
	'select' operation 8 bit ('select_ln270', benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59) [42]  (0.400 ns)

 <State 7>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('countLeadingZerosHigh_addr', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59) [44]  (0.000 ns)
	'load' operation 4 bit ('countLeadingZerosHigh_load', benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59) on array 'countLeadingZerosHigh' [45]  (1.297 ns)

 <State 8>: 2.819ns
The critical path consists of the following:
	'load' operation 64 bit ('diff', benchmarks/chstone/dfsin/src/dfsin.c:58) on local variable 'diff', benchmarks/chstone/dfsin/src/dfsin.c:49 [20]  (0.000 ns)
	'call' operation 64 bit ('tmp', benchmarks/chstone/dfsin/src/dfsin.c:58) to 'float64_mul' [23]  (2.819 ns)

 <State 9>: 3.481ns
The critical path consists of the following:
	'add' operation 6 bit ('shiftCount', benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59) [48]  (0.840 ns)
	'shl' operation 64 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59) [52]  (1.279 ns)
	'add' operation 64 bit ('add_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59) [56]  (1.362 ns)

 <State 10>: 2.819ns
The critical path consists of the following:
	'call' operation 64 bit ('diff', benchmarks/chstone/dfsin/src/dfsin.c:58) to 'float64_div' [57]  (2.819 ns)

 <State 11>: 3.391ns
The critical path consists of the following:
	'call' operation 64 bit ('diff', benchmarks/chstone/dfsin/src/dfsin.c:58) to 'float64_div' [57]  (3.391 ns)

 <State 12>: 2.478ns
The critical path consists of the following:
	'load' operation 64 bit ('app', benchmarks/chstone/dfsin/src/softfloat.c:450->benchmarks/chstone/dfsin/src/dfsin.c:60) on local variable 'a', benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60 [19]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln454', benchmarks/chstone/dfsin/src/softfloat.c:454->benchmarks/chstone/dfsin/src/dfsin.c:60) [62]  (0.148 ns)
	'call' operation 64 bit ('tmp_2', benchmarks/chstone/dfsin/src/softfloat.c:455->benchmarks/chstone/dfsin/src/dfsin.c:60) to 'addFloat64Sigs' [65]  (2.330 ns)

 <State 13>: 3.440ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_2', benchmarks/chstone/dfsin/src/softfloat.c:455->benchmarks/chstone/dfsin/src/dfsin.c:60) to 'addFloat64Sigs' [65]  (3.440 ns)

 <State 14>: 1.923ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln626_1', benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63) [76]  (1.315 ns)
	'and' operation 1 bit ('and_ln626', benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63) [77]  (0.148 ns)
	'store' operation 0 bit ('store_ln51', benchmarks/chstone/dfsin/src/dfsin.c:51) of variable 'add_ln61', benchmarks/chstone/dfsin/src/dfsin.c:61 on local variable 'inc', benchmarks/chstone/dfsin/src/dfsin.c:51 [81]  (0.460 ns)
	blocking operation 2.22045e-16 ns on control path)

 <State 15>: 3.440ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_3', benchmarks/chstone/dfsin/src/softfloat.c:457->benchmarks/chstone/dfsin/src/dfsin.c:60) to 'subFloat64Sigs' [69]  (3.440 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
