LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY nmea_tx IS

port (
-----------------INTERFACE----------------------------
----------------------------------------------------
clk_50M, reset_n: in std_logic;
-----------------------------------------------------
-----------------TRANSMISSION-------------------------------
txd: out std_logic;
-----------------------------------------------------------
------------------RECEPTION--------------------------------
rxd: in std_logic;
-----------------------------------------------------------
------------------Visualisation de rxd --------------------
rxd_out : out std_logic;
-------------------------------------------------------------
);
END nmea_tx;

ARCHITECTURE arch_nmea_tx OF nmea_tx IS

----------------- Declaration du composant tx ------------------------------
component nmea_tx
port (
clk_50M, chipselect, write_n, reset_n: in std_logic;
address: in std_logic_vector (2 downto 0);
writedata : in std_logic_vector (31 downto 0);
readdata : out std_logic_vector (31 downto 0);
done_probe, txd : out std_logic
);
end component nmea_tx;

----------------- Declaration du composant rx --------------------------------
component nmea_rx
port (
clk_50M, chipselect, write_n, reset_n: in std_logic;
address: in std_logic_vector (2 downto 0);
writedata : in std_logic_vector (31 downto 0);
readdata : out std_logic_vector (31 downto 0);
val_data, val_chaine: out std_logic;
rxd: in std_logic
);
end component nmea_rx;

--------------- Specification d'architures, non indispensable dans notre cas ---------
for tx : nmea_tx use entity work.nmea_tx(arch_nmea_tx);
for rx : nmea_rx use entity work.nmea_rx(arch_nmea_rx);

-----------------Declaration des signaux -------------------------------------
signal chipselect, write_n:  std_logic;
signal address:  std_logic_vector (2 downto 0);
signal writedata :  std_logic_vector (31 downto 0);
signal readdata :  std_logic_vector (31 downto 0);
signal done_probe:  std_logic;

signal val_data, val_chaine: std_logic;

-------------------------Architecture----------------------------------
BEGIN
tx : nmea_tx port map(clk_50M=>clk_50M, chipselect=>chipselect, write_n=>write_n, reset_n=>reset_n,
               address=>address, writedata=>writedata, readdata=>readdata, done_probe=>done_probe, txd=>txd);

rx : nmea_rx port map(clk_50M=>clk_50M, chipselect=>chipselect, write_n=>write_n, reset_n=>reset_n,
                      address=>address, writedata=>writedata, readdata=>readdata, 
					       val_data=>val_data, val_chaine=>val_chaine, rxd=>rxd);

rxd_out <= rxd;

end    ARCHITECTURE arch_nmea_tx;