/home/proj_pcb/ITAG/pipe001/batch012/ahrd/input/interpro/VitisV1_INTERPRO27.0_SIMAP.txt