*                                                                       00001000
* %DCL HISYCTRS_INCLUDED CHAR EXT;                                      00002000
* %DEACTIVATE HISYCTRS_INCLUDED;                                        00003000
* %IF HISYCTRS_INCLUDED = '' %THEN                                      00004000
* %DO;                                                                  00005000
*/* Macro made bi-lingual on 22125. CBGEN compile date 21138         */ 00006000
*% /*                                                                   00007000
         MACRO                                                          00008000
         HISYCTRS &DSECT=YES,&LIST=YES,&TITLE=YES,&HisCtr_Dummy=YES     00009000
         GBLC  &HISYCTRS_INCLUDED                                       00010000
         GBLC  &ZCBPRINT                                                00011000
&HISYCTRS_INCLUDED SETC 'YES'                                           00012000
         AIF   ('&LIST' EQ 'NONE').P0                                   00013000
         AIF   ('&TITLE' EQ 'NO').P5                                    00014000
 TITLE   'HISYCTRS  - HIS Counter Constants                           '*00015000
                                                                        00016000
.P5      ANOP                                                           00017000
**/ ;                                                                   00018000
*/* START OF SPECIFICATIONS******************************************** 00019000
*                                                                       00020000
*01* MACRO NAME: HISYCTRS                                               00021000
*                                                                       00022000
*01* DESCRIPTIVE NAME: HIS Counter Constants                            00023000
*02*  ACRONYM: N/A                                                      00024000
*                                                                       00025000
*01* PROPRIETARY STATEMENT=                                           * 00026000
***PROPRIETARY_STATEMENT*********************************************** 00027000
*                                                                     * 00028000
*   LICENSED MATERIALS - PROPERTY OF IBM                              * 00029000
*   5650-ZOS COPYRIGHT IBM CORP. 2013, 2017                           * 00030000
*                                                                     * 00031000
*   STATUS= HBB77B0                                                   * 00032000
*                                                                     * 00033000
***END_OF_PROPRIETARY_STATEMENT**************************************** 00034000
*                                                                       00035000
*01* EXTERNAL CLASSIFICATION:  PI                                       00036000
*01* END OF EXTERNAL CLASSIFICATION:                                    00037000
*                                                                       00038000
*01* DSECT NAME: None                                                   00039000
*                                                                       00040000
*01* COMPONENT: Hardware Instrumentation Services (SCHIS)               00041000
*                                                                       00042000
*01* EYE-CATCHER: None                                                  00043000
*                                                                       00044000
*01* FUNCTION: Provides the equates and meanings for the counter        00045000
*              numbers of each event type. The equates match what is    00046000
*              returned as counter numbers in a                         00047000
*              HISSERV REQUEST=QUERY,TYPE=EVENTDATA request.            00048000
*                                                                       00049000
*01* METHOD OF ACCESS:                                                  00050000
*                                                                       00051000
*02*   PL/X:                                                            00052000
*        %INCLUDE SYSLIB(HISYCTRS)                                      00053000
*                                                                       00054000
*02*   ASM:                                                             00055000
*        HISYCTRS                                                       00056000
*                                                                       00057000
*01* SIZE:                                                              00058000
*            HisCtr_Dummy -- X'0001' bytes                              00059000
*                                                                       00060000
*01* POINTED TO BY: None                                                00061000
*                                                                       00062000
*01* CREATED BY:    None                                                00063000
*                                                                       00064000
*01* DELETED BY:    None                                                00065000
*                                                                       00066000
*01* STORAGE ATTRIBUTES:                                                00067000
*02*   SUBPOOL:     None                                                00068000
*02*   KEY:         None                                                00069000
*02*   RESIDENCY:   None                                                00070000
*                                                                       00071000
*01* FREQUENCY:     None                                                00072000
*                                                                       00073000
*01* SERIALIZATION:  None                                               00074000
*                                                                       00075000
*01* DEPENDENCIES:   None                                               00076000
*                                                                       00077000
*01* NOTES:                                                             00078000
*                                                                       00079000
*      o See "The Load-Program-Parameter and CPU-Measurement            00080000
*        Facilities" (SA23-2260) for more information about the         00081000
*        meanings of the Basic, Problem, and Crypto Counters.           00082000
*      o See "The CPU-Measurement Facility Extended Counters            00083000
*        Definition" (SA23-2261) for more information about the         00084000
*        meanings of the Extended Counters.                             00085000
*      o See HISZCTRS for counter indices that are reserved        @02A 00086000
*        for IBM use.                                              @02A 00087000
*                                                                       00088000
*01* DISTRIBUTION LIBRARY:  AMACLIB                                     00089000
*                                                                       00090000
*01* CHANGE-ACTIVITY:                                                   00091000
*                                                                       00092000
* $L0=HISSERV HBB7790 110110 PDBS: HIS Extendability                    00093000
* $01=OA41889 HBB7790 130403 PDD0: HisCtr_kVersion2_3                   00094000
* $02=OA43366 HBB77A0 150114 PDD0: HisCtr_kVersion2_4                   00095000
* $L1=HDEXT   HBB77B0 170116 PDNJ: HIS changes                          00096000
* $03=OA54371 HBB7790 171110 PDNJ: z14 Extended counters                00097000
* $04=OA55887 HBB77A0 180904 PDNJ: HisCtr_kVersion2_6                   00098000
* $05=OA60036 HBB77B0 220308 PDNJ: HisCtr_kVersion2_7                   00099000
*                                                                       00100000
****END OF SPECIFICATIONS*********************************************/ 00101000
*% /*                                                                   00102000
.P0      ANOP                                                           00103000
         AIF   ('&ZCBPRINT' EQ 'NO').P1                                 00104000
         AIF   ('&LIST' EQ 'YES').P2                                    00105000
.P1      ANOP                                                           00106000
         PUSH  PRINT                                                    00107000
         PRINT OFF                                                      00108000
.P2      ANOP                                                           00109000
         AIF   ('&HisCtr_Dummy' EQ 'NO').L0002                          00110000
         AIF   ('&DSECT' EQ 'YES').L0003                                00111000
         AIF   ('&HisCtr_Dummy' NE 'YES').L0002                         00112000
HisCtr_Dummy DS 0X       Dummy DSECT. Do not use                        00113000
         AGO   .L0004                                                   00114000
.L0003   ANOP                                                           00115000
HisCtr_Dummy DSECT       Dummy DSECT. Do not use                        00116000
.L0004   ANOP                                                           00117000
         DS    CL1                                                      00118000
HisCtr_kVersion1_3 EQU 3 Possible value for HisEvnCtr_CtrVersion1      *00119000
                         returned by the HISSERV                       *00120000
                         REQUEST=QUERY,TYPE=EVENT request               00121000
*                                                                       00122000
*   The following constants apply only when the first counter version   00123000
*   (HisEvnCtr_CtrVersion1) number is HisCtr_kVersion1_3                00124000
*                                                                       00125000
*                                                                       00126000
HisCtr_kBasic3_Cycle EQU 0 The total number of CPU cycles, excluding   *00127000
                         the number of cycles while the CPU is in the  *00128000
                         wait state                                     00129000
HisCtr_kBasic3_Instr EQU 1 The total number of instructions executed   *00130000
                         by the CPU                                     00131000
HisCtr_kBasic3_Wrt_IL1 EQU 2 The total number of level-1               *00132000
                         instruction-cache or unified-cache directory  *00133000
                         writes.                                        00134000
HisCtr_kBasic3_IL1_MissCycle EQU 3 The total number of cache penalty   *00135000
                         cycles for level-1 instruction-cache or       *00136000
                         unified-cache.                                 00137000
HisCtr_kBasic3_Wrt_DL1 EQU 4 The total number of level-1 data-cache    *00138000
                         directory writes.                              00139000
HisCtr_kBasic3_DL1_MissCycle EQU 5 The total number of cache penalty   *00140000
                         cycles for level-1 data-cache.                 00141000
HisCtr_kProblem3_Cycle EQU 0 The total number of CPU cycles when the   *00142000
                         CPU is in problem state, excluding the number *00143000
                         of cycles while the CPU is in the wait state   00144000
HisCtr_kProblem3_Instr EQU 1 The total number of instructions executed *00145000
                         by the CPU while in the problem state.         00146000
*                                                                       00147000
*   There is no first counter version number 2                          00148000
*                                                                       00149000
*                                                                       00150000
HisCtr_kVersion1_1 EQU 1 Possible value for HisEvnCtr_CtrVersion1      *00151000
                         returned by the HISSERV                       *00152000
                         REQUEST=QUERY,TYPE=EVENT request               00153000
*                                                                       00154000
*   The following constants apply only when the first counter version   00155000
*   (HisEvnCtr_CtrVersion1) number is HisCtr_kVersion1_1                00156000
*                                                                       00157000
*                                                                       00158000
HisCtr_kBasic1_Cycle EQU 0 The total number of CPU cycles, excluding   *00159000
                         the number of cycles while the CPU is in the  *00160000
                         wait state                                     00161000
HisCtr_kBasic1_Instr EQU 1 The total number of instructions executed   *00162000
                         by the CPU                                     00163000
HisCtr_kBasic1_Wrt_IL1 EQU 2 The total number of level-1               *00164000
                         instruction-cache or unified-cache directory  *00165000
                         writes.                                        00166000
HisCtr_kBasic1_IL1_MissCycle EQU 3 The total number of cache penalty   *00167000
                         cycles for level-1 instruction-cache or       *00168000
                         unified-cache.                                 00169000
HisCtr_kBasic1_Wrt_DL1 EQU 4 The total number of level-1 data-cache    *00170000
                         directory writes.                              00171000
HisCtr_kBasic1_DL1_MissCycle EQU 5 The total number of cache penalty   *00172000
                         cycles for level-1 data-cache.                 00173000
HisCtr_kProblem1_Cycle EQU 0 The total number of CPU cycles when the   *00174000
                         CPU is in problem state, excluding the number *00175000
                         of cycles while the CPU is in the wait state   00176000
HisCtr_kProblem1_Instr EQU 1 The total number of instructions executed *00177000
                         by the CPU while in the problem state.         00178000
HisCtr_kProblem1_Wrt_IL1 EQU 2 The total number of level-1             *00179000
                         instruction-cache or unified-cache directory  *00180000
                         writes while the CPU is in the problem state.  00181000
HisCtr_kProblem1_IL1_MissCycle EQU 3 The total number of cache penalty *00182000
                         cycles for level-1 instruction-cache or       *00183000
                         unified-cache while the CPU is in the problem *00184000
                         state.                                         00185000
HisCtr_kProblem1_Wrt_DL1 EQU 4 The total number of level-1 data-cache  *00186000
                         directory writes while the CPU is in the      *00187000
                         problem state.                                 00188000
HisCtr_kProblem1_DL1_MissCycle EQU 5 The total number of cache penalty *00189000
                         cycles for level-1 data-cache while the CPU   *00190000
                         is in the problem state.                       00191000
HisCtr_kVersion2_7 EQU 7 Possible value for HisEvnCtr_CtrVersion2      *00192000
                         returned by the HISSERV                       *00193000
                         REQUEST=QUERY,TYPE=EVENT request               00194000
*                                                                       00195000
*   The following constants apply only when the second counter version  00196000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_7                00197000
*                                                                       00198000
*                                                                       00199000
HisCtr_kCrypto7_PRNG_Function EQU 0 The total number of the PRNG       *00200000
                         functions issued by the CPU.                   00201000
HisCtr_kCrypto7_PRNG_Cycle EQU 1 The total number of CPU cycles when   *00202000
                         the DEA/AES coprocessor is busy performing    *00203000
                         the PRNG functions issued by the CPU.          00204000
HisCtr_kCrypto7_PRNG_BlockedFunction EQU 2                              00205000
*                                                                       00206000
*                                      The total number of the PRNG     00207000
*                                      functions that are issued by     00208000
*                                      the CPU and are blocked          00209000
*                                      because the DEA/AES              00210000
*                                      coprocessor is busy performing   00211000
*                                      a function issued by another     00212000
*                                      CPU.                             00213000
*                                                                       00214000
HisCtr_kCrypto7_PRNG_BlockedCycle EQU 3 The total number CPU cycles    *00215000
                         blocked for the PRNG functions issued by the  *00216000
                         CPU because the DEA/AES coprocessor is busy   *00217000
                         performing a function issued by another CPU.   00218000
HisCtr_kCrypto7_SHA_Function EQU 4 The total number of the SHA         *00219000
                         functions issued by the CPU.                   00220000
HisCtr_kCrypto7_SHA_Cycle EQU 5 The total number of CPU cycles when    *00221000
                         the SHA coprocessor is busy performing the    *00222000
                         SHA functions issued by the CPU.               00223000
HisCtr_kCrypto7_SHA_BlockedFunction EQU 6 The total number of the SHA  *00224000
                         functions that are issued by the CPU and are  *00225000
                         blocked because the SHA coprocessor is busy   *00226000
                         performing a function issued by another CPU.   00227000
HisCtr_kCrypto7_SHA_BlockedCycle EQU 7 The total number CPU cycles     *00228000
                         blocked for the SHA functions issued by the   *00229000
                         CPU because the SHA coprocessor is busy       *00230000
                         performing a function issued by another CPU.   00231000
HisCtr_kCrypto7_DEA_Function EQU 8 The total number of the DEA         *00232000
                         functions issued by the CPU.                   00233000
HisCtr_kCrypto7_DEA_Cycle EQU 9 The total number of CPU cycles when    *00234000
                         the DEA/AES coprocessor is busy performing    *00235000
                         the DEA functions issued by the CPU.           00236000
HisCtr_kCrypto7_DEA_BlockedFunction EQU 10 The total number of the DEA *00237000
                         functions that are issued by the CPU and are  *00238000
                         blocked because the DEA/AES coprocessor is    *00239000
                         busy performing a function issued by another  *00240000
                         CPU.                                           00241000
HisCtr_kCrypto7_DEA_BlockedCycle EQU 11 The total number CPU cycles    *00242000
                         blocked for the DEA functions issued by the   *00243000
                         CPU because the DEA/AES coprocessor is busy   *00244000
                         performing a function issued by another CPU.   00245000
HisCtr_kCrypto7_AES_Function EQU 12 The total number of the AES        *00246000
                         functions issued by the CPU.                   00247000
HisCtr_kCrypto7_AES_Cycle EQU 13 The total number of CPU cycles when   *00248000
                         the DEA/AES coprocessor is busy performing    *00249000
                         the AES functions issued by the CPU.           00250000
HisCtr_kCrypto7_AES_BlockedFunction EQU 14 The total number of the AES *00251000
                         functions that are issued by the CPU and are  *00252000
                         blocked because the DEA/AES coprocessor is    *00253000
                         busy performing a function issued by another  *00254000
                         CPU.                                           00255000
HisCtr_kCrypto7_AES_BlockedCycle EQU 15 The total number CPU cycles    *00256000
                         blocked for the AES functions issued by the   *00257000
                         CPU because the DEA/AES coprocessor is busy   *00258000
                         performing a function issued by another CPU.   00259000
HisCtr_kCrypto7_ECC_Function EQU 16 The total number of the ECC        *00260000
                         functions issued by the CPU.                   00261000
HisCtr_kCrypto7_ECC_Cycle EQU 17 The total number of CPU cycles when   *00262000
                         the ECC coprocessor is busy performing the    *00263000
                         ECC functions issued by the CPU.               00264000
HisCtr_kCrypto7_ECC_BlockedFunction EQU 18 The total number of the ECC *00265000
                         functions that are issued by the CPU and are  *00266000
                         blocked because the ECC coprocessor is busy   *00267000
                         performing a function issued by another CPU.   00268000
HisCtr_kCrypto7_ECC_BlockedCycle EQU 19 The total number CPU cycles    *00269000
                         blocked for the ECC functions issued by the   *00270000
                         CPU because the ECC coprocessor is busy       *00271000
                         performing a function issued by another CPU.   00272000
HisCtr_kExt7_Wrt_DL1_RO_To_Excl EQU 0 The total number of level-1      *00273000
                         data-cache directory writes where the line    *00274000
                         was originally in a Read-Only state in the    *00275000
                         cache but has been updated to be in the       *00276000
                         Exclusive state that allows stores to the     *00277000
                         cache line.                                    00278000
HisCtr_kExt7_Wrt_DTLB2 EQU 1 The total number of level-2 data-TLB      *00279000
                         entry writes.                                  00280000
HisCtr_kExt7_DTLB2_MissCycle EQU 2 The total number of CPU cycles a    *00281000
                         level-2 data-TLB miss is in progress.          00282000
HisCtr_kExt7_Wrt_TLB2_1M EQU 3 The total number of translation entries *00283000
                         written into the Combined Region and Segment  *00284000
                         Table Entry array in the Level-2 TLB for a    *00285000
                         one-megabyte page.                             00286000
HisCtr_kExt7_Wrt_TLB2_2G EQU 4 The total number of translation entries *00287000
                         for a two-gigabyte page written into the      *00288000
                         Level-2 TLB.                                   00289000
*                                                                       00290000
*   Index 5: undefined counter                                          00291000
*                                                                       00292000
*                                                                       00293000
HisCtr_kExt7_Wrt_ITLB2 EQU 6 The total number of translation entries   *00294000
                         written into the Translation Lookaside Buffer *00295000
                         2 (TLB2) and the request was made by the      *00296000
                         instruction cache. This is a replacement for  *00297000
                         what was provided for the ITLB on prior       *00298000
                         machines.                                      00299000
HisCtr_kExt7_ITLB2_MissCycle EQU 7 The total number of CPU cycles a    *00300000
                         level-2 instruction-TLB miss is in progress.   00301000
*                                                                       00302000
*   Index 8: undefined counter                                          00303000
*                                                                       00304000
*                                                                       00305000
HisCtr_kExt7_Wrt_TLB2_PTE EQU 9 The total number of translation        *00306000
                         entries written into the Page Table Entry     *00307000
                         array in the Level-2 TLB.                      00308000
HisCtr_kExt7_Wrt_TLB2_CRSTE_PTE EQU 10 The total number of translation *00309000
                         entries written into the Combined Region and  *00310000
                         Segment Table Entry array and the Page Table  *00311000
                         Entry array in the Level-2 TLB.                00312000
HisCtr_kExt7_TLB2_BusyCycle EQU 11 The total number of cycles a        *00313000
                         Level-2 TLB translation engine was busy.       00314000
HisCtr_kExt7_TEND_Constrained EQU 12 The total number of TEND          *00315000
                         instructions that have completed in a         *00316000
                         constrained transactional-execution mode.      00317000
HisCtr_kExt7_TEND_NonConstrained EQU 13 The total number of TEND       *00318000
                         instructions that have completed in a         *00319000
                         nonconstrained transactional-execution mode.   00320000
*                                                                       00321000
*   Index 14: undefined counter                                         00322000
*                                                                       00323000
*                                                                       00324000
HisCtr_kExt7_L1_Cache_TLB1_2_MissCycle EQU 15                           00325000
*                                                                       00326000
*                                      The total number of CPU cycles   00327000
*                                      a level-1 cache or level-2 TLB   00328000
*                                      miss is in progress.             00329000
*                                                                       00330000
*   Index 16: undefined counter                                         00331000
*                                                                       00332000
*                                                                       00333000
HisCtr_kExt7_Wrt_DL1_Src_MemOnCh EQU 17 The total number of level-1    *00334000
                         data-cache directory writes where the         *00335000
                         returned cache line was sourced from an       *00336000
                         On-Chip memory.                                00337000
HisCtr_kExt7_Wrt_DL1_Src_ReqL2 EQU 17 The total number of directory    *00338000
                         writes to the Level-1 Data cache directory    *00339000
                         where the returned cache line was sourced     *00340000
                         from the requestor's Level-2 cache.            00341000
HisCtr_kExt7_Wrt_DL1_Src_ReqL2I EQU 18 The total number of directory   *00342000
                         writes to the Level-1 Data cache directory    *00343000
                         where the returned cache line was sourced     *00344000
                         from the requestor's Level-2 cache with       *00345000
                         intervention.                                  00346000
HisCtr_kExt7_Wrt_DL1_Src_ReqL2ChipHP EQU 19                             00347000
*                                                                       00348000
*                                      The total number of directory    00349000
*                                      writes to the Level-1 Data       00350000
*                                      cache directory where the        00351000
*                                      returned cache line was          00352000
*                                      sourced from the requestor's     00353000
*                                      Level-2 cache after using chip   00354000
*                                      level horizontal persistence,    00355000
*                                      Chip-HP hit.                     00356000
*                                                                       00357000
HisCtr_kExt7_Wrt_DL1_Src_ReqL2DrawerHP EQU 20                           00358000
*                                                                       00359000
*                                      The total number of directory    00360000
*                                      writes to the Level-1 Data       00361000
*                                      cache directory where the        00362000
*                                      returned cache line was          00363000
*                                      sourced from the requestor's     00364000
*                                      On-Chip Level-2 cache after      00365000
*                                      using drawer level horizontal    00366000
*                                      persistence, Drawer-HP hit.      00367000
*                                                                       00368000
*                                                                       00369000
HisCtr_kExt7_Wrt_DL1_Src_OnCL2 EQU 21 The total number of directory    *00370000
                         writes to the Level-1 Data cache directory    *00371000
                         where the returned cache line was sourced     *00372000
                         from an On-Chip Level-2 cache.                 00373000
HisCtr_kExt7_Wrt_DL1_Src_OnCL2I EQU 22 The total number of directory   *00374000
                         writes to the Level-1 Data cache directory    *00375000
                         where the returned cache line was sourced     *00376000
                         from an On-Chip Level-2 cache with            *00377000
                         intervention.                                  00378000
HisCtr_kExt7_Wrt_DL1_Src_OnCL2ChipHP EQU 23                             00379000
*                                                                       00380000
*                                      The total number of directory    00381000
*                                      writes to the Level-1 Data       00382000
*                                      cache directory where the        00383000
*                                      returned cache line was          00384000
*                                      sourced from an On-Chip          00385000
*                                      Level-2 cache after using chip   00386000
*                                      level horizontal persistence,    00387000
*                                      Chip-HP hit.                     00388000
*                                                                       00389000
HisCtr_kExt7_Wrt_DL1_Src_OnCL2DrawerHP EQU 24                           00390000
*                                                                       00391000
*                                      The total number of directory    00392000
*                                      writes to the Level-1 Data       00393000
*                                      cache directory where the        00394000
*                                      returned cache line was          00395000
*                                      sourced from an On-Chip          00396000
*                                      Level-2 cache after using        00397000
*                                      drawer level horizontal          00398000
*                                      persistence, Drawer-HP hit.      00399000
*                                                                       00400000
*                                                                       00401000
HisCtr_kExt7_Wrt_DL1_Src_OnModuleL2 EQU 25 The total number of         *00402000
                         directory writes to the Level-1 Data cache    *00403000
                         directory where the returned cache line was   *00404000
                         sourced from an On-Module Level-2 cache.       00405000
HisCtr_kExt7_Wrt_DL1_Src_OnDrawerL2 EQU 26 The total number of         *00406000
                         directory writes to the Level-1 Data cache    *00407000
                         directory where the returned cache line was   *00408000
                         sourced from an On-Drawer Level-2 cache.       00409000
HisCtr_kExt7_Wrt_DL1_Src_OffDrawerL2 EQU 27                             00410000
*                                                                       00411000
*                                      The total number of directory    00412000
*                                      writes to the Level-1 Data       00413000
*                                      cache directory where the        00414000
*                                      returned cache line was          00415000
*                                      sourced from an Off-Drawer       00416000
*                                      Level-2 cache.                   00417000
*                                                                       00418000
HisCtr_kExt7_Wrt_DL1_Src_OnChip EQU 28 The total number of directory   *00419000
                         writes to the Level-1 Data cache directory    *00420000
                         where the returned cache line was sourced     *00421000
                         from On-Chip memory.                           00422000
HisCtr_kExt7_Wrt_DL1_Src_OnModule EQU 29 The total number of directory *00423000
                         writes to the Level-1 Data cache directory    *00424000
                         where the returned cache line was sourced     *00425000
                         from On-Module memory.                         00426000
HisCtr_kExt7_Wrt_DL1_Src_OnDrawer EQU 30 The total number of directory *00427000
                         writes to the Level-1 Data cache directory    *00428000
                         where the returned cache line was sourced     *00429000
                         from On-Drawer memory.                         00430000
HisCtr_kExt7_Wrt_DL1_Src_OffDrawer EQU 31 The total number of          *00431000
                         directory writes to the Level-1 Data cache    *00432000
                         directory where the returned cache line was   *00433000
                         sourced from Off-Drawer memory.                00434000
HisCtr_kExt7_Wrt_Src_OnModuleI EQU 32 The total number of directory    *00435000
                         writes to the Level-1 Data or Level-1         *00436000
                         Instruction cache directory where the         *00437000
                         returned cache line was sourced from an       *00438000
                         On-Module Level-2 cache with intervention.     00439000
HisCtr_kExt7_Wrt_Src_OnModuleChipHP EQU 33 The total number of         *00440000
                         directory writes to the Level-1 Data or       *00441000
                         Level-1 Instruction cache directory where the *00442000
                         returned cache line was sourced from an       *00443000
                         On-Module Level-2 cache after using chip      *00444000
                         level horizontal persistence, Chip-HP hit.     00445000
HisCtr_kExt7_Wrt_Src_OnModuleDrawerHP EQU 34                            00446000
*                                                                       00447000
*                                      The total number of directory    00448000
*                                      writes to the Level-1 Data or    00449000
*                                      Level-1 Instruction cache        00450000
*                                      directory where the returned     00451000
*                                      cache line was sourced from an   00452000
*                                      On-Module Level-2 cache after    00453000
*                                      using drawer level horizontal    00454000
*                                      persistence, Drawer-HP hit.      00455000
*                                                                       00456000
*                                                                       00457000
HisCtr_kExt7_Wrt_Src_OnDrawerI EQU 35 The total number of directory    *00458000
                         writes to the Level-1 Data or Level-1         *00459000
                         Instruction cache directory where the         *00460000
                         returned cache line was sourced from an       *00461000
                         On-Drawer Level-2 cache with intervention.     00462000
HisCtr_kExt7_Wrt_Src_OnDrawerChipHP EQU 36 The total number of         *00463000
                         directory writes to the Level-1 Data or       *00464000
                         Level-1 instruction cache directory where the *00465000
                         returned cache line was sourced from an       *00466000
                         On-Drawer Level-2 cache after using chip      *00467000
                         level horizontal persistence, Chip-HP hit.     00468000
HisCtr_kExt7_Wrt_Src_OnDrawerDrawerHP EQU 37                            00469000
*                                                                       00470000
*                                      The total number of directory    00471000
*                                      writes to the Level-1 Data or    00472000
*                                      Level-1 instruction cache        00473000
*                                      directory where the returned     00474000
*                                      cache line was sourced from an   00475000
*                                      On-Drawer Level-2 cache after    00476000
*                                      using drawer level horizontal    00477000
*                                      persistence, Drawer-HP hit.      00478000
*                                                                       00479000
*                                                                       00480000
HisCtr_kExt7_Wrt_Src_OffDrawerI EQU 38 The total number of directory   *00481000
                         writes to the Level-1 Data or Level-1         *00482000
                         instruction cache directory where the         *00483000
                         returned cache line was sourced from an       *00484000
                         Off-Drawer Level-2 cache with intervention.    00485000
HisCtr_kExt7_Wrt_Src_OffDrawerChipHP EQU 39                             00486000
*                                                                       00487000
*                                      The total number of directory    00488000
*                                      writes to the Level-1 Data or    00489000
*                                      Level-1 instruction cache        00490000
*                                      directory where the returned     00491000
*                                      cache line was sourced from an   00492000
*                                      Off-Drawer Level-2 cache after   00493000
*                                      using chip level horizontal      00494000
*                                      persistence, Chip-HP hit.        00495000
*                                                                       00496000
HisCtr_kExt7_Wrt_Src_OffDrawerDrawerHP EQU 40                           00497000
*                                                                       00498000
*                                      The total number of directory    00499000
*                                      writes to the Level-1 Data or    00500000
*                                      Level-1 Instruction cache        00501000
*                                      directory where the returned     00502000
*                                      cache line was sourced from an   00503000
*                                      Off-Drawer Level-2 cache after   00504000
*                                      using drawer level horizontal    00505000
*                                      persistence, Drawer-HP hit.      00506000
*                                                                       00507000
*                                                                       00508000
HisCtr_kExt7_Wrt_IL1_Src_ReqL2 EQU 41 The total number of directory    *00509000
                         writes to the Level-1 Instruction cache       *00510000
                         directory where the returned cache line was   *00511000
                         sourced the requestor's Level-2 cache.         00512000
HisCtr_kExt7_Wrt_IL1_Src_ReqL2I EQU 42 The total number of directory   *00513000
                         writes to the Level-1 Instruction cache       *00514000
                         directory where the returned cache line was   *00515000
                         sourced from the requestor's Level-2 cache    *00516000
                         with intervention.                             00517000
HisCtr_kExt7_Wrt_IL1_Src_ReqL2ChipHP EQU 43                             00518000
*                                                                       00519000
*                                      The total number of directory    00520000
*                                      writes to the Level-1            00521000
*                                      Instruction cache directory      00522000
*                                      where the returned cache line    00523000
*                                      was sourced from the             00524000
*                                      requestor's Level-2 cache        00525000
*                                      after using chip level           00526000
*                                      horizontal persistence,          00527000
*                                      Chip-HP hit.                     00528000
*                                                                       00529000
HisCtr_kExt7_Wrt_IL1_Src_ReqL2DrawerHP EQU 44                           00530000
*                                                                       00531000
*                                      The total number of directory    00532000
*                                      writes to the Level-1            00533000
*                                      Instruction cache directory      00534000
*                                      where the returned cache line    00535000
*                                      was sourced from the             00536000
*                                      requestor's Level-2 cache        00537000
*                                      after using drawer level         00538000
*                                      horizontal persistence,          00539000
*                                      Drawer-HP hit.                   00540000
*                                                                       00541000
HisCtr_kExt7_Wrt_IL1_Src_OnCL2 EQU 45 The total number of directory    *00542000
                         writes to the Level-1 Instruction cache       *00543000
                         directory where the returned cache line was   *00544000
                         sourced from an On-Chip Level-2 cache.         00545000
HisCtr_kExt7_Wrt_IL1_Src_OnCL2I EQU 46 The total number of directory   *00546000
                         writes to the Level-1 Instruction cache       *00547000
                         directory where the returned cache line was   *00548000
                         sourced from an On-Chip Level-2 cache with    *00549000
                         intervention.                                  00550000
HisCtr_kExt7_Wrt_IL1_Src_OnCL2ChipHP EQU 47                             00551000
*                                                                       00552000
*                                      The total number of directory    00553000
*                                      writes to the Level-1            00554000
*                                      Instruction cache directory      00555000
*                                      where the returned cache line    00556000
*                                      was sourced from an On-Chip      00557000
*                                      Level-2 cache after using chip   00558000
*                                      level horizontal persistence,    00559000
*                                      Chip-HP hit.                     00560000
*                                                                       00561000
HisCtr_kExt7_Wrt_IL1_Src_OnCL2DrawerHP EQU 48                           00562000
*                                                                       00563000
*                                      The total number of directory    00564000
*                                      writes to the Level-1            00565000
*                                      Instruction cache directory      00566000
*                                      where the returned cache line    00567000
*                                      was sourced from an On-Chip      00568000
*                                      level 2 cache after using        00569000
*                                      drawer level horizontal          00570000
*                                      persistence, Drawer-HP hit.      00571000
*                                                                       00572000
*                                                                       00573000
HisCtr_kExt7_Wrt_IL1_Src_OnModuleL2 EQU 49 The total number of         *00574000
                         directory writes to the Level-1 Instruction   *00575000
                         cache directory where the returned cache line *00576000
                         was sourced from an On-Module Level-2 cache.   00577000
HisCtr_kExt7_Wrt_IL1_Src_OnDrawerL2 EQU 50 The total number of         *00578000
                         directory writes to the Level-1 Instruction   *00579000
                         cache directory where the returned cache line *00580000
                         was sourced from an On-Drawer Level-2 cache.   00581000
HisCtr_kExt7_Wrt_IL1_Src_OffDrawerL2 EQU 51                             00582000
*                                                                       00583000
*                                      The total number of directory    00584000
*                                      writes to the Level-1            00585000
*                                      Instruction cache directory      00586000
*                                      where the returned cache line    00587000
*                                      was sourced from an Off-Drawer   00588000
*                                      Level-2 cache.                   00589000
*                                                                       00590000
HisCtr_kExt7_Wrt_IL1_Src_OnChip EQU 52 The total number of directory   *00591000
                         writes to the Level-1 Instruction cache       *00592000
                         directory where the returned cache line was   *00593000
                         sourced from On-Chip memory.                   00594000
HisCtr_kExt7_Wrt_IL1_Src_OnModule EQU 53 The total number of directory *00595000
                         writes to the Level-1 Instruction cache       *00596000
                         directory where the returned cache line was   *00597000
                         sourced from On-Module memory.                 00598000
HisCtr_kExt7_Wrt_IL1_Src_OnDrawer EQU 54 The total number of directory *00599000
                         writes to the Level-1 Instruction cache       *00600000
                         directory where the returned cache line was   *00601000
                         sourced from On-Drawer memory.                 00602000
HisCtr_kExt7_Wrt_IL1_Src_OffDrawer EQU 55 The total number of          *00603000
                         directory writes to the Level-1 Instruction   *00604000
                         cache directory where the returned cache line *00605000
                         was sourced from Off-Drawer memory.            00606000
*                                                                       00607000
*   Indices 56-95: undefined counters                                   00608000
*                                                                       00609000
*                                                                       00610000
HisCtr_kExt7_FPE_Slots_BCD_DFP EQU 96 The total number of floating     *00611000
                         point execution slots used for finished       *00612000
                         Binary Coded Decimal to Decimal Floating      *00613000
                         Point conversions. (Instructions: CDZT, CXZT, *00614000
                         CZDT, CZXT.)                                   00615000
HisCtr_kExt7_FPE_Slots_Vec_BCD EQU 97 The total number of floating     *00616000
                         point execution slots used for finished       *00617000
                         vector arithmetic Binary Coded Decimal        *00618000
                         instructions. (Instructions: VAP, VSP, VMP,   *00619000
                         VMSP, VDP, VSDP, VRP, VLIP, VSRP, VPSOP, VCP, *00620000
                         VTP, VPKZ, VUPKZ, VCVB, VCVBG, VCVD, VCVDG.)   00621000
HisCtr_kExt7_Dec_Instrs EQU 98 The total number of decimal             *00622000
                         instructions executed. (Instructions: CVB,    *00623000
                         CVD, AP, CP, DP, ED, EDMK, MP, SRP, SP, ZAP.)  00624000
*                                                                       00625000
*   Indices 99-103: undefined counters                                  00626000
*                                                                       00627000
*                                                                       00628000
HisCtr_kExt7_LHT EQU 104 The total number of Last Host Translations     00629000
*                                                                       00630000
*   Indices 105-115: undefined counters                                 00631000
*                                                                       00632000
*                                                                       00633000
HisCtr_kExt7_Abort_NonConstrained EQU 116 The total number of          *00634000
                         transaction aborts that have occurred in a    *00635000
                         nonconstrained transactional-execution mode.   00636000
HisCtr_kExt7_Abort_ConstrainedNS EQU 117 The total number of           *00637000
                         transaction aborts that have occurred in a    *00638000
                         constrained transactional-execution mode and  *00639000
                         the CPU is not using any special logic to     *00640000
                         allow the transaction to complete.             00641000
HisCtr_kExt7_Abort_ConstrainedS EQU 118 The total number of            *00642000
                         transaction aborts that have occurred in a    *00643000
                         constrained transactional-execution mode and  *00644000
                         the CPU is using any special logic to allow   *00645000
                         the transaction to complete.                   00646000
*                                                                       00647000
*   Index 119: undefined counter                                        00648000
*                                                                       00649000
*                                                                       00650000
HisCtr_kExt7_Deflate_waitCycles EQU 120 The total number of cycles the *00651000
                         CPU obtaining access to the Deflate unit.      00652000
*                                                                       00653000
*   Indices 121-125: undefined counters                                 00654000
*                                                                       00655000
*                                                                       00656000
HisCtr_kExt7_Deflate_UseCycles EQU 142 The total number of cycles the  *00657000
                         CPU is using the Deflate unit.                 00658000
*                                                                       00659000
*   Indices 126-127: undefined counters                                 00660000
*                                                                       00661000
*                                                                       00662000
HisCtr_kExt7_SORTL_Executes EQU 128 The total number of SORT LISTS     *00663000
                         instruction executed.                          00664000
*                                                                       00665000
*   Indices 129-137: undefined counters                                 00666000
*                                                                       00667000
*                                                                       00668000
HisCtr_kExt7_DFLTCC_Executes EQU 137 The total number of DEFLATE       *00669000
                         CONVERSION CALL instruction executed.          00670000
HisCtr_kExt7_DFLTCC_Completions EQU 138 The total number of DEFLATE    *00671000
                         CONVERSION CALL instruction executed that     *00672000
                         ended in Condition Codes 0, 1 or 2.            00673000
HisCtr_kExt7_NNPA_Executes EQU 139 The total number of D NUERAL        *00674000
                         NETWORK PROCESSING ASSIST instruction         *00675000
                         executed.                                      00676000
HisCtr_kExt7_NNPA_Completions EQU 140 PROCESSING ASSIST instruction    *00677000
                         executed that ended in Condition Codes 0, 1   *00678000
                         or 2.                                          00679000
HisCtr_kExt7_zIAAI_waitCycles EQU 141 The total number of cycles the   *00680000
                         CPU obtaining access to IBM Z Integrated      *00681000
                         Accelerator for AI                             00682000
HisCtr_kExt7_zIAAI_UseCycles EQU 142 The total number of cycles the    *00683000
                         CPU is using IBM Z Integrated Accelerator for *00684000
                         AI                                             00685000
*                                                                       00686000
*   Index 143: undefined counter                                        00687000
*                                                                       00688000
*                                                                       00689000
HisCtr_kMTDiag7_Cycle_T1 EQU 0 The total number of cycles with one     *00690000
                         thread active.                                 00691000
HisCtr_kMTDiag7_Cycle_T2 EQU 1 The total number of cycles with two     *00692000
                         threads active.                                00693000
*                                                                       00694000
*   Indices 2-8: reserved for IBM use.                                  00695000
*                                                                       00696000
*                                                                       00697000
HisCtr_kVersion2_6 EQU 6 Possible value for HisEvnCtr_CtrVersion2      *00698000
                         returned by the HISSERV                       *00699000
                         REQUEST=QUERY,TYPE=EVENT request               00700000
*                                                                       00701000
*   The following constants apply only when the second counter version  00702000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_6                00703000
*                                                                       00704000
*                                                                       00705000
HisCtr_kCrypto6_PRNG_Function EQU 0 The total number of the PRNG       *00706000
                         functions issued by the CPU.                   00707000
HisCtr_kCrypto6_PRNG_Cycle EQU 1 The total number of CPU cycles when   *00708000
                         the DEA/AES coprocessor is busy performing    *00709000
                         the PRNG functions issued by the CPU.          00710000
HisCtr_kCrypto6_PRNG_BlockedFunction EQU 2                              00711000
*                                                                       00712000
*                                      The total number of the PRNG     00713000
*                                      functions that are issued by     00714000
*                                      the CPU and are blocked          00715000
*                                      because the DEA/AES              00716000
*                                      coprocessor is busy performing   00717000
*                                      a function issued by another     00718000
*                                      CPU.                             00719000
*                                                                       00720000
HisCtr_kCrypto6_PRNG_BlockedCycle EQU 3 The total number CPU cycles    *00721000
                         blocked for the PRNG functions issued by the  *00722000
                         CPU because the DEA/AES coprocessor is busy   *00723000
                         performing a function issued by another CPU.   00724000
HisCtr_kCrypto6_SHA_Function EQU 4 The total number of the SHA         *00725000
                         functions issued by the CPU.                   00726000
HisCtr_kCrypto6_SHA_Cycle EQU 5 The total number of CPU cycles when    *00727000
                         the SHA coprocessor is busy performing the    *00728000
                         SHA functions issued by the CPU.               00729000
HisCtr_kCrypto6_SHA_BlockedFunction EQU 6 The total number of the SHA  *00730000
                         functions that are issued by the CPU and are  *00731000
                         blocked because the SHA coprocessor is busy   *00732000
                         performing a function issued by another CPU.   00733000
HisCtr_kCrypto6_SHA_BlockedCycle EQU 7 The total number CPU cycles     *00734000
                         blocked for the SHA functions issued by the   *00735000
                         CPU because the SHA coprocessor is busy       *00736000
                         performing a function issued by another CPU.   00737000
HisCtr_kCrypto6_DEA_Function EQU 8 The total number of the DEA         *00738000
                         functions issued by the CPU.                   00739000
HisCtr_kCrypto6_DEA_Cycle EQU 9 The total number of CPU cycles when    *00740000
                         the DEA/AES coprocessor is busy performing    *00741000
                         the DEA functions issued by the CPU.           00742000
HisCtr_kCrypto6_DEA_BlockedFunction EQU 10 The total number of the DEA *00743000
                         functions that are issued by the CPU and are  *00744000
                         blocked because the DEA/AES coprocessor is    *00745000
                         busy performing a function issued by another  *00746000
                         CPU.                                           00747000
HisCtr_kCrypto6_DEA_BlockedCycle EQU 11 The total number CPU cycles    *00748000
                         blocked for the DEA functions issued by the   *00749000
                         CPU because the DEA/AES coprocessor is busy   *00750000
                         performing a function issued by another CPU.   00751000
HisCtr_kCrypto6_AES_Function EQU 12 The total number of the AES        *00752000
                         functions issued by the CPU.                   00753000
HisCtr_kCrypto6_AES_Cycle EQU 13 The total number of CPU cycles when   *00754000
                         the DEA/AES coprocessor is busy performing    *00755000
                         the AES functions issued by the CPU.           00756000
HisCtr_kCrypto6_AES_BlockedFunction EQU 14 The total number of the AES *00757000
                         functions that are issued by the CPU and are  *00758000
                         blocked because the DEA/AES coprocessor is    *00759000
                         busy performing a function issued by another  *00760000
                         CPU.                                           00761000
HisCtr_kCrypto6_AES_BlockedCycle EQU 15 The total number CPU cycles    *00762000
                         blocked for the AES functions issued by the   *00763000
                         CPU because the DEA/AES coprocessor is busy   *00764000
                         performing a function issued by another CPU.   00765000
HisCtr_kCrypto6_ECC_Function EQU 16 The total number of the ECC        *00766000
                         functions issued by the CPU.                   00767000
HisCtr_kCrypto6_ECC_Cycle EQU 17 The total number of CPU cycles when   *00768000
                         the ECC coprocessor is busy performing the    *00769000
                         ECC functions issued by the CPU.               00770000
HisCtr_kCrypto6_ECC_BlockedFunction EQU 18 The total number of the ECC *00771000
                         functions that are issued by the CPU and are  *00772000
                         blocked because the ECC coprocessor is busy   *00773000
                         performing a function issued by another CPU.   00774000
HisCtr_kCrypto6_ECC_BlockedCycle EQU 19 The total number CPU cycles    *00775000
                         blocked for the ECC functions issued by the   *00776000
                         CPU because the ECC coprocessor is busy       *00777000
                         performing a function issued by another CPU.   00778000
HisCtr_kExt6_Wrt_DL1_RO_To_Excl EQU 0 The total number of level-1      *00779000
                         data-cache directory writes where the line    *00780000
                         was originally in a Read-Only state in the    *00781000
                         cache but has been updated to be in the       *00782000
                         Exclusive state that allows stores to the     *00783000
                         cache line.                                    00784000
HisCtr_kExt6_Wrt_DTLB2 EQU 1 The total number of level-2 data-TLB      *00785000
                         entry writes.                                  00786000
HisCtr_kExt6_DTLB2_MissCycle EQU 2 The total number of CPU cycles a    *00787000
                         level-2 data-TLB miss is in progress.          00788000
HisCtr_kExt6_Wrt_TLB2_1M EQU 3 The total number of translation entries *00789000
                         written into the Combined Region and Segment  *00790000
                         Table Entry array in the Level-2 TLB for a    *00791000
                         one-megabyte page.                             00792000
HisCtr_kExt6_Wrt_TLB2_2G EQU 4 The total number of translation entries *00793000
                         for a two-gigabyte page written into the      *00794000
                         Level-2 TLB.                                   00795000
HisCtr_kExt6_Wrt_DL1_Src_DL2 EQU 5 The total number of level-1         *00796000
                         data-cache directory writes where the         *00797000
                         returned cache line was sourced from the      *00798000
                         level-2 data-cache.                            00799000
HisCtr_kExt6_Wrt_ITLB2 EQU 6 The total number of translation entries   *00800000
                         written into the Translation Lookaside Buffer *00801000
                         2 (TLB2) and the request was made by the      *00802000
                         instruction cache. This is a replacement for  *00803000
                         what was provided for the ITLB on prior       *00804000
                         machines.                                      00805000
HisCtr_kExt6_ITLB2_MissCycle EQU 7 The total number of CPU cycles a    *00806000
                         level-2 instruction-TLB miss is in progress.   00807000
HisCtr_kExt6_Wrt_IL1_Src_IL2 EQU 8 The total number of level-1         *00808000
                         instruction-cache directory writes where the  *00809000
                         returned cache line was sourced from the      *00810000
                         level-2 instruction-cache.                     00811000
HisCtr_kExt6_Wrt_TLB2_PTE EQU 9 The total number of translation        *00812000
                         entries written into the Page Table Entry     *00813000
                         array in the Level-2 TLB.                      00814000
HisCtr_kExt6_Wrt_TLB2_CRSTE_PTE EQU 10 The total number of translation *00815000
                         entries written into the Combined Region and  *00816000
                         Segment Table Entry array and the Page Table  *00817000
                         Entry array in the Level-2 TLB.                00818000
HisCtr_kExt6_TLB2_BusyCycle EQU 11 The total number of cycles a        *00819000
                         Level-2 TLB translation engine was busy.       00820000
HisCtr_kExt6_TEND_Constrained EQU 12 The total number of TEND          *00821000
                         instructions that have completed in a         *00822000
                         constrained transactional-execution mode.      00823000
HisCtr_kExt6_TEND_NonConstrained EQU 13 The total number of TEND       *00824000
                         instructions that have completed in a         *00825000
                         nonconstrained transactional-execution mode.   00826000
*                                                                       00827000
*   Index 14: undefined counter                                         00828000
*                                                                       00829000
*                                                                       00830000
HisCtr_kExt6_L1_Cache_TLB1_2_MissCycle EQU 15                           00831000
*                                                                       00832000
*                                      The total number of CPU cycles   00833000
*                                      a level-1 cache or level-2 TLB   00834000
*                                      miss is in progress.             00835000
*                                                                       00836000
HisCtr_kExt6_Wrt_DL1_Src_L3OnChNI EQU 16 The total number of level-1   *00837000
                         data-cache directory writes where the         *00838000
                         returned cache line was sourced from an       *00839000
                         On-Chip level-3 cache without intervention.    00840000
HisCtr_kExt6_Wrt_DL1_Src_MemOnCh EQU 17 The total number of level-1    *00841000
                         data-cache directory writes where the         *00842000
                         returned cache line was sourced from an       *00843000
                         On-Chip memory.                                00844000
HisCtr_kExt6_Wrt_DL1_Src_L3OnChI EQU 18 The total number of level-1    *00845000
                         data-cache directory writes where the         *00846000
                         returned cache line was sourced from an       *00847000
                         On-Chip Level-3 cache. with intervention.      00848000
HisCtr_kExt6_Wrt_DL1_Src_L3OnClNI EQU 19 The total number of level-1   *00849000
                         data-cache directory writes where the         *00850000
                         returned cache line was sourced from an       *00851000
                         On-Cluster level-3 cache without              *00852000
                         intervention.                                  00853000
HisCtr_kExt6_Wrt_DL1_Src_MemOnCl EQU 20 The total number of level-1    *00854000
                         data-cache directory writes where the         *00855000
                         returned cache line was sourced from an       *00856000
                         On-Cluster memory.                             00857000
HisCtr_kExt6_Wrt_DL1_Src_L3OnClI EQU 21 The total number of level-1    *00858000
                         data-cache directory writes where the         *00859000
                         returned cache line was sourced from          *00860000
                         On-Cluster Level-3 cache with intervention.    00861000
HisCtr_kExt6_Wrt_DL1_Src_L3OffClNI EQU 22 The total number of level-1  *00862000
                         data-cache directory writes where the         *00863000
                         returned cache line was sourced from an       *00864000
                         Off-Cluster Level-3 cache without             *00865000
                         intervention.                                  00866000
HisCtr_kExt6_Wrt_DL1_Src_MemOffCl EQU 23 The total number of level-1   *00867000
                         data-cache directory writes where the         *00868000
                         returned cache line was sourced from          *00869000
                         Off-Cluster memory.                            00870000
HisCtr_kExt6_Wrt_DL1_Src_L3OffClI EQU 24 The total number of level-1   *00871000
                         data-cache directory writes where the         *00872000
                         returned cache line was sourced from an       *00873000
                         Off-Cluster Level-3 cache with intervention.   00874000
HisCtr_kExt6_Wrt_DL1_Src_L3OffDrNI EQU 25 The total number of level-1  *00875000
                         data-cache directory writes where the         *00876000
                         returned cache line was sourced from an       *00877000
                         Off-Drawer Level-3 cache without              *00878000
                         intervention.                                  00879000
HisCtr_kExt6_Wrt_DL1_Src_MemOffDr EQU 26 The total number of level-1   *00880000
                         data-cache directory writes where the         *00881000
                         returned cache line was sourced from an       *00882000
                         Off-Drawer Memory.                             00883000
HisCtr_kExt6_Wrt_DL1_Src_L3OffDrI EQU 27 The total number of level-1   *00884000
                         data-cache directory writes where the         *00885000
                         returned cache line was sourced from an       *00886000
                         Off-Drawer Level-3 cache with intervention.    00887000
HisCtr_kExt6_Wrt_DL1_Src_L4OnDr EQU 28 The total number of level-1     *00888000
                         data-cache directory writes where the         *00889000
                         returned cache line was sourced from          *00890000
                         On-Drawer Level-4 cache.                       00891000
HisCtr_kExt6_Wrt_DL1_Src_L4OffDr EQU 29 The total number of level-1    *00892000
                         data-cache directory writes where the         *00893000
                         returned cache line was sourced from          *00894000
                         Off-Drawer Level-4 cache.                      00895000
HisCtr_kExt6_Wrt_DL1_Src_L3OnChROx EQU 30 The total number of level-1  *00896000
                         data-cache directory writes where the         *00897000
                         returned cache line was sourced from On-Chip  *00898000
                         Level-3 cache but a read-only invalidate was  *00899000
                         done to remove other copies of the cache      *00900000
                         line.                                          00901000
*                                                                       00902000
*   Indices 31-33: undefined counters                                   00903000
*                                                                       00904000
*                                                                       00905000
HisCtr_kExt6_Wrt_IL1_Src_L3OnChNI EQU 34 The total number of level-1   *00906000
                         instruction-cache directory writes where the  *00907000
                         returned cache line was sourced from an       *00908000
                         On-Chip level-3 cache without intervention.    00909000
HisCtr_kExt6_Wrt_IL1_Src_MemOnCh EQU 35 The total number of level-1    *00910000
                         instruction-cache directory writes where the  *00911000
                         returned cache line was sourced from an       *00912000
                         On-Chip memory.                                00913000
HisCtr_kExt6_Wrt_IL1_Src_L3OnChI EQU 36 The total number of level-1    *00914000
                         instruction-cache directory writes where the  *00915000
                         returned cache line was sourced from an       *00916000
                         On-Chip Level-3 cache. with intervention.      00917000
HisCtr_kExt6_Wrt_IL1_Src_L3OnClNI EQU 37 The total number of level-1   *00918000
                         instruction-cache directory writes where the  *00919000
                         returned cache line was sourced from an       *00920000
                         On-Cluster level-3 cache without              *00921000
                         intervention.                                  00922000
HisCtr_kExt6_Wrt_IL1_Src_MemOnCl EQU 38 The total number of level-1    *00923000
                         instruction-cache directory writes where the  *00924000
                         returned cache line was sourced from an       *00925000
                         On-Cluster memory.                             00926000
HisCtr_kExt6_Wrt_IL1_Src_L3OnClI EQU 39 The total number of level-1    *00927000
                         instruction-cache directory writes where the  *00928000
                         returned cache line was sourced from          *00929000
                         On-Cluster Level-3 cache with intervention.    00930000
HisCtr_kExt6_Wrt_IL1_Src_L3OffClNI EQU 40 The total number of level-1  *00931000
                         instruction-cache directory writes where the  *00932000
                         returned cache line was sourced from an       *00933000
                         Off-Cluster Level-3 cache without             *00934000
                         intervention.                                  00935000
HisCtr_kExt6_Wrt_IL1_Src_MemOffCl EQU 41 The total number of level-1   *00936000
                         instruction-cache directory writes where the  *00937000
                         returned cache line was sourced from          *00938000
                         Off-Cluster memory.                            00939000
HisCtr_kExt6_Wrt_IL1_Src_L3OffClI EQU 42 The total number of level-1   *00940000
                         instruction-cache directory writes where the  *00941000
                         returned cache line was sourced from an       *00942000
                         Off-Cluster Level-3 cache with intervention.   00943000
HisCtr_kExt6_Wrt_IL1_Src_L3OffDrNI EQU 43 The total number of level-1  *00944000
                         instruction-cache directory writes where the  *00945000
                         returned cache line was sourced from an       *00946000
                         Off-Drawer Level-3 cache without              *00947000
                         intervention.                                  00948000
HisCtr_kExt6_Wrt_IL1_Src_MemOffDr EQU 44 The total number of level-1   *00949000
                         instruction-cache directory writes where the  *00950000
                         returned cache line was sourced from an       *00951000
                         Off-Drawer Memory.                             00952000
HisCtr_kExt6_Wrt_IL1_Src_L3OffDrI EQU 45 The total number of level-1   *00953000
                         instruction-cache directory writes where the  *00954000
                         returned cache line was sourced from an       *00955000
                         Off-Drawer Level-3 cache with intervention.    00956000
HisCtr_kExt6_Wrt_IL1_Src_L4OnDr EQU 46 The total number of level-1     *00957000
                         instruction-cache directory writes where the  *00958000
                         returned cache line was sourced from          *00959000
                         On-Drawer Level-4 cache.                       00960000
HisCtr_kExt6_Wrt_IL1_Src_L4OffDr EQU 47 The total number of level-1    *00961000
                         instruction-cache directory writes where the  *00962000
                         returned cache line was sourced from          *00963000
                         Off-Drawer Level-4 cache.                      00964000
*                                                                       00965000
*   Indices 48-95: undefined counters                                   00966000
*                                                                       00967000
*                                                                       00968000
HisCtr_kExt6_FPE_Slots_BCD_DFP EQU 96 The total number of floating     *00969000
                         point execution slots used for finished       *00970000
                         Binary Coded Decimal to Decimal Floating      *00971000
                         Point conversions. (Instructions: CDZT, CXZT, *00972000
                         CZDT, CZXT.)                                   00973000
HisCtr_kExt6_FPE_Slots_Vec_BCD EQU 97 The total number of floating     *00974000
                         point execution slots used for finished       *00975000
                         vector arithmetic Binary Coded Decimal        *00976000
                         instructions. (Instructions: VAP, VSP, VMP,   *00977000
                         VMSP, VDP, VSDP, VRP, VLIP, VSRP, VPSOP, VCP, *00978000
                         VTP, VPKZ, VUPKZ, VCVB, VCVBG, VCVD, VCVDG.)   00979000
HisCtr_kExt6_Dec_Instrs EQU 98 The total number of decimal             *00980000
                         instructions executed. (Instructions: CVB,    *00981000
                         CVD, AP, CP, DP, ED, EDMK, MP, SRP, SP, ZAP.)  00982000
*                                                                       00983000
*   Indices 99-103: undefined counters                                  00984000
*                                                                       00985000
*                                                                       00986000
HisCtr_kExt6_LHT EQU 104 The total number of Last Host Translations     00987000
*                                                                       00988000
*   Indices 105-114: undefined counters                                 00989000
*                                                                       00990000
*                                                                       00991000
HisCtr_kExt6_Abort_NonConstrained EQU 115 The total number of          *00992000
                         transaction aborts that have occurred in a    *00993000
                         nonconstrained transactional-execution mode.   00994000
HisCtr_kExt6_Abort_ConstrainedNS EQU 116 The total number of           *00995000
                         transaction aborts that have occurred in a    *00996000
                         constrained transactional-execution mode and  *00997000
                         the CPU is not using any special logic to     *00998000
                         allow the transaction to complete.             00999000
HisCtr_kExt6_Abort_ConstrainedS EQU 117 The total number of            *01000000
                         transaction aborts that have occurred in a    *01001000
                         constrained transactional-execution mode and  *01002000
                         the CPU is using any special logic to allow   *01003000
                         the transaction to complete.                   01004000
*                                                                       01005000
*   Indices 118-143: undefined counters                                 01006000
*                                                                       01007000
*                                                                       01008000
HisCtr_kMTDiag6_Cycle_T1 EQU 0 The total number of cycles with one     *01009000
                         thread active.                                 01010000
HisCtr_kMTDiag6_Cycle_T2 EQU 1 The total number of cycles with two     *01011000
                         threads active.                                01012000
*                                                                       01013000
*   Indices 2-8: reserved for IBM use.                                  01014000
*                                                                       01015000
*                                                                       01016000
HisCtr_kVersion2_5 EQU 5 Possible value for HisEvnCtr_CtrVersion2      *01017000
                         returned by the HISSERV                       *01018000
                         REQUEST=QUERY,TYPE=EVENT request               01019000
*                                                                       01020000
*   The following constants apply only when the second counter version  01021000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_5                01022000
*                                                                       01023000
*                                                                       01024000
HisCtr_kCrypto5_PRNG_Function EQU 0 The total number of the PRNG       *01025000
                         functions issued by the CPU.                   01026000
HisCtr_kCrypto5_PRNG_Cycle EQU 1 The total number of CPU cycles when   *01027000
                         the DEA/AES coprocessor is busy performing    *01028000
                         the PRNG functions issued by the CPU.          01029000
HisCtr_kCrypto5_PRNG_BlockedFunction EQU 2                              01030000
*                                                                       01031000
*                                      The total number of the PRNG     01032000
*                                      functions that are issued by     01033000
*                                      the CPU and are blocked          01034000
*                                      because the DEA/AES              01035000
*                                      coprocessor is busy performing   01036000
*                                      a function issued by another     01037000
*                                      CPU.                             01038000
*                                                                       01039000
HisCtr_kCrypto5_PRNG_BlockedCycle EQU 3 The total number CPU cycles    *01040000
                         blocked for the PRNG functions issued by the  *01041000
                         CPU because the DEA/AES coprocessor is busy   *01042000
                         performing a function issued by another CPU.   01043000
HisCtr_kCrypto5_SHA_Function EQU 4 The total number of the SHA         *01044000
                         functions issued by the CPU.                   01045000
HisCtr_kCrypto5_SHA_Cycle EQU 5 The total number of CPU cycles when    *01046000
                         the SHA coprocessor is busy performing the    *01047000
                         SHA functions issued by the CPU.               01048000
HisCtr_kCrypto5_SHA_BlockedFunction EQU 6 The total number of the SHA  *01049000
                         functions that are issued by the CPU and are  *01050000
                         blocked because the SHA coprocessor is busy   *01051000
                         performing a function issued by another CPU.   01052000
HisCtr_kCrypto5_SHA_BlockedCycle EQU 7 The total number CPU cycles     *01053000
                         blocked for the SHA functions issued by the   *01054000
                         CPU because the SHA coprocessor is busy       *01055000
                         performing a function issued by another CPU.   01056000
HisCtr_kCrypto5_DEA_Function EQU 8 The total number of the DEA         *01057000
                         functions issued by the CPU.                   01058000
HisCtr_kCrypto5_DEA_Cycle EQU 9 The total number of CPU cycles when    *01059000
                         the DEA/AES coprocessor is busy performing    *01060000
                         the DEA functions issued by the CPU.           01061000
HisCtr_kCrypto5_DEA_BlockedFunction EQU 10 The total number of the DEA *01062000
                         functions that are issued by the CPU and are  *01063000
                         blocked because the DEA/AES coprocessor is    *01064000
                         busy performing a function issued by another  *01065000
                         CPU.                                           01066000
HisCtr_kCrypto5_DEA_BlockedCycle EQU 11 The total number CPU cycles    *01067000
                         blocked for the DEA functions issued by the   *01068000
                         CPU because the DEA/AES coprocessor is busy   *01069000
                         performing a function issued by another CPU.   01070000
HisCtr_kCrypto5_AES_Function EQU 12 The total number of the AES        *01071000
                         functions issued by the CPU.                   01072000
HisCtr_kCrypto5_AES_Cycle EQU 13 The total number of CPU cycles when   *01073000
                         the DEA/AES coprocessor is busy performing    *01074000
                         the AES functions issued by the CPU.           01075000
HisCtr_kCrypto5_AES_BlockedFunction EQU 14 The total number of the AES *01076000
                         functions that are issued by the CPU and are  *01077000
                         blocked because the DEA/AES coprocessor is    *01078000
                         busy performing a function issued by another  *01079000
                         CPU.                                           01080000
HisCtr_kCrypto5_AES_BlockedCycle EQU 15 The total number CPU cycles    *01081000
                         blocked for the AES functions issued by the   *01082000
                         CPU because the DEA/AES coprocessor is busy   *01083000
                         performing a function issued by another CPU.   01084000
HisCtr_kExt5_Wrt_DL1_RO_To_Excl EQU 0 The total number of level-1      *01085000
                         data-cache directory writes where the line    *01086000
                         was originally in a Read-Only state in the    *01087000
                         cache but has been updated to be in the       *01088000
                         Exclusive state that allows stores to the     *01089000
                         cache line.                                    01090000
HisCtr_kExt5_Wrt_DTLB2 EQU 1 The total number of level-2 data-TLB      *01091000
                         entry writes.                                  01092000
HisCtr_kExt5_DTLB2_MissCycle EQU 2 The total number of CPU cycles a    *01093000
                         level-2 data-TLB miss is in progress.          01094000
HisCtr_kExt5_Wrt_TLB2_1M_LHT EQU 3 The total number of translation     *01095000
                         entries written into the Combined Region and  *01096000
                         Segment Table Entry array in the Level-2 TLB  *01097000
                         for a one-megabyte page or a Last Host        *01098000
                         Translation was done.                          01099000
HisCtr_kExt5_Wrt_TLB2_2G EQU 4 The total number of translation entries *01100000
                         for a two-gigabyte page written into the      *01101000
                         Level-2 TLB.                                   01102000
HisCtr_kExt5_Wrt_DL1_Src_DL2 EQU 5 The total number of level-1         *01103000
                         data-cache directory writes where the         *01104000
                         returned cache line was sourced from the      *01105000
                         level-2 data-cache.                            01106000
HisCtr_kExt5_Wrt_ITLB2 EQU 6 The total number of translation entries   *01107000
                         written into the Translation Lookaside Buffer *01108000
                         2 (TLB2) and the request was made by the      *01109000
                         instruction cache. This is a replacement for  *01110000
                         what was provided for the ITLB on prior       *01111000
                         machines.                                      01112000
HisCtr_kExt5_ITLB2_MissCycle EQU 7 The total number of CPU cycles a    *01113000
                         level-2 instruction-TLB miss is in progress.   01114000
HisCtr_kExt5_Wrt_IL1_Src_IL2 EQU 8 The total number of level-1         *01115000
                         instruction-cache directory writes where the  *01116000
                         returned cache line was sourced from the      *01117000
                         level-2 instruction-cache.                     01118000
HisCtr_kExt5_Wrt_TLB2_PTE EQU 9 The total number of translation        *01119000
                         entries written into the Page Table Entry     *01120000
                         array in the Level-2 TLB.                      01121000
HisCtr_kExt5_Wrt_TLB2_CRSTE_PTE EQU 10 The total number of translation *01122000
                         entries written into the Combined Region and  *01123000
                         Segment Table Entry array and the Page Table  *01124000
                         Entry array in the Level-2 TLB.                01125000
HisCtr_kExt5_TLB2_BusyCycle EQU 11 The total number of cycles a        *01126000
                         Level-2 TLB translation engine was busy.       01127000
HisCtr_kExt5_TEND_Constrained EQU 12 The total number of TEND          *01128000
                         instructions that have completed in a         *01129000
                         constrained transactional-execution mode.      01130000
HisCtr_kExt5_TEND_NonConstrained EQU 13 The total number of TEND       *01131000
                         instructions that have completed in a         *01132000
                         nonconstrained transactional-execution mode.   01133000
*                                                                       01134000
*   Index 14: undefined counter                                         01135000
*                                                                       01136000
*                                                                       01137000
HisCtr_kExt5_L1_Cache_TLB1_2_MissCycle EQU 15                           01138000
*                                                                       01139000
*                                      The total number of CPU cycles   01140000
*                                      a level-1 cache or level-2 TLB   01141000
*                                      miss is in progress.             01142000
*                                                                       01143000
HisCtr_kExt5_Wrt_DL1_Src_L3OnChNI EQU 16 The total number of level-1   *01144000
                         data-cache directory writes where the         *01145000
                         returned cache line was sourced from an       *01146000
                         On-Chip level-3 cache without intervention.    01147000
HisCtr_kExt5_Wrt_DL1_Src_MemOnCh EQU 17 The total number of level-1    *01148000
                         data-cache directory writes where the         *01149000
                         returned cache line was sourced from an       *01150000
                         On-Chip memory.                                01151000
HisCtr_kExt5_Wrt_DL1_Src_L3OnChI EQU 18 The total number of level-1    *01152000
                         data-cache directory writes where the         *01153000
                         returned cache line was sourced from an       *01154000
                         On-Chip Level-3 cache. with intervention.      01155000
HisCtr_kExt5_Wrt_DL1_Src_L3OnClNI EQU 19 The total number of level-1   *01156000
                         data-cache directory writes where the         *01157000
                         returned cache line was sourced from an       *01158000
                         On-Cluster level-3 cache without              *01159000
                         intervention.                                  01160000
HisCtr_kExt5_Wrt_DL1_Src_MemOnCl EQU 20 The total number of level-1    *01161000
                         data-cache directory writes where the         *01162000
                         returned cache line was sourced from an       *01163000
                         On-Cluster memory.                             01164000
HisCtr_kExt5_Wrt_DL1_Src_L3OnClI EQU 21 The total number of level-1    *01165000
                         data-cache directory writes where the         *01166000
                         returned cache line was sourced from          *01167000
                         On-Cluster Level-3 cache with intervention.    01168000
HisCtr_kExt5_Wrt_DL1_Src_L3OffClNI EQU 22 The total number of level-1  *01169000
                         data-cache directory writes where the         *01170000
                         returned cache line was sourced from an       *01171000
                         Off-Cluster Level-3 cache without             *01172000
                         intervention.                                  01173000
HisCtr_kExt5_Wrt_DL1_Src_MemOffCl EQU 23 The total number of level-1   *01174000
                         data-cache directory writes where the         *01175000
                         returned cache line was sourced from          *01176000
                         Off-Cluster memory.                            01177000
HisCtr_kExt5_Wrt_DL1_Src_L3OffClI EQU 24 The total number of level-1   *01178000
                         data-cache directory writes where the         *01179000
                         returned cache line was sourced from an       *01180000
                         Off-Cluster Level-3 cache with intervention.   01181000
HisCtr_kExt5_Wrt_DL1_Src_L3OffDrNI EQU 25 The total number of level-1  *01182000
                         data-cache directory writes where the         *01183000
                         returned cache line was sourced from an       *01184000
                         Off-Drawer Level-3 cache without              *01185000
                         intervention.                                  01186000
HisCtr_kExt5_Wrt_DL1_Src_MemOffDr EQU 26 The total number of level-1   *01187000
                         data-cache directory writes where the         *01188000
                         returned cache line was sourced from an       *01189000
                         Off-Drawer Memory.                             01190000
HisCtr_kExt5_Wrt_DL1_Src_L3OffDrI EQU 27 The total number of level-1   *01191000
                         data-cache directory writes where the         *01192000
                         returned cache line was sourced from an       *01193000
                         Off-Drawer Level-3 cache with intervention.    01194000
HisCtr_kExt5_Wrt_DL1_Src_L4OnDr EQU 28 The total number of level-1     *01195000
                         data-cache directory writes where the         *01196000
                         returned cache line was sourced from          *01197000
                         On-Drawer Level-4 cache.                       01198000
HisCtr_kExt5_Wrt_DL1_Src_L4OffDr EQU 29 The total number of level-1    *01199000
                         data-cache directory writes where the         *01200000
                         returned cache line was sourced from          *01201000
                         Off-Drawer Level-4 cache.                      01202000
HisCtr_kExt5_Wrt_DL1_Src_L3OnChROx EQU 30 The total number of level-1  *01203000
                         data-cache directory writes where the         *01204000
                         returned cache line was sourced from On-Chip  *01205000
                         Level-3 cache but a read-only invalidate was  *01206000
                         done to remove other copies of the cache      *01207000
                         line.                                          01208000
*                                                                       01209000
*   Indices 31-33: undefined counters                                   01210000
*                                                                       01211000
*                                                                       01212000
HisCtr_kExt5_Wrt_IL1_Src_L3OnChNI EQU 34 The total number of level-1   *01213000
                         instruction-cache directory writes where the  *01214000
                         returned cache line was sourced from an       *01215000
                         On-Chip level-3 cache without intervention.    01216000
HisCtr_kExt5_Wrt_IL1_Src_MemOnCh EQU 35 The total number of level-1    *01217000
                         instruction-cache directory writes where the  *01218000
                         returned cache line was sourced from an       *01219000
                         On-Chip memory.                                01220000
HisCtr_kExt5_Wrt_IL1_Src_L3OnChI EQU 36 The total number of level-1    *01221000
                         instruction-cache directory writes where the  *01222000
                         returned cache line was sourced from an       *01223000
                         On-Chip Level-3 cache. with intervention.      01224000
HisCtr_kExt5_Wrt_IL1_Src_L3OnClNI EQU 37 The total number of level-1   *01225000
                         instruction-cache directory writes where the  *01226000
                         returned cache line was sourced from an       *01227000
                         On-Cluster level-3 cache without              *01228000
                         intervention.                                  01229000
HisCtr_kExt5_Wrt_IL1_Src_MemOnCl EQU 38 The total number of level-1    *01230000
                         instruction-cache directory writes where the  *01231000
                         returned cache line was sourced from an       *01232000
                         On-Cluster memory.                             01233000
HisCtr_kExt5_Wrt_IL1_Src_L3OnClI EQU 39 The total number of level-1    *01234000
                         instruction-cache directory writes where the  *01235000
                         returned cache line was sourced from          *01236000
                         On-Cluster Level-3 cache with intervention.    01237000
HisCtr_kExt5_Wrt_IL1_Src_L3OffClNI EQU 40 The total number of level-1  *01238000
                         instruction-cache directory writes where the  *01239000
                         returned cache line was sourced from an       *01240000
                         Off-Cluster Level-3 cache without             *01241000
                         intervention.                                  01242000
HisCtr_kExt5_Wrt_IL1_Src_MemOffCl EQU 41 The total number of level-1   *01243000
                         instruction-cache directory writes where the  *01244000
                         returned cache line was sourced from          *01245000
                         Off-Cluster memory.                            01246000
HisCtr_kExt5_Wrt_IL1_Src_L3OffClI EQU 42 The total number of level-1   *01247000
                         instruction-cache directory writes where the  *01248000
                         returned cache line was sourced from an       *01249000
                         Off-Cluster Level-3 cache with intervention.   01250000
HisCtr_kExt5_Wrt_IL1_Src_L3OffDrNI EQU 43 The total number of level-1  *01251000
                         instruction-cache directory writes where the  *01252000
                         returned cache line was sourced from an       *01253000
                         Off-Drawer Level-3 cache without              *01254000
                         intervention.                                  01255000
HisCtr_kExt5_Wrt_IL1_Src_MemOffDr EQU 44 The total number of level-1   *01256000
                         instruction-cache directory writes where the  *01257000
                         returned cache line was sourced from an       *01258000
                         Off-Drawer Memory.                             01259000
HisCtr_kExt5_Wrt_IL1_Src_L3OffDrI EQU 45 The total number of level-1   *01260000
                         instruction-cache directory writes where the  *01261000
                         returned cache line was sourced from an       *01262000
                         Off-Drawer Level-3 cache with intervention.    01263000
HisCtr_kExt5_Wrt_IL1_Src_L4OnDr EQU 46 The total number of level-1     *01264000
                         instruction-cache directory writes where the  *01265000
                         returned cache line was sourced from          *01266000
                         On-Drawer Level-4 cache.                       01267000
HisCtr_kExt5_Wrt_IL1_Src_L4OffDr EQU 47 The total number of level-1    *01268000
                         instruction-cache directory writes where the  *01269000
                         returned cache line was sourced from          *01270000
                         Off-Drawer Level-4 cache.                      01271000
*                                                                       01272000
*   Indices 48-95: undefined counters                                   01273000
*                                                                       01274000
*                                                                       01275000
HisCtr_kExt5_FPE_Slots_BCD_DFP EQU 96 The total number of floating     *01276000
                         point execution slots used for finished       *01277000
                         Binary Coded Decimal to Decimal Floating      *01278000
                         Point conversions. (Instructions: CDZT, CXZT, *01279000
                         CZDT, CZXT.)                                   01280000
HisCtr_kExt5_FPE_Slots_Vec_BCD EQU 97 The total number of floating     *01281000
                         point execution slots used for finished       *01282000
                         vector arithmetic Binary Coded Decimal        *01283000
                         instructions. (Instructions: VAP, VSP, VMP,   *01284000
                         VMSP, VDP, VSDP, VRP, VLIP, VSRP, VPSOP, VCP, *01285000
                         VTP, VPKZ, VUPKZ, VCVB, VCVBG, VCVD, VCVDG.)   01286000
HisCtr_kExt5_Dec_Instrs EQU 98 The total number of decimal             *01287000
                         instructions executed. (Instructions: CVB,    *01288000
                         CVD, AP, CP, DP, ED, EDMK, MP, SRP, SP, ZAP.)  01289000
*                                                                       01290000
*   Indices 99-103: undefined counters                                  01291000
*                                                                       01292000
*                                                                       01293000
HisCtr_kExt5_LHT EQU 104 The total number of Last Host Translations     01294000
*                                                                       01295000
*   Indices 105-114: undefined counters                                 01296000
*                                                                       01297000
*                                                                       01298000
HisCtr_kExt5_Abort_NonConstrained EQU 115 The total number of          *01299000
                         transaction aborts that have occurred in a    *01300000
                         nonconstrained transactional-execution mode.   01301000
HisCtr_kExt5_Abort_ConstrainedNS EQU 116 The total number of           *01302000
                         transaction aborts that have occurred in a    *01303000
                         constrained transactional-execution mode and  *01304000
                         the CPU is not using any special logic to     *01305000
                         allow the transaction to complete.             01306000
HisCtr_kExt5_Abort_ConstrainedS EQU 117 The total number of            *01307000
                         transaction aborts that have occurred in a    *01308000
                         constrained transactional-execution mode and  *01309000
                         the CPU is using any special logic to allow   *01310000
                         the transaction to complete.                   01311000
*                                                                       01312000
*   Indices 118-127: undefined counters                                 01313000
*                                                                       01314000
*                                                                       01315000
HisCtr_kMTDiag5_Cycle_T1 EQU 0 The total number of cycles with one     *01316000
                         thread active.                                 01317000
HisCtr_kMTDiag5_Cycle_T2 EQU 1 The total number of cycles with two     *01318000
                         threads active.                                01319000
*                                                                       01320000
*   Indices 2-8: reserved for IBM use.                                  01321000
*                                                                       01322000
*                                                                       01323000
HisCtr_kVersion2_4 EQU 4 Possible value for HisEvnCtr_CtrVersion2      *01324000
                         returned by the HISSERV                       *01325000
                         REQUEST=QUERY,TYPE=EVENT request               01326000
*                                                                       01327000
*   The following constants apply only when the second counter version  01328000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_4                01329000
*                                                                       01330000
*                                                                       01331000
HisCtr_kCrypto4_PRNG_Function EQU 0 The total number of the PRNG       *01332000
                         functions issued by the CPU.                   01333000
HisCtr_kCrypto4_PRNG_Cycle EQU 1 The total number of CPU cycles when   *01334000
                         the DEA/AES coprocessor is busy performing    *01335000
                         the PRNG functions issued by the CPU.          01336000
HisCtr_kCrypto4_PRNG_BlockedFunction EQU 2                              01337000
*                                                                       01338000
*                                      The total number of the PRNG     01339000
*                                      functions that are issued by     01340000
*                                      the CPU and are blocked          01341000
*                                      because the DEA/AES              01342000
*                                      coprocessor is busy performing   01343000
*                                      a function issued by another     01344000
*                                      CPU.                             01345000
*                                                                       01346000
HisCtr_kCrypto4_PRNG_BlockedCycle EQU 3 The total number CPU cycles    *01347000
                         blocked for the PRNG functions issued by the  *01348000
                         CPU because the DEA/AES coprocessor is busy   *01349000
                         performing a function issued by another CPU.   01350000
HisCtr_kCrypto4_SHA_Function EQU 4 The total number of the SHA         *01351000
                         functions issued by the CPU.                   01352000
HisCtr_kCrypto4_SHA_Cycle EQU 5 The total number of CPU cycles when    *01353000
                         the SHA coprocessor is busy performing the    *01354000
                         SHA functions issued by the CPU.               01355000
HisCtr_kCrypto4_SHA_BlockedFunction EQU 6 The total number of the SHA  *01356000
                         functions that are issued by the CPU and are  *01357000
                         blocked because the SHA coprocessor is busy   *01358000
                         performing a function issued by another CPU.   01359000
HisCtr_kCrypto4_SHA_BlockedCycle EQU 7 The total number CPU cycles     *01360000
                         blocked for the SHA functions issued by the   *01361000
                         CPU because the SHA coprocessor is busy       *01362000
                         performing a function issued by another CPU.   01363000
HisCtr_kCrypto4_DEA_Function EQU 8 The total number of the DEA         *01364000
                         functions issued by the CPU.                   01365000
HisCtr_kCrypto4_DEA_Cycle EQU 9 The total number of CPU cycles when    *01366000
                         the DEA/AES coprocessor is busy performing    *01367000
                         the DEA functions issued by the CPU.           01368000
HisCtr_kCrypto4_DEA_BlockedFunction EQU 10 The total number of the DEA *01369000
                         functions that are issued by the CPU and are  *01370000
                         blocked because the DEA/AES coprocessor is    *01371000
                         busy performing a function issued by another  *01372000
                         CPU.                                           01373000
HisCtr_kCrypto4_DEA_BlockedCycle EQU 11 The total number CPU cycles    *01374000
                         blocked for the DEA functions issued by the   *01375000
                         CPU because the DEA/AES coprocessor is busy   *01376000
                         performing a function issued by another CPU.   01377000
HisCtr_kCrypto4_AES_Function EQU 12 The total number of the AES        *01378000
                         functions issued by the CPU.                   01379000
HisCtr_kCrypto4_AES_Cycle EQU 13 The total number of CPU cycles when   *01380000
                         the DEA/AES coprocessor is busy performing    *01381000
                         the AES functions issued by the CPU.           01382000
HisCtr_kCrypto4_AES_BlockedFunction EQU 14 The total number of the AES *01383000
                         functions that are issued by the CPU and are  *01384000
                         blocked because the DEA/AES coprocessor is    *01385000
                         busy performing a function issued by another  *01386000
                         CPU.                                           01387000
HisCtr_kCrypto4_AES_BlockedCycle EQU 15 The total number CPU cycles    *01388000
                         blocked for the AES functions issued by the   *01389000
                         CPU because the DEA/AES coprocessor is busy   *01390000
                         performing a function issued by another CPU.   01391000
HisCtr_kExt4_Wrt_DL1_RO_To_Excl EQU 0 The total number of level-1      *01392000
                         data-cache directory writes where the line    *01393000
                         was originally in a Read-Only state in the    *01394000
                         cache but has been updated to be in the       *01395000
                         Exclusive state that allows stores to the     *01396000
                         cache line.                                    01397000
HisCtr_kExt4_Wrt_DTLB1 EQU 1 The total number of level-1 data-TLB      *01398000
                         entry writes.                                  01399000
HisCtr_kExt4_DTLB1_MissCycle EQU 2 The total number of CPU cycles a    *01400000
                         level-1 data-TLB miss is in progress.          01401000
HisCtr_kExt4_Wrt_DTLB1_1M EQU 3 The total number of level-1 data-TLB   *01402000
                         entry writes for a one-megabyte page.          01403000
HisCtr_kExt4_Wrt_DTLB1_2M EQU 4 The total number of level-1 data-TLB   *01404000
                         entry writes for a two-megabyte page.          01405000
HisCtr_kExt4_Wrt_DL1_Src_DL2 EQU 5 The total number of level-1         *01406000
                         data-cache directory writes where the         *01407000
                         returned cache line was sourced from the      *01408000
                         level-2 data-cache.                            01409000
HisCtr_kExt4_Wrt_ITLB1 EQU 6 The total number of level-1               *01410000
                         instruction-TLB entry writes.                  01411000
HisCtr_kExt4_ITLB1_MissCycle EQU 7 The total number of CPU cycles a    *01412000
                         level-1 instruction-TLB miss is in progress.   01413000
HisCtr_kExt4_Wrt_IL1_Src_IL2 EQU 8 The total number of level-1         *01414000
                         instruction-cache directory writes where the  *01415000
                         returned cache line was sourced from the      *01416000
                         level-2 instruction-cache.                     01417000
HisCtr_kExt4_Wrt_TLB2_PTE EQU 9 The total number of level-2 TLB Page   *01418000
                         Table Entry writes.                            01419000
HisCtr_kExt4_Wrt_TLB2_CRSTE_1M EQU 10 The total number of level-2 TLB  *01420000
                         Common Region Segment Table Entry writes for  *01421000
                         a one-megabyte large page translation.         01422000
HisCtr_kExt4_Wrt_TLB2_CRSTE EQU 11 The total number of level-2 TLB     *01423000
                         Common Region Segment Table Entry writes.      01424000
HisCtr_kExt4_TEND_Constrained EQU 12 The total number of TEND          *01425000
                         instructions that have completed in a         *01426000
                         constrained transactional-execution mode.      01427000
HisCtr_kExt4_TEND_NonConstrained EQU 13 The total number of TEND       *01428000
                         instructions that have completed in a         *01429000
                         nonconstrained transactional-execution mode.   01430000
*                                                                       01431000
*   Index 14: undefined counter                                         01432000
*                                                                       01433000
*                                                                       01434000
HisCtr_kExt4_L1_Cache_TLB_MissCycle EQU 15 The total number of CPU     *01435000
                         cycles a level-1 cache or level-1 TLB miss is *01436000
                         in progress.                                   01437000
HisCtr_kExt4_Wrt_DL1_Src_L3OnChNI EQU 16 The total number of level-1   *01438000
                         data-cache directory writes where the         *01439000
                         returned cache line was sourced from an       *01440000
                         On-Chip level-3 cache without intervention.    01441000
HisCtr_kExt4_Wrt_DL1_Src_L3OnChI EQU 17 The total number of level-1    *01442000
                         data-cache directory writes where the         *01443000
                         returned cache line was sourced from an       *01444000
                         On-Chip level-3 cache with intervention.       01445000
HisCtr_kExt4_Wrt_DL1_Src_L4OnNd EQU 18 The total number of level-1     *01446000
                         data-cache directory writes where the         *01447000
                         returned cache line was sourced from an       *01448000
                         On-Node Level-4 cache.                         01449000
HisCtr_kExt4_Wrt_DL1_Src_L3OnNdI EQU 19 The total number of level-1    *01450000
                         data-cache directory writes where the         *01451000
                         returned cache line was sourced from an       *01452000
                         On-Node level-3 cache with intervention.       01453000
HisCtr_kExt4_Wrt_DL1_Src_L3OnNdNI EQU 20 The total number of level-1   *01454000
                         data-cache directory writes where the         *01455000
                         returned cache line was sourced from an       *01456000
                         On-Node level-3 cache without intervention.    01457000
HisCtr_kExt4_Wrt_DL1_Src_L4OnDr EQU 21 The total number of level-1     *01458000
                         data-cache directory writes where the         *01459000
                         returned cache line was sourced from          *01460000
                         On-Drawer Level-4 cache.                       01461000
HisCtr_kExt4_Wrt_DL1_Src_L3OnDrI EQU 22 The total number of level-1    *01462000
                         data-cache directory writes where the         *01463000
                         returned cache line was sourced from an       *01464000
                         On-Drawer level-3 cache with intervention.     01465000
HisCtr_kExt4_Wrt_DL1_Src_L3OnDrNI EQU 23 The total number of level-1   *01466000
                         data-cache directory writes where the         *01467000
                         returned cache line was sourced from an       *01468000
                         On-Drawer Level-3 cache without intervention.  01469000
HisCtr_kExt4_Wrt_DL1_Src_L4OffDrSmC EQU 24 The total number of level-1 *01470000
                         data-cache directory writes where the         *01471000
                         returned cache line was sourced from an       *01472000
                         Off-Drawer Same-Column Level-4 cache.          01473000
HisCtr_kExt4_Wrt_DL1_Src_L3OffDrSmCI EQU 25                             01474000
*                                                                       01475000
*                                      The total number of level-1      01476000
*                                      data-cache directory writes      01477000
*                                      where the returned cache line    01478000
*                                      was sourced from an Off-Drawer   01479000
*                                      Same-Column Level-3 cache with   01480000
*                                      intervention.                    01481000
*                                                                       01482000
HisCtr_kExt4_Wrt_DL1_Src_L3OffDrSmCNI EQU 26                            01483000
*                                                                       01484000
*                                      The total number of level-1      01485000
*                                      data-cache directory writes      01486000
*                                      where the returned cache line    01487000
*                                      was sourced from an Off-Drawer   01488000
*                                      Same-Column Level-3 cache        01489000
*                                      without intervention.            01490000
*                                                                       01491000
HisCtr_kExt4_Wrt_DL1_Src_L4OffDrFrC EQU 27 The total number of level-1 *01492000
                         data-cache directory writes where the         *01493000
                         returned cache line was sourced from an       *01494000
                         Off-Drawer Far-Column Level-4 cache.           01495000
HisCtr_kExt4_Wrt_DL1_Src_L3OffDrFrCI EQU 28                             01496000
*                                                                       01497000
*                                      The total number of level-1      01498000
*                                      data-cache directory writes      01499000
*                                      where the returned cache line    01500000
*                                      was sourced from an Off-Drawer   01501000
*                                      Far-Column Level-3 cache with    01502000
*                                      intervention.                    01503000
*                                                                       01504000
HisCtr_kExt4_Wrt_DL1_Src_L3OffDrFrCNI EQU 29                            01505000
*                                                                       01506000
*                                      The total number of level-1      01507000
*                                      data-cache directory writes      01508000
*                                      where the returned cache line    01509000
*                                      was sourced from an Off-Drawer   01510000
*                                      Far-Column Level-3 cache         01511000
*                                      without intervention.            01512000
*                                                                       01513000
HisCtr_kExt4_Wrt_DL1_Src_MemOnNd EQU 30 The total number of level-1    *01514000
                         data-cache directory writes where the         *01515000
                         returned cache line was sourced from On-Node  *01516000
                         memory.                                        01517000
HisCtr_kExt4_Wrt_DL1_Src_MemOnDr EQU 31 The total number of level-1    *01518000
                         data-cache directory writes where the         *01519000
                         returned cache line was sourced from          *01520000
                         On-Drawer memory.                              01521000
HisCtr_kExt4_Wrt_DL1_Src_MemOffDr EQU 32 The total number of level-1   *01522000
                         data-cache directory writes where the         *01523000
                         returned cache line was sourced from          *01524000
                         Off-Drawer memory.                             01525000
HisCtr_kExt4_Wrt_DL1_Src_MemOnCh EQU 33 The total number of level-1    *01526000
                         data-cache directory writes where the         *01527000
                         returned cache line was sourced from On-Chip  *01528000
                         memory.                                        01529000
HisCtr_kExt4_Wrt_IL1_Src_L3OnChNI EQU 34 The total number of level-1   *01530000
                         instruction-cache directory writes where the  *01531000
                         returned cache line was sourced from an       *01532000
                         On-Chip level-3 cache without intervention.    01533000
HisCtr_kExt4_Wrt_IL1_Src_L3OnChI EQU 35 The total number of level-1    *01534000
                         instruction-cache directory writes where the  *01535000
                         returned cache line was sourced from an       *01536000
                         On-Chip Level-3 cache with intervention.       01537000
HisCtr_kExt4_Wrt_IL1_Src_L4OnNd EQU 36 The total number of level-1     *01538000
                         instruction-cache directory writes where the  *01539000
                         returned cache line was sourced from an       *01540000
                         On-Node Level-4 cache.                         01541000
HisCtr_kExt4_Wrt_IL1_Src_L3OnNdI EQU 37 The total number of level-1    *01542000
                         instruction-cache directory writes where the  *01543000
                         returned cache line was sourced from an       *01544000
                         On-Node Level-3 cache with intervention.       01545000
HisCtr_kExt4_Wrt_IL1_Src_L3OnNdNI EQU 38 The total number of level-1   *01546000
                         instruction-cache directory writes where the  *01547000
                         returned cache line was sourced from an       *01548000
                         On-Node Level-3 cache without intervention.    01549000
HisCtr_kExt4_Wrt_IL1_Src_L4OnDr EQU 39 The total number of level-1     *01550000
                         instruction-cache directory writes where the  *01551000
                         returned cache line was sourced from an       *01552000
                         On-Drawer Level-4 cache.                       01553000
HisCtr_kExt4_Wrt_IL1_Src_L3OnDrI EQU 40 The total number of level-1    *01554000
                         instruction-cache directory writes where the  *01555000
                         returned cache line was sourced from an       *01556000
                         On-Drawer Level-3 cache with intervention.     01557000
HisCtr_kExt4_Wrt_IL1_Src_L3OnDrNI EQU 41 The total number of level-1   *01558000
                         instruction-cache directory writes where the  *01559000
                         returned cache line was sourced from an       *01560000
                         On-Drawer level-3 cache without intervention.  01561000
HisCtr_kExt4_Wrt_IL1_Src_L4OffDrSmC EQU 42 The total number of level-1 *01562000
                         instruction-cache directory writes where the  *01563000
                         returned cache line was sourced from an       *01564000
                         Off-Drawer Same-Column Level-4 cache.          01565000
HisCtr_kExt4_Wrt_IL1_Src_L3OffDrSmCI EQU 43                             01566000
*                                                                       01567000
*                                      The total number of level-1      01568000
*                                      instruction-cache directory      01569000
*                                      writes where the returned        01570000
*                                      cache line was sourced from an   01571000
*                                      Off-Drawer Same-Column Level-3   01572000
*                                      cache with intervention.         01573000
*                                                                       01574000
HisCtr_kExt4_Wrt_IL1_Src_L3OffDrSmCNI EQU 44                            01575000
*                                                                       01576000
*                                      The total number of level-1      01577000
*                                      instruction-cache directory      01578000
*                                      writes where the returned        01579000
*                                      cache line was sourced from an   01580000
*                                      Off-Drawer Same-Column Level-3   01581000
*                                      cache without intervention.      01582000
*                                                                       01583000
*                                                                       01584000
HisCtr_kExt4_Wrt_IL1_Src_L4OffDrFrC EQU 45 The total number of level-1 *01585000
                         instruction-cache directory writes where the  *01586000
                         returned cache line was sourced from an       *01587000
                         Off-Drawer Far-Column Level-4 cache.           01588000
HisCtr_kExt4_Wrt_IL1_Src_L3OffDrFrCI EQU 46                             01589000
*                                                                       01590000
*                                      The total number of level-1      01591000
*                                      instruction-cache directory      01592000
*                                      writes where the returned        01593000
*                                      cache line was sourced from an   01594000
*                                      Off-Drawer Far-Column Level-3    01595000
*                                      cache with intervention.         01596000
*                                                                       01597000
HisCtr_kExt4_Wrt_IL1_Src_L3OffDrFrCNI EQU 47                            01598000
*                                                                       01599000
*                                      The total number of level-1      01600000
*                                      instruction-cache directory      01601000
*                                      writes where the returned        01602000
*                                      cache line was sourced from an   01603000
*                                      Off-Drawer Far-Column Level-3    01604000
*                                      cache without intervention.      01605000
*                                                                       01606000
*                                                                       01607000
HisCtr_kExt4_Wrt_IL1_Src_MemOnNd EQU 48 The total number of level-1    *01608000
                         instruction-cache directory writes where the  *01609000
                         installed cache line was sourced from On-Node *01610000
                         memory.                                        01611000
HisCtr_kExt4_Wrt_IL1_Src_MemOnDr EQU 49 The total number of level-1    *01612000
                         instruction-cache directory writes where the  *01613000
                         installed cache line was sourced from         *01614000
                         On-Drawer memory.                              01615000
HisCtr_kExt4_Wrt_IL1_Src_MemOffDr EQU 50 The total number of level-1   *01616000
                         instruction-cache directory writes where the  *01617000
                         installed cache line was sourced from         *01618000
                         Off-Drawer memory.                             01619000
HisCtr_kExt4_Wrt_IL1_Src_MemOnCh EQU 51 The total number of level-1    *01620000
                         instruction-cache directory writes where the  *01621000
                         installed cache line was sourced from On-Chip *01622000
                         memory.                                        01623000
*                                                                       01624000
*   Indices 52-89: undefined counters                                   01625000
*                                                                       01626000
*                                                                       01627000
HisCtr_kExt4_Abort_NonConstrained EQU 90 The total number of           *01628000
                         transaction aborts that have occurred in a    *01629000
                         nonconstrained transactional-execution mode.   01630000
HisCtr_kExt4_Abort_ConstrainedNS EQU 91 The total number of            *01631000
                         transaction aborts that have occurred in a    *01632000
                         constrained transactional-execution mode and  *01633000
                         the CPU is not using any special logic to     *01634000
                         allow the transaction to complete.             01635000
HisCtr_kExt4_Abort_ConstrainedS EQU 92 The total number of transaction *01636000
                         aborts that have occurred in a constrained    *01637000
                         transactional-execution mode and the CPU is   *01638000
                         using any special logic to allow the          *01639000
                         transaction to complete.                       01640000
*                                                                       01641000
*   Indices 93-97: undefined counters                                   01642000
*                                                                       01643000
*                                                                       01644000
HisCtr_kMTDiag4_Cycle_T1 EQU 0 The total number of cycles with one     *01645000
                         thread active.                                 01646000
HisCtr_kMTDiag4_Cycle_T2 EQU 1 The total number of cycles with two     *01647000
                         threads active.                                01648000
*                                                                       01649000
*   Indices 2-8: reserved for IBM use.                                  01650000
*                                                                       01651000
*                                                                       01652000
HisCtr_kVersion2_3 EQU 3 Possible value for HisEvnCtr_CtrVersion2      *01653000
                         returned by the HISSERV                       *01654000
                         REQUEST=QUERY,TYPE=EVENT request               01655000
*                                                                       01656000
*   The following constants apply only when the second counter version  01657000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_3                01658000
*                                                                       01659000
*                                                                       01660000
HisCtr_kCrypto3_PRNG_Function EQU 0 The total number of the PRNG       *01661000
                         functions issued by the CPU.                   01662000
HisCtr_kCrypto3_PRNG_Cycle EQU 1 The total number of CPU cycles when   *01663000
                         the DEA/AES coprocessor is busy performing    *01664000
                         the PRNG functions issued by the CPU.          01665000
HisCtr_kCrypto3_PRNG_BlockedFunction EQU 2                              01666000
*                                                                       01667000
*                                      The total number of the PRNG     01668000
*                                      functions that are issued by     01669000
*                                      the CPU and are blocked          01670000
*                                      because the DEA/AES              01671000
*                                      coprocessor is busy performing   01672000
*                                      a function issued by another     01673000
*                                      CPU.                             01674000
*                                                                       01675000
HisCtr_kCrypto3_PRNG_BlockedCycle EQU 3 The total number CPU cycles    *01676000
                         blocked for the PRNG functions issued by the  *01677000
                         CPU because the DEA/AES coprocessor is busy   *01678000
                         performing a function issued by another CPU.   01679000
HisCtr_kCrypto3_SHA_Function EQU 4 The total number of the SHA         *01680000
                         functions issued by the CPU.                   01681000
HisCtr_kCrypto3_SHA_Cycle EQU 5 The total number of CPU cycles when    *01682000
                         the SHA coprocessor is busy performing the    *01683000
                         SHA functions issued by the CPU.               01684000
HisCtr_kCrypto3_SHA_BlockedFunction EQU 6 The total number of the SHA  *01685000
                         functions that are issued by the CPU and are  *01686000
                         blocked because the SHA coprocessor is busy   *01687000
                         performing a function issued by another CPU.   01688000
HisCtr_kCrypto3_SHA_BlockedCycle EQU 7 The total number CPU cycles     *01689000
                         blocked for the SHA functions issued by the   *01690000
                         CPU because the SHA coprocessor is busy       *01691000
                         performing a function issued by another CPU.   01692000
HisCtr_kCrypto3_DEA_Function EQU 8 The total number of the DEA         *01693000
                         functions issued by the CPU.                   01694000
HisCtr_kCrypto3_DEA_Cycle EQU 9 The total number of CPU cycles when    *01695000
                         the DEA/AES coprocessor is busy performing    *01696000
                         the DEA functions issued by the CPU.           01697000
HisCtr_kCrypto3_DEA_BlockedFunction EQU 10 The total number of the DEA *01698000
                         functions that are issued by the CPU and are  *01699000
                         blocked because the DEA/AES coprocessor is    *01700000
                         busy performing a function issued by another  *01701000
                         CPU.                                           01702000
HisCtr_kCrypto3_DEA_BlockedCycle EQU 11 The total number CPU cycles    *01703000
                         blocked for the DEA functions issued by the   *01704000
                         CPU because the DEA/AES coprocessor is busy   *01705000
                         performing a function issued by another CPU.   01706000
HisCtr_kCrypto3_AES_Function EQU 12 The total number of the AES        *01707000
                         functions issued by the CPU.                   01708000
HisCtr_kCrypto3_AES_Cycle EQU 13 The total number of CPU cycles when   *01709000
                         the DEA/AES coprocessor is busy performing    *01710000
                         the AES functions issued by the CPU.           01711000
HisCtr_kCrypto3_AES_BlockedFunction EQU 14 The total number of the AES *01712000
                         functions that are issued by the CPU and are  *01713000
                         blocked because the DEA/AES coprocessor is    *01714000
                         busy performing a function issued by another  *01715000
                         CPU.                                           01716000
HisCtr_kCrypto3_AES_BlockedCycle EQU 15 The total number CPU cycles    *01717000
                         blocked for the AES functions issued by the   *01718000
                         CPU because the DEA/AES coprocessor is busy   *01719000
                         performing a function issued by another CPU.   01720000
HisCtr_kExtended3_DTLB1_MissCycle EQU 0 The total number of CPU cycles *01721000
                         a level-1 data-TLB miss is in progress.        01722000
HisCtr_kExtended3_ITLB1_MissCycle EQU 1 The total number of CPU cycles *01723000
                         a level-1 instruction-TLB miss is in          *01724000
                         progress.                                      01725000
HisCtr_kExtended3_Wrt_DL1_Src_IL2 EQU 2 The total number of level-1    *01726000
                         data-cache directory writes where the         *01727000
                         returned cache line was sourced from the      *01728000
                         level-2 instruction-cache.                     01729000
HisCtr_kExtended3_Wrt_IL1_Src_IL2 EQU 3 The total number of level-1    *01730000
                         instruction-cache directory writes where the  *01731000
                         returned cache line was sourced from the      *01732000
                         level-2 instruction-cache.                     01733000
HisCtr_kExtended3_Wrt_DL1_Src_DL2 EQU 4 The total number of level-1    *01734000
                         data-cache directory writes where the         *01735000
                         returned cache line was sourced from the      *01736000
                         level-2 data-cache.                            01737000
HisCtr_kExtended3_Wrt_DTLB1 EQU 5 The total number of level-1 data-TLB *01738000
                         entry writes.                                  01739000
*                                                                       01740000
*   Index 6: undefined counter                                          01741000
*                                                                       01742000
*                                                                       01743000
HisCtr_kExtended3_Wrt_DL1_Src_Memory EQU 7                              01744000
*                                                                       01745000
*                                      The total number of level-1      01746000
*                                      data-cache directory writes      01747000
*                                      where the installed cache line   01748000
*                                      was sourced from memory that     01749000
*                                      is attached to the same book     01750000
*                                      as the data-cache.               01751000
*                                                                       01752000
*   Index 8: undefined counter                                          01753000
*                                                                       01754000
*                                                                       01755000
HisCtr_kExtended3_Wrt_IL1_Src_Memory EQU 9                              01756000
*                                                                       01757000
*                                      The total number of level-1      01758000
*                                      instruction-cache directory      01759000
*                                      writes where the installed       01760000
*                                      cache line was sourced from      01761000
*                                      memory that is attached to the   01762000
*                                      same book as the                 01763000
*                                      instruction-cache.               01764000
*                                                                       01765000
HisCtr_kExtended3_Wrt_DL1_RO_To_Excl EQU 10                             01766000
*                                                                       01767000
*                                      The total number of level-1      01768000
*                                      data-cache directory writes      01769000
*                                      where the line was originally    01770000
*                                      in a Read-Only state in the      01771000
*                                      cache but has been updated to    01772000
*                                      be in the Exclusive state that   01773000
*                                      allows stores to the cache       01774000
*                                      line.                            01775000
*                                                                       01776000
HisCtr_kExtended3_Wrt_DTLB1_1M EQU 11 The total number of level-1      *01777000
                         data-TLB entry writes for a one-megabyte      *01778000
                         page.                                          01779000
HisCtr_kExtended3_Wrt_ITLB1 EQU 12 The total number of level-1         *01780000
                         instruction-TLB entry writes.                  01781000
HisCtr_kExtended3_Wrt_TLB2_PTE EQU 13 The total number of level-2 TLB  *01782000
                         Page Table Entry writes.                       01783000
HisCtr_kExtended3_Wrt_TLB2_CRSTE_1M EQU 14 The total number of level-2 *01784000
                         TLB Common Region Segment Table Entry writes  *01785000
                         for a one-megabyte large page translation.     01786000
HisCtr_kExtended3_Wrt_TLB2_CRSTE EQU 15 The total number of level-2    *01787000
                         TLB Common Region Segment Table Entry writes.  01788000
HisCtr_kExtended3_Wrt_DL1_Src_L3SameChNI EQU 16 The total number of    *01789000
                         level-1 data-cache directory writes where the *01790000
                         returned cache line was sourced from an       *01791000
                         On-Chip level-3 cache without intervention.    01792000
HisCtr_kExtended3_Wrt_DL1_Src_L3SameBkNI EQU 17 The total number of    *01793000
                         level-1 data-cache directory writes where the *01794000
                         returned cache line was sourced from an       *01795000
                         Off-Chip/On-Book level-3 cache without        *01796000
                         intervention.                                  01797000
HisCtr_kExtended3_Wrt_DL1_Src_L3DiffBkNI EQU 18 The total number of    *01798000
                         level-1 data-cache directory writes where the *01799000
                         returned cache line was sourced from the      *01800000
                         level-3 cache that is not on the same book    *01801000
                         without intervention.                          01802000
HisCtr_kExtended3_Wrt_DL1_Src_L4SameBk EQU 19                           01803000
*                                                                       01804000
*                                      The total number of level-1      01805000
*                                      data-cache directory writes      01806000
*                                      where the returned cache line    01807000
*                                      was sourced from the level-4     01808000
*                                      cache that is on the same        01809000
*                                      book.                            01810000
*                                                                       01811000
HisCtr_kExtended3_Wrt_DL1_Src_L4DiffBk EQU 20                           01812000
*                                                                       01813000
*                                      The total number of level-1      01814000
*                                      data-cache directory writes      01815000
*                                      where the returned cache line    01816000
*                                      was sourced from the level-4     01817000
*                                      cache that is not on the same    01818000
*                                      book.                            01819000
*                                                                       01820000
HisCtr_kExtended3_TEND_NonConstrained EQU 21                            01821000
*                                                                       01822000
*                                      The total number of TEND         01823000
*                                      instructions that have           01824000
*                                      completed in a nonconstrained    01825000
*                                      transactional-execution mode.    01826000
*                                                                       01827000
*                                                                       01828000
HisCtr_kExtended3_Wrt_DL1_Src_L3SameChI EQU 22                          01829000
*                                                                       01830000
*                                      The total number of level-1      01831000
*                                      data-cache directory writes      01832000
*                                      where the returned cache line    01833000
*                                      was sourced from an On-Chip      01834000
*                                      level-3 cache with               01835000
*                                      intervention.                    01836000
*                                                                       01837000
HisCtr_kExtended3_Wrt_DL1_Src_L3SameBkI EQU 23                          01838000
*                                                                       01839000
*                                      The total number of level-1      01840000
*                                      data-cache directory writes      01841000
*                                      where the returned cache line    01842000
*                                      was sourced from an              01843000
*                                      Off-Chip/On-Book level-3 cache   01844000
*                                      with intervention.               01845000
*                                                                       01846000
HisCtr_kExtended3_Wrt_DL1_Src_L3DiffBkI EQU 24                          01847000
*                                                                       01848000
*                                      The total number of level-1      01849000
*                                      data-cache directory writes      01850000
*                                      where the returned cache line    01851000
*                                      was sourced from the level-3     01852000
*                                      cache that is not on the same    01853000
*                                      book with intervention.          01854000
*                                                                       01855000
HisCtr_kExtended3_Wrt_IL1_Src_L3SameChNI EQU 25 The total number of    *01856000
                         level-1 instruction-cache directory writes    *01857000
                         where the returned cache line was sourced     *01858000
                         from an On-Chip level-3 cache without         *01859000
                         intervention.                                  01860000
HisCtr_kExtended3_Wrt_IL1_Src_L3SameBkNI EQU 26 The total number of    *01861000
                         level-1 instruction-cache directory writes    *01862000
                         where the returned cache line was sourced     *01863000
                         from an Off-Chip/On-Book level-3 cache        *01864000
                         without intervention.                          01865000
HisCtr_kExtended3_Wrt_IL1_Src_L3DiffBkNI EQU 27 The total number of    *01866000
                         level-1 instruction-cache directory writes    *01867000
                         where the returned cache line was sourced     *01868000
                         from the level-3 cache that is not on the     *01869000
                         same book without intervention.                01870000
HisCtr_kExtended3_Wrt_IL1_Src_L4SameBk EQU 28                           01871000
*                                                                       01872000
*                                      The total number of level-1      01873000
*                                      instruction-cache directory      01874000
*                                      writes where the returned        01875000
*                                      cache line was sourced from      01876000
*                                      the level-4 cache that is on     01877000
*                                      the same book.                   01878000
*                                                                       01879000
HisCtr_kExtended3_Wrt_IL1_Src_L4DiffBk EQU 29                           01880000
*                                                                       01881000
*                                      The total number of level-1      01882000
*                                      instruction-cache directory      01883000
*                                      writes where the returned        01884000
*                                      cache line was sourced from      01885000
*                                      the level-4 cache that is not    01886000
*                                      on the same book.                01887000
*                                                                       01888000
HisCtr_kExtended3_TEND_Constrained EQU 30 The total number of TEND     *01889000
                         instructions that have completed in a         *01890000
                         constrained transactional-execution mode.      01891000
HisCtr_kExtended3_Wrt_IL1_Src_L3SameChI EQU 31                          01892000
*                                                                       01893000
*                                      The total number of level-1      01894000
*                                      instruction-cache directory      01895000
*                                      writes where the returned        01896000
*                                      cache line was sourced from an   01897000
*                                      On-Chip level-3 cache with       01898000
*                                      intervention.                    01899000
*                                                                       01900000
HisCtr_kExtended3_Wrt_IL1_Src_L3SameBkI EQU 32                          01901000
*                                                                       01902000
*                                      The total number of level-1      01903000
*                                      instruction-cache directory      01904000
*                                      writes where the returned        01905000
*                                      cache line was sourced from an   01906000
*                                      Off-Chip/On-Book level-3 cache   01907000
*                                      with intervention.               01908000
*                                                                       01909000
HisCtr_kExtended3_Wrt_IL1_Src_L3DiffBkI EQU 33                          01910000
*                                                                       01911000
*                                      The total number of level-1      01912000
*                                      instruction-cache directory      01913000
*                                      writes where the returned        01914000
*                                      cache line was sourced from      01915000
*                                      the level-3 cache that is not    01916000
*                                      on the same book with            01917000
*                                      intervention.                    01918000
*                                                                       01919000
*   Indices 34-48: undefined counters                                   01920000
*                                                                       01921000
*                                                                       01922000
HisCtr_kExtended3_Abort_NonConstrained EQU 49                           01923000
*                                                                       01924000
*                                      The total number of              01925000
*                                      transaction aborts that have     01926000
*                                      occurred in a nonconstrained     01927000
*                                      transactional-execution mode.    01928000
*                                                                       01929000
*                                                                       01930000
HisCtr_kExtended3_Abort_ConstrainedNS EQU 50                            01931000
*                                                                       01932000
*                                      The total number of              01933000
*                                      transaction aborts that have     01934000
*                                      occurred in a constrained        01935000
*                                      transactional-execution mode     01936000
*                                      and the CPU is not using any     01937000
*                                      special logic to allow the       01938000
*                                      transaction to complete.         01939000
*                                                                       01940000
HisCtr_kExtended3_Abort_ConstrainedS EQU 51                             01941000
*                                                                       01942000
*                                      The total number of              01943000
*                                      transaction aborts that have     01944000
*                                      occurred in a constrained        01945000
*                                      transactional-execution mode     01946000
*                                      and the CPU is using any         01947000
*                                      special logic to allow the       01948000
*                                      transaction to complete.         01949000
*                                                                       01950000
*   Indices 52-55: undefined counters                                   01951000
*                                                                       01952000
*                                                                       01953000
HisCtr_kVersion2_2 EQU 2 Possible value for HisEvnCtr_CtrVersion2      *01954000
                         returned by the HISSERV                       *01955000
                         REQUEST=QUERY,TYPE=EVENT request               01956000
*                                                                       01957000
*   The following constants apply only when the second counter version  01958000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_2                01959000
*                                                                       01960000
*                                                                       01961000
HisCtr_kCrypto2_PRNG_Function EQU 0 The total number of the PRNG       *01962000
                         functions issued by the CPU.                   01963000
HisCtr_kCrypto2_PRNG_Cycle EQU 1 The total number of CPU cycles when   *01964000
                         the DEA/AES coprocessor is busy performing    *01965000
                         the PRNG functions issued by the CPU.          01966000
HisCtr_kCrypto2_PRNG_BlockedFunction EQU 2                              01967000
*                                                                       01968000
*                                      The total number of the PRNG     01969000
*                                      functions that are issued by     01970000
*                                      the CPU and are blocked          01971000
*                                      because the DEA/AES              01972000
*                                      coprocessor is busy performing   01973000
*                                      a function issued by another     01974000
*                                      CPU.                             01975000
*                                                                       01976000
HisCtr_kCrypto2_PRNG_BlockedCycle EQU 3 The total number CPU cycles    *01977000
                         blocked for the PRNG functions issued by the  *01978000
                         CPU because the DEA/AES coprocessor is busy   *01979000
                         performing a function issued by another CPU.   01980000
HisCtr_kCrypto2_SHA_Function EQU 4 The total number of the SHA         *01981000
                         functions issued by the CPU.                   01982000
HisCtr_kCrypto2_SHA_Cycle EQU 5 The total number of CPU cycles when    *01983000
                         the SHA coprocessor is busy performing the    *01984000
                         SHA functions issued by the CPU.               01985000
HisCtr_kCrypto2_SHA_BlockedFunction EQU 6 The total number of the SHA  *01986000
                         functions that are issued by the CPU and are  *01987000
                         blocked because the SHA coprocessor is busy   *01988000
                         performing a function issued by another CPU.   01989000
HisCtr_kCrypto2_SHA_BlockedCycle EQU 7 The total number CPU cycles     *01990000
                         blocked for the SHA functions issued by the   *01991000
                         CPU because the SHA coprocessor is busy       *01992000
                         performing a function issued by another CPU.   01993000
HisCtr_kCrypto2_DEA_Function EQU 8 The total number of the DEA         *01994000
                         functions issued by the CPU.                   01995000
HisCtr_kCrypto2_DEA_Cycle EQU 9 The total number of CPU cycles when    *01996000
                         the DEA/AES coprocessor is busy performing    *01997000
                         the DEA functions issued by the CPU.           01998000
HisCtr_kCrypto2_DEA_BlockedFunction EQU 10 The total number of the DEA *01999000
                         functions that are issued by the CPU and are  *02000000
                         blocked because the DEA/AES coprocessor is    *02001000
                         busy performing a function issued by another  *02002000
                         CPU.                                           02003000
HisCtr_kCrypto2_DEA_BlockedCycle EQU 11 The total number CPU cycles    *02004000
                         blocked for the DEA functions issued by the   *02005000
                         CPU because the DEA/AES coprocessor is busy   *02006000
                         performing a function issued by another CPU.   02007000
HisCtr_kCrypto2_AES_Function EQU 12 The total number of the AES        *02008000
                         functions issued by the CPU.                   02009000
HisCtr_kCrypto2_AES_Cycle EQU 13 The total number of CPU cycles when   *02010000
                         the DEA/AES coprocessor is busy performing    *02011000
                         the AES functions issued by the CPU.           02012000
HisCtr_kCrypto2_AES_BlockedFunction EQU 14 The total number of the AES *02013000
                         functions that are issued by the CPU and are  *02014000
                         blocked because the DEA/AES coprocessor is    *02015000
                         busy performing a function issued by another  *02016000
                         CPU.                                           02017000
HisCtr_kCrypto2_AES_BlockedCycle EQU 15 The total number CPU cycles    *02018000
                         blocked for the AES functions issued by the   *02019000
                         CPU because the DEA/AES coprocessor is busy   *02020000
                         performing a function issued by another CPU.   02021000
HisCtr_kExtended2_Wrt_DL1_Src_L2 EQU 0 The total number of level-1     *02022000
                         data-cache directory writes where the         *02023000
                         returned cache line was sourced from the      *02024000
                         level-2 cache.                                 02025000
HisCtr_kExtended2_Wrt_IL1_Src_L2 EQU 1 The total number of level-1     *02026000
                         instruction-cache directory writes where the  *02027000
                         returned cache line was sourced from the      *02028000
                         level-2 cache.                                 02029000
HisCtr_kExtended2_DTLB1_MissCycle EQU 2 The total number of CPU cycles *02030000
                         a level-1 data-TLB miss is in progress.        02031000
HisCtr_kExtended2_ITLB1_MissCycle EQU 3 The total number of CPU cycles *02032000
                         a level-1 instruction-TLB miss is in          *02033000
                         progress.                                      02034000
HisCtr_kExtended2_Undefined04 EQU 4                                     02035000
HisCtr_kExtended2_Wrt_L2 EQU 5 The total number of level-2 stores       02036000
HisCtr_kExtended2_Wrt_DL1_Src_L3DiffBk EQU 6                            02037000
*                                                                       02038000
*                                      The total number of level-1      02039000
*                                      data-cache directory writes      02040000
*                                      where the returned cache line    02041000
*                                      was sourced from the level-3     02042000
*                                      cache that is not on the same    02043000
*                                      book as the data-cache.          02044000
*                                                                       02045000
HisCtr_kExtended2_Wrt_DL1_Src_L4SameBk EQU 7                            02046000
*                                                                       02047000
*                                      The total number of level-1      02048000
*                                      data-cache directory writes      02049000
*                                      where the returned cache line    02050000
*                                      was sourced from the level-4     02051000
*                                      cache that is on the same book   02052000
*                                      as the data-cache.               02053000
*                                                                       02054000
HisCtr_kExtended2_Wrt_IL1_Src_L4SameBk EQU 8                            02055000
*                                                                       02056000
*                                      The total number of level-1      02057000
*                                      instruction-cache directory      02058000
*                                      writes where the returned        02059000
*                                      cache line was sourced from      02060000
*                                      the level-4 cache that is on     02061000
*                                      the same book as the             02062000
*                                      instruction-cache.               02063000
*                                                                       02064000
HisCtr_kExtended2_Wrt_DL1_RO_To_Excl EQU 9                              02065000
*                                                                       02066000
*                                      The total number of level-1      02067000
*                                      data-cache directory writes      02068000
*                                      where the line was originally    02069000
*                                      in a Read-Only state in the      02070000
*                                      cache but has been updated to    02071000
*                                      be in the Exclusive state that   02072000
*                                      allows stores to the cache       02073000
*                                      line.                            02074000
*                                                                       02075000
HisCtr_kExtended2_Wrt_DL1_Src_L4DiffBk EQU 10                           02076000
*                                                                       02077000
*                                      The total number of level-1      02078000
*                                      data-cache directory writes      02079000
*                                      where the returned cache line    02080000
*                                      was sourced from the level-4     02081000
*                                      cache that is not on the same    02082000
*                                      book as the data-cache.          02083000
*                                                                       02084000
HisCtr_kExtended2_Wrt_IL1_Src_L4DiffBk EQU 11                           02085000
*                                                                       02086000
*                                      The total number of level-1      02087000
*                                      instruction-cache directory      02088000
*                                      writes where the returned        02089000
*                                      cache line was sourced from      02090000
*                                      the level-4 cache that is not    02091000
*                                      on the same book as the          02092000
*                                      instruction-cache.               02093000
*                                                                       02094000
HisCtr_kExtended2_Wrt_DTLB1_1M EQU 12 The total number of level-1      *02095000
                         data-TLB entry writes for a one-megabyte      *02096000
                         page.                                          02097000
HisCtr_kExtended2_Wrt_DL1_Src_Memory EQU 13                             02098000
*                                                                       02099000
*                                      The total number of level-1      02100000
*                                      data-cache directory writes      02101000
*                                      where the returned cache line    02102000
*                                      was sourced from memory that     02103000
*                                      is attached to the same book     02104000
*                                      as the data-cache.               02105000
*                                                                       02106000
HisCtr_kExtended2_Wrt_IL1_Src_Memory EQU 14                             02107000
*                                                                       02108000
*                                      The total number of level-1      02109000
*                                      instruction-cache directory      02110000
*                                      writes where the returned        02111000
*                                      cache line was sourced from      02112000
*                                      memory that is attached to the   02113000
*                                      same book as the                 02114000
*                                      instruction-cache.               02115000
*                                                                       02116000
HisCtr_kExtended2_Wrt_IL1_Src_L3DiffBk EQU 15                           02117000
*                                                                       02118000
*                                      The total number of level-1      02119000
*                                      instruction-cache directory      02120000
*                                      writes where the returned        02121000
*                                      cache line was sourced from      02122000
*                                      the level-3 cache that is not    02123000
*                                      on the same book as the          02124000
*                                      instruction-cache.               02125000
*                                                                       02126000
HisCtr_kExtended2_Wrt_DTLB1 EQU 16 The total number of level-1         *02127000
                         data-TLB entry writes.                         02128000
HisCtr_kExtended2_Wrt_ITLB1 EQU 17 The total number of level-1         *02129000
                         instruction-TLB entry writes.                  02130000
HisCtr_kExtended2_Wrt_TLB2_PTE EQU 18 The total number of level-2 TLB  *02131000
                         Page Table Entry writes.                       02132000
HisCtr_kExtended2_Wrt_TLB2_CRSTE_1M EQU 19 The total number of level-2 *02133000
                         TLB Common Region Segment Table Entry writes  *02134000
                         for a one-megabyte large page translation.     02135000
HisCtr_kExtended2_Wrt_TLB2_CRSTE EQU 20 The total number of level-2    *02136000
                         TLB Common Region Segment Table Entry writes.  02137000
HisCtr_kExtended2_Undefined21 EQU 21                                    02138000
HisCtr_kExtended2_Wrt_DL1_Src_L3SameCh EQU 22                           02139000
*                                                                       02140000
*                                      The total number of level-1      02141000
*                                      data-cache directory writes      02142000
*                                      where the returned cache line    02143000
*                                      was sourced from an On-Chip      02144000
*                                      level-3 cache.                   02145000
*                                                                       02146000
HisCtr_kExtended2_Undefined23 EQU 23                                    02147000
HisCtr_kExtended2_Wrt_DL1_Src_L3SameBk EQU 24                           02148000
*                                                                       02149000
*                                      The total number of level-1      02150000
*                                      data-cache directory writes      02151000
*                                      where the returned cache line    02152000
*                                      was sourced from an              02153000
*                                      Off-Chip/On-Book level-3         02154000
*                                      cache.                           02155000
*                                                                       02156000
HisCtr_kExtended2_Wrt_IL1_Src_L3SameCh EQU 25                           02157000
*                                                                       02158000
*                                      The total number of level-1      02159000
*                                      instruction-cache directory      02160000
*                                      writes where the returned        02161000
*                                      cache line was sourced from an   02162000
*                                      On-Chip level-3 cache.           02163000
*                                                                       02164000
HisCtr_kExtended2_Undefined26 EQU 26                                    02165000
HisCtr_kExtended2_Wrt_IL1_Src_L3SameBk EQU 27                           02166000
*                                                                       02167000
*                                      The total number of level-1      02168000
*                                      instruction-cache directory      02169000
*                                      writes where the returned        02170000
*                                      cache line was sourced from an   02171000
*                                      Off-Chip/On-Book level-3         02172000
*                                      cache.                           02173000
*                                                                       02174000
HisCtr_kExtended2_Undefined28 EQU 28                                    02175000
HisCtr_kVersion2_1 EQU 1 Possible value for HisEvnCtr_CtrVersion2      *02176000
                         returned by the HISSERV                       *02177000
                         REQUEST=QUERY,TYPE=EVENT request               02178000
*                                                                       02179000
*   The following constants apply only when the second counter version  02180000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_1                02181000
*                                                                       02182000
*                                                                       02183000
HisCtr_kCrypto1_PRNG_Function EQU 0 The total number of the PRNG       *02184000
                         functions issued by the CPU.                   02185000
HisCtr_kCrypto1_PRNG_Cycle EQU 1 The total number of CPU cycles when   *02186000
                         the DEA/AES coprocessor is busy performing    *02187000
                         the PRNG functions issued by the CPU.          02188000
HisCtr_kCrypto1_PRNG_BlockedFunction EQU 2                              02189000
*                                                                       02190000
*                                      The total number of the PRNG     02191000
*                                      functions that are issued by     02192000
*                                      the CPU and are blocked          02193000
*                                      because the DEA/AES              02194000
*                                      coprocessor is busy performing   02195000
*                                      a function issued by another     02196000
*                                      CPU.                             02197000
*                                                                       02198000
HisCtr_kCrypto1_PRNG_BlockedCycle EQU 3 The total number CPU cycles    *02199000
                         blocked for the PRNG functions issued by the  *02200000
                         CPU because the DEA/AES coprocessor is busy   *02201000
                         performing a function issued by another CPU.   02202000
HisCtr_kCrypto1_SHA_Function EQU 4 The total number of the SHA         *02203000
                         functions issued by the CPU.                   02204000
HisCtr_kCrypto1_SHA_Cycle EQU 5 The total number of CPU cycles when    *02205000
                         the SHA coprocessor is busy performing the    *02206000
                         SHA functions issued by the CPU.               02207000
HisCtr_kCrypto1_SHA_BlockedFunction EQU 6 The total number of the SHA  *02208000
                         functions that are issued by the CPU and are  *02209000
                         blocked because the SHA coprocessor is busy   *02210000
                         performing a function issued by another CPU.   02211000
HisCtr_kCrypto1_SHA_BlockedCycle EQU 7 The total number CPU cycles     *02212000
                         blocked for the SHA functions issued by the   *02213000
                         CPU because the SHA coprocessor is busy       *02214000
                         performing a function issued by another CPU.   02215000
HisCtr_kCrypto1_DEA_Function EQU 8 The total number of the DEA         *02216000
                         functions issued by the CPU.                   02217000
HisCtr_kCrypto1_DEA_Cycle EQU 9 The total number of CPU cycles when    *02218000
                         the DEA/AES coprocessor is busy performing    *02219000
                         the DEA functions issued by the CPU.           02220000
HisCtr_kCrypto1_DEA_BlockedFunction EQU 10 The total number of the DEA *02221000
                         functions that are issued by the CPU and are  *02222000
                         blocked because the DEA/AES coprocessor is    *02223000
                         busy performing a function issued by another  *02224000
                         CPU.                                           02225000
HisCtr_kCrypto1_DEA_BlockedCycle EQU 11 The total number CPU cycles    *02226000
                         blocked for the DEA functions issued by the   *02227000
                         CPU because the DEA/AES coprocessor is busy   *02228000
                         performing a function issued by another CPU.   02229000
HisCtr_kCrypto1_AES_Function EQU 12 The total number of the AES        *02230000
                         functions issued by the CPU.                   02231000
HisCtr_kCrypto1_AES_Cycle EQU 13 The total number of CPU cycles when   *02232000
                         the DEA/AES coprocessor is busy performing    *02233000
                         the AES functions issued by the CPU.           02234000
HisCtr_kCrypto1_AES_BlockedFunction EQU 14 The total number of the AES *02235000
                         functions that are issued by the CPU and are  *02236000
                         blocked because the DEA/AES coprocessor is    *02237000
                         busy performing a function issued by another  *02238000
                         CPU.                                           02239000
HisCtr_kCrypto1_AES_BlockedCycle EQU 15 The total number CPU cycles    *02240000
                         blocked for the AES functions issued by the   *02241000
                         CPU because the DEA/AES coprocessor is busy   *02242000
                         performing a function issued by another CPU.   02243000
HisCtr_kExtended1_Wrt_IL1_Src_L2 EQU 0 The total number of level-1     *02244000
                         instruction-cache directory writes where the  *02245000
                         returned cache line was sourced from the      *02246000
                         level-2 cache.                                 02247000
HisCtr_kExtended1_Wrt_DL1_Src_L2 EQU 1 The total number of level-1     *02248000
                         data-cache directory writes where the         *02249000
                         returned cache line was sourced from the      *02250000
                         level-2 cache.                                 02251000
HisCtr_kExtended1_Wrt_IL1_Src_L3SameBk EQU 2                            02252000
*                                                                       02253000
*                                      The total number of level-1      02254000
*                                      instruction-cache directory      02255000
*                                      writes where the returned        02256000
*                                      cache line was sourced from      02257000
*                                      the level-3 cache that is on     02258000
*                                      the same book as the             02259000
*                                      instruction-cache.               02260000
*                                                                       02261000
HisCtr_kExtended1_Wrt_DL1_Src_L3SameBk EQU 3                            02262000
*                                                                       02263000
*                                      The total number of level-1      02264000
*                                      data-cache directory writes      02265000
*                                      where the returned cache line    02266000
*                                      was sourced from the level-3     02267000
*                                      cache that is on the same book   02268000
*                                      as the data-cache.               02269000
*                                                                       02270000
HisCtr_kExtended1_Wrt_IL1_Src_L3DiffBk EQU 4                            02271000
*                                                                       02272000
*                                      The total number of level-1      02273000
*                                      instruction-cache directory      02274000
*                                      writes where the returned        02275000
*                                      cache line was sourced from      02276000
*                                      the level-3 cache that is not    02277000
*                                      on the same book as the          02278000
*                                      instruction-cache.               02279000
*                                                                       02280000
HisCtr_kExtended1_Wrt_DL1_Src_L3DiffBk EQU 5                            02281000
*                                                                       02282000
*                                      The total number of level-1      02283000
*                                      data-cache directory writes      02284000
*                                      where the returned cache line    02285000
*                                      was sourced from the level-3     02286000
*                                      cache that is not on the same    02287000
*                                      book as the data-cache.          02288000
*                                                                       02289000
HisCtr_kExtended1_Wrt_DL1_Src_Memory EQU 6                              02290000
*                                                                       02291000
*                                      The total number of level-1      02292000
*                                      data-cache directory writes      02293000
*                                      where the returned cache line    02294000
*                                      was sourced from memory that     02295000
*                                      is attached to the same book     02296000
*                                      as the data-cache.               02297000
*                                                                       02298000
HisCtr_kExtended1_Wrt_IL1_Src_Memory EQU 7                              02299000
*                                                                       02300000
*                                      The total number of level-1      02301000
*                                      instruction-cache directory      02302000
*                                      writes where the returned        02303000
*                                      cache line was sourced from      02304000
*                                      memory that is attached to the   02305000
*                                      same book as the                 02306000
*                                      instruction-cache.               02307000
*                                                                       02308000
HisCtr_kExtended1_Wrt_DL1_RO_To_Excl EQU 8                              02309000
*                                                                       02310000
*                                      The total number of level-1      02311000
*                                      data-cache directory writes      02312000
*                                      where the line was originally    02313000
*                                      in a Read-Only state in the      02314000
*                                      cache but has been updated to    02315000
*                                      be in the Exclusive state that   02316000
*                                      allows stores to the cache       02317000
*                                      line.                            02318000
*                                                                       02319000
HisCtr_kExtended1_Invalidate_IL1_Line EQU 9                             02320000
*                                                                       02321000
*                                      The total number of times a      02322000
*                                      level-1 instruction-cache has    02323000
*                                      been invalidated by a store on   02324000
*                                      the same CPU as the level-1      02325000
*                                      instruction-cache                02326000
*                                                                       02327000
HisCtr_kExtended1_Wrt_ITLB1 EQU 10 The total number of level-1         *02328000
                         instruction-TLB entry writes.                  02329000
HisCtr_kExtended1_Wrt_DTLB1 EQU 11 The total number of level-1         *02330000
                         data-TLB entry writes.                         02331000
HisCtr_kExtended1_Wrt_TLB2_PTE EQU 12 The total number of level-2 TLB  *02332000
                         Page Table Entry writes.                       02333000
HisCtr_kExtended1_Wrt_TLB2_CRSTE EQU 13 The total number of level-2    *02334000
                         TLB Common Region Segment Table Entry writes.  02335000
HisCtr_kExtended1_Wrt_TLB2_CRSTE_1M EQU 14 The total number of level-2 *02336000
                         TLB Common Region Segment Table Entry writes  *02337000
                         for a one-megabyte large page translation.     02338000
HisCtr_kExtended1_Undefined15 EQU 15                                    02339000
HisCtr_kExtended1_Undefined16 EQU 16                                    02340000
HisCtr_kExtended1_ITLB1_MissCycle EQU 17 The total number of CPU       *02341000
                         cycles a level-1 instruction-TLB miss is in   *02342000
                         progress.                                      02343000
HisCtr_kExtended1_DTLB1_MissCycle EQU 18 The total number of CPU       *02344000
                         cycles a level-1 data-TLB miss is in          *02345000
                         progress.                                      02346000
HisCtr_kExtended1_Wrt_L2 EQU 19 The total number of level-2 stores      02347000
HisCtr_kExtended1_Undefined20 EQU 20                                    02348000
HisCtr_kExtended1_Undefined21 EQU 21                                    02349000
HisCtr_kExtended1_Undefined22 EQU 22                                    02350000
HisCtr_kExtended1_Undefined23 EQU 23                                    02351000
HisCtr_Dummy_Len EQU *-HisCtr_Dummy                                     02352000
.L0002   ANOP                                                           02353000
         AIF   ('&ZCBPRINT' EQ 'NO').P3                                 02354000
         AIF   ('&LIST' EQ 'YES').P4                                    02355000
.P3      ANOP                                                           02356000
         POP   PRINT                                                    02357000
.P4      ANOP                                                           02358000
.P_EXIT  ANOP                                                           02359000
         MEND                                                           02360000
**/ ;                                                                   02361000
* %HISYCTRS_INCLUDED = 'YES';                                           02362000
* %DCL ZCBPRINT CHAR EXT;                                               02363000
* %DEACTIVATE ZCBPRINT;                                                 02364000
* %DCL HISYCTRS_LIST CHAR EXT;                                          02365000
* %DEACTIVATE HISYCTRS_LIST;                                            02366000
* %IF HISYCTRS_LIST = 'NO' !                                            02367000
*    ZCBPRINT = 'NO' %THEN                                              02368000
* %DO;                                                                  02369000
*   @LIST PUSH NOECHO;                                                  02370000
*   @LIST NOASSEMBLE NOECHO;                                            02371000
*   @LIST OFF C NOECHO;                                                 02372000
* %END;                                                                 02373000
*/* Start of PL/X Source                                             */ 02374000
*                                                                       02375000
*Dcl 1 HisCtr_Dummy Based         /* Dummy DSECT. Do not use         */ 02376000
*      ,3 * Char(1)                                                     02377000
*      ;                                                                02378000
*Dcl HisCtr_kVersion1_3 Fixed(16) Constant('0003'X); /* Possible value  02379000
*                        for HisEvnCtr_CtrVersion1 returned by the      02380000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request       02381000
*                                                                @L1A*/ 02382000
*/* The following constants apply only when the first counter version   02383000
*   (HisEvnCtr_CtrVersion1) number is HisCtr_kVersion1_3         @L1A*/ 02384000
*Dcl HisCtr_kBasic3_Cycle                   Fixed(32) Constant(0000);/* 02385000
*                        The total number of CPU cycles, excluding the  02386000
*                        number of cycles while the CPU is in the wait  02387000
*                        state                                   @L1A*/ 02388000
*Dcl HisCtr_kBasic3_Instr                   Fixed(32) Constant(0001);/* 02389000
*                        The total number of instructions executed by   02390000
*                        the CPU                                 @L1A*/ 02391000
*Dcl HisCtr_kBasic3_Wrt_IL1                 Fixed(32) Constant(0002);/* 02392000
*                        The total number of level-1 instruction-cache  02393000
*                        or unified-cache directory writes.      @L1A*/ 02394000
*Dcl HisCtr_kBasic3_IL1_MissCycle           Fixed(32) Constant(0003);/* 02395000
*                        The total number of cache penalty cycles for   02396000
*                        level-1 instruction-cache or unified-cache.    02397000
*                                                                @L1A*/ 02398000
*Dcl HisCtr_kBasic3_Wrt_DL1                 Fixed(32) Constant(0004);/* 02399000
*                        The total number of level-1 data-cache         02400000
*                        directory writes.                       @L1A*/ 02401000
*Dcl HisCtr_kBasic3_DL1_MissCycle           Fixed(32) Constant(0005);/* 02402000
*                        The total number of cache penalty cycles for   02403000
*                        level-1 data-cache.                     @L1A*/ 02404000
*                                                                       02405000
*Dcl HisCtr_kProblem3_Cycle                 Fixed(32) Constant(0000);/* 02406000
*                        The total number of CPU cycles when the CPU    02407000
*                        is in problem state, excluding the number of   02408000
*                        cycles while the CPU is in the wait state      02409000
*                                                                @L1A*/ 02410000
*Dcl HisCtr_kProblem3_Instr                 Fixed(32) Constant(0001);/* 02411000
*                        The total number of instructions executed by   02412000
*                        the CPU while in the problem state.     @L1A*/ 02413000
*                                                                       02414000
*/* There is no first counter version number 2                   @L1A*/ 02415000
*Dcl HisCtr_kVersion1_1 Fixed(16) Constant('0001'X); /* Possible value  02416000
*                        for HisEvnCtr_CtrVersion1 returned by the      02417000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request    */ 02418000
*                                                                       02419000
*/* The following constants apply only when the first counter version   02420000
*   (HisEvnCtr_CtrVersion1) number is HisCtr_kVersion1_1         @02C*/ 02421000
*Dcl HisCtr_kBasic1_Cycle                   Fixed(32) Constant(0000);/* 02422000
*                        The total number of CPU cycles, excluding the  02423000
*                        number of cycles while the CPU is in the wait  02424000
*                        state                                       */ 02425000
*Dcl HisCtr_kBasic1_Instr                   Fixed(32) Constant(0001);/* 02426000
*                        The total number of instructions executed by   02427000
*                        the CPU                                     */ 02428000
*Dcl HisCtr_kBasic1_Wrt_IL1                 Fixed(32) Constant(0002);/* 02429000
*                        The total number of level-1 instruction-cache  02430000
*                        or unified-cache directory writes.          */ 02431000
*Dcl HisCtr_kBasic1_IL1_MissCycle           Fixed(32) Constant(0003);/* 02432000
*                        The total number of cache penalty cycles for   02433000
*                        level-1 instruction-cache or unified-cache. */ 02434000
*Dcl HisCtr_kBasic1_Wrt_DL1                 Fixed(32) Constant(0004);/* 02435000
*                        The total number of level-1 data-cache         02436000
*                        directory writes.                           */ 02437000
*Dcl HisCtr_kBasic1_DL1_MissCycle           Fixed(32) Constant(0005);/* 02438000
*                        The total number of cache penalty cycles for   02439000
*                        level-1 data-cache.                         */ 02440000
*                                                                       02441000
*                                                                       02442000
*Dcl HisCtr_kProblem1_Cycle                 Fixed(32) Constant(0000);/* 02443000
*                        The total number of CPU cycles when the CPU    02444000
*                        is in problem state, excluding the number of   02445000
*                        cycles while the CPU is in the wait state   */ 02446000
*Dcl HisCtr_kProblem1_Instr                 Fixed(32) Constant(0001);/* 02447000
*                        The total number of instructions executed by   02448000
*                        the CPU while in the problem state.         */ 02449000
*Dcl HisCtr_kProblem1_Wrt_IL1               Fixed(32) Constant(0002);/* 02450000
*                        The total number of level-1 instruction-cache  02451000
*                        or unified-cache directory writes while the    02452000
*                        CPU is in the problem state.                */ 02453000
*Dcl HisCtr_kProblem1_IL1_MissCycle         Fixed(32) Constant(0003);/* 02454000
*                        The total number of cache penalty cycles for   02455000
*                        level-1 instruction-cache or unified-cache     02456000
*                        while the CPU is in the problem state.      */ 02457000
*Dcl HisCtr_kProblem1_Wrt_DL1               Fixed(32) Constant(0004);/* 02458000
*                        The total number of level-1 data-cache         02459000
*                        directory writes while the CPU is in the       02460000
*                        problem state.                              */ 02461000
*Dcl HisCtr_kProblem1_DL1_MissCycle         Fixed(32) Constant(0005);/* 02462000
*                        The total number of cache penalty cycles for   02463000
*                        level-1 data-cache while the CPU is in the     02464000
*                        problem state.                              */ 02465000
*                                                                       02466000
*Dcl HisCtr_kVersion2_7 Fixed(16) Constant('0007'X); /* Possible value  02467000
*                        for HisEvnCtr_CtrVersion2 returned by the      02468000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request       02469000
*                                                                @05A*/ 02470000
*/* The following constants apply only when the second counter version  02471000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_7         @05P*/ 02472000
*Dcl HisCtr_kCrypto7_PRNG_Function          Fixed(32) Constant(0000);/* 02473000
*                        The total number of the PRNG functions issued  02474000
*                        by the CPU.                             @05P*/ 02475000
*Dcl HisCtr_kCrypto7_PRNG_Cycle             Fixed(32) Constant(0001);/* 02476000
*                        The total number of CPU cycles when the        02477000
*                        DEA/AES coprocessor is busy performing the     02478000
*                        PRNG functions issued by the CPU.       @05P*/ 02479000
*Dcl HisCtr_kCrypto7_PRNG_BlockedFunction   Fixed(32) Constant(0002);/* 02480000
*                        The total number of the PRNG functions that    02481000
*                        are issued by the CPU and are blocked because  02482000
*                        the DEA/AES coprocessor is busy performing a   02483000
*                        function issued by another CPU.         @05P*/ 02484000
*Dcl HisCtr_kCrypto7_PRNG_BlockedCycle      Fixed(32) Constant(0003);/* 02485000
*                        The total number CPU cycles blocked for the    02486000
*                        PRNG functions issued by the CPU because the   02487000
*                        DEA/AES coprocessor is busy performing a       02488000
*                        function issued by another CPU.         @05P*/ 02489000
*Dcl HisCtr_kCrypto7_SHA_Function           Fixed(32) Constant(0004);/* 02490000
*                        The total number of the SHA functions issued   02491000
*                        by the CPU.                             @05P*/ 02492000
*Dcl HisCtr_kCrypto7_SHA_Cycle              Fixed(32) Constant(0005);/* 02493000
*                        The total number of CPU cycles when the        02494000
*                        SHA coprocessor is busy performing the SHA     02495000
*                        functions issued by the CPU.            @05P*/ 02496000
*Dcl HisCtr_kCrypto7_SHA_BlockedFunction    Fixed(32) Constant(0006);/* 02497000
*                        The total number of the SHA functions that     02498000
*                        are issued by the CPU and are blocked because  02499000
*                        the SHA coprocessor is busy performing a       02500000
*                        function issued by another CPU.         @05P*/ 02501000
*Dcl HisCtr_kCrypto7_SHA_BlockedCycle       Fixed(32) Constant(0007);/* 02502000
*                        The total number CPU cycles blocked for the    02503000
*                        SHA functions issued by the CPU because the    02504000
*                        SHA coprocessor is busy performing a function  02505000
*                        issued by another CPU.                  @05P*/ 02506000
*Dcl HisCtr_kCrypto7_DEA_Function           Fixed(32) Constant(0008);/* 02507000
*                        The total number of the DEA functions issued   02508000
*                        by the CPU.                             @05P*/ 02509000
*Dcl HisCtr_kCrypto7_DEA_Cycle              Fixed(32) Constant(0009);/* 02510000
*                        The total number of CPU cycles when the        02511000
*                        DEA/AES coprocessor is busy performing the     02512000
*                        DEA functions issued by the CPU.        @05P*/ 02513000
*Dcl HisCtr_kCrypto7_DEA_BlockedFunction    Fixed(32) Constant(0010);/* 02514000
*                        The total number of the DEA functions that     02515000
*                        are issued by the CPU and are blocked because  02516000
*                        the DEA/AES coprocessor is busy performing a   02517000
*                        function issued by another CPU.         @05P*/ 02518000
*Dcl HisCtr_kCrypto7_DEA_BlockedCycle       Fixed(32) Constant(0011);/* 02519000
*                        The total number CPU cycles blocked for the    02520000
*                        DEA functions issued by the CPU because the    02521000
*                        DEA/AES coprocessor is busy performing a       02522000
*                        function issued by another CPU.         @05P*/ 02523000
*Dcl HisCtr_kCrypto7_AES_Function           Fixed(32) Constant(0012);/* 02524000
*                        The total number of the AES functions issued   02525000
*                        by the CPU.                             @05P*/ 02526000
*Dcl HisCtr_kCrypto7_AES_Cycle              Fixed(32) Constant(0013);/* 02527000
*                        The total number of CPU cycles when the        02528000
*                        DEA/AES coprocessor is busy performing the     02529000
*                        AES functions issued by the CPU.        @05P*/ 02530000
*Dcl HisCtr_kCrypto7_AES_BlockedFunction    Fixed(32) Constant(0014);/* 02531000
*                        The total number of the AES functions that     02532000
*                        are issued by the CPU and are blocked because  02533000
*                        the DEA/AES coprocessor is busy performing a   02534000
*                        function issued by another CPU.         @05P*/ 02535000
*Dcl HisCtr_kCrypto7_AES_BlockedCycle       Fixed(32) Constant(0015);/* 02536000
*                        The total number CPU cycles blocked for the    02537000
*                        AES functions issued by the CPU because the    02538000
*                        DEA/AES coprocessor is busy performing a       02539000
*                        function issued by another CPU.         @05P*/ 02540000
*Dcl HisCtr_kCrypto7_ECC_Function           Fixed(32) Constant(0016);/* 02541000
*                        The total number of the ECC functions issued   02542000
*                        by the CPU.                             @05P*/ 02543000
*Dcl HisCtr_kCrypto7_ECC_Cycle              Fixed(32) Constant(0017);/* 02544000
*                        The total number of CPU cycles when the        02545000
*                        ECC coprocessor is busy performing the         02546000
*                        ECC functions issued by the CPU.        @05P*/ 02547000
*Dcl HisCtr_kCrypto7_ECC_BlockedFunction    Fixed(32) Constant(0018);/* 02548000
*                        The total number of the ECC functions that     02549000
*                        are issued by the CPU and are blocked because  02550000
*                        the ECC coprocessor is busy performing a       02551000
*                        function issued by another CPU.         @05P*/ 02552000
*Dcl HisCtr_kCrypto7_ECC_BlockedCycle       Fixed(32) Constant(0019);/* 02553000
*                        The total number CPU cycles blocked for the    02554000
*                        ECC functions issued by the CPU because the    02555000
*                        ECC coprocessor is busy performing a           02556000
*                        function issued by another CPU.         @05P*/ 02557000
*                                                                       02558000
*Dcl HisCtr_kExt7_Wrt_DL1_RO_To_Excl       Fixed(32) Constant(0000);/*  02559000
*                        The total number of level-1 data-cache         02560000
*                        directory writes where the line was originally 02561000
*                        in a Read-Only state in the cache but has been 02562000
*                        updated to be in the Exclusive state that      02563000
*                        allows stores to the cache line.        @05P*/ 02564000
*Dcl HisCtr_kExt7_Wrt_DTLB2                 Fixed(32) Constant(0001);/* 02565000
*                        The total number of level-2 data-TLB           02566000
*                        entry writes.                           @05P*/ 02567000
*Dcl HisCtr_kExt7_DTLB2_MissCycle           Fixed(32) Constant(0002);/* 02568000
*                        The total number of CPU cycles a level-2       02569000
*                        data-TLB miss is in progress.           @05P*/ 02570000
*Dcl HisCtr_kExt7_Wrt_TLB2_1M               Fixed(32) Constant(0003);/* 02571000
*                        The total number of translation entries        02572000
*                        written into the Combined Region and Segment   02573000
*                        Table Entry array in the Level-2 TLB for a     02574000
*                        one-megabyte page.                      @04A*/ 02575000
*Dcl HisCtr_kExt7_Wrt_TLB2_2G               Fixed(32) Constant(0004);/* 02576000
*                        The total number of translation entries for a  02577000
*                        two-gigabyte page written into the Level-2     02578000
*                        TLB.                                    @05P*/ 02579000
*/* Index 5: undefined counter                                   @05A*/ 02580000
*Dcl HisCtr_kExt7_Wrt_ITLB2                 Fixed(32) Constant(0006);/* 02581000
*                        The total number of translation entries        02582000
*                        written into the Translation Lookaside Buffer  02583000
*                        2 (TLB2) and the request was made by the       02584000
*                        instruction cache. This is a replacement for   02585000
*                        what was provided for the ITLB on prior        02586000
*                        machines.                               @05P*/ 02587000
*Dcl HisCtr_kExt7_ITLB2_MissCycle           Fixed(32) Constant(0007);/* 02588000
*                        The total number of CPU cycles a level-2       02589000
*                        instruction-TLB miss is in progress.    @05P*/ 02590000
*/* Index 8: undefined counter                                   @05A*/ 02591000
*Dcl HisCtr_kExt7_Wrt_TLB2_PTE              Fixed(32) Constant(0009);/* 02592000
*                        The total number of translation entries        02593000
*                        written into the Page Table Entry array in the 02594000
*                        Level-2 TLB.                            @05P*/ 02595000
*Dcl HisCtr_kExt7_Wrt_TLB2_CRSTE_PTE        Fixed(32) Constant(0010);/* 02596000
*                        The total number of translation entries        02597000
*                        written into the Combined Region and Segment   02598000
*                        Table Entry array and the Page Table Entry     02599000
*                        array in the Level-2 TLB.               @05P*/ 02600000
*Dcl HisCtr_kExt7_TLB2_BusyCycle            Fixed(32) Constant(0011);/* 02601000
*                        The total number of cycles a Level-2 TLB       02602000
*                        translation engine was busy.            @05P*/ 02603000
*Dcl HisCtr_kExt7_TEND_Constrained          Fixed(32) Constant(0012);/* 02604000
*                        The total number of TEND instructions          02605000
*                        that have completed in a constrained           02606000
*                        transactional-execution mode.           @05P*/ 02607000
*Dcl HisCtr_kExt7_TEND_NonConstrained       Fixed(32) Constant(0013);/* 02608000
*                        The total number of TEND instructions          02609000
*                        that have completed in a nonconstrained        02610000
*                        transactional-execution mode.           @05P*/ 02611000
*/* Index 14: undefined counter                                  @05P*/ 02612000
*Dcl HisCtr_kExt7_L1_Cache_TLB1_2_MissCycle Fixed(32) Constant(0015);/* 02613000
*                        The total number of CPU cycles a level-1 cache 02614000
*                        or level-2 TLB miss is in progress.     @05P*/ 02615000
*/* Index 16: undefined counter                                  @05A*/ 02616000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_MemOnCh       Fixed(32) Constant(0017);/* 02617000
*                        The total number of level-1 data-cache         02618000
*                        directory writes where the returned cache line 02619000
*                        was sourced from an On-Chip memory.     @05P*/ 02620000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_ReqL2         Fixed(32) Constant(0017);/* 02621000
*                        The total number of directory writes to the    02622000
*                        Level-1 Data cache directory where the         02623000
*                        returned cache line was sourced from the       02624000
*                        requestor's Level-2 cache.              @05A*/ 02625000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_ReqL2I        Fixed(32) Constant(0018);/* 02626000
*                        The total number of directory writes to the    02627000
*                        Level-1 Data cache directory where the         02628000
*                        returned cache line was sourced from the       02629000
*                        requestor's Level-2 cache with intervention.   02630000
*                                                                @05A*/ 02631000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_ReqL2ChipHP   Fixed(32) Constant(0019);/* 02632000
*                        The total number of directory writes to the    02633000
*                        Level-1 Data cache directory where the         02634000
*                        returned cache line was sourced from the       02635000
*                        requestor's Level-2 cache after using chip     02636000
*                        level horizontal persistence, Chip-HP hit.     02637000
*                                                                @05A*/ 02638000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_ReqL2DrawerHP Fixed(32) Constant(0020);/* 02639000
*                        The total number of directory writes to the    02640000
*                        Level-1 Data cache directory where the         02641000
*                        returned cache line was sourced from the       02642000
*                        requestor's On-Chip Level-2 cache after using  02643000
*                        drawer level horizontal persistence, Drawer-HP 02644000
*                        hit.                                    @05A*/ 02645000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnCL2         Fixed(32) Constant(0021);/* 02646000
*                        The total number of directory writes to the    02647000
*                        Level-1 Data cache directory where the         02648000
*                        returned cache line was sourced from an        02649000
*                        On-Chip Level-2 cache.                  @05A*/ 02650000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnCL2I        Fixed(32) Constant(0022);/* 02651000
*                        The total number of directory writes to the    02652000
*                        Level-1 Data cache directory where the         02653000
*                        returned cache line was sourced from an        02654000
*                        On-Chip Level-2 cache with intervention.       02655000
*                                                                @05A*/ 02656000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnCL2ChipHP   Fixed(32) Constant(0023);/* 02657000
*                        The total number of directory writes to the    02658000
*                        Level-1 Data cache directory where the         02659000
*                        returned cache line was sourced from an        02660000
*                        On-Chip Level-2 cache after using chip level   02661000
*                        horizontal persistence, Chip-HP hit.    @05A*/ 02662000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnCL2DrawerHP Fixed(32) Constant(0024);/* 02663000
*                        The total number of directory writes to the    02664000
*                        Level-1 Data cache directory where the         02665000
*                        returned cache line was sourced from an        02666000
*                        On-Chip Level-2 cache after using drawer level 02667000
*                        horizontal persistence, Drawer-HP hit.  @05A*/ 02668000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnModuleL2    Fixed(32) Constant(0025);/* 02669000
*                        The total number of directory writes to the    02670000
*                        Level-1 Data cache directory where the         02671000
*                        returned cache line was sourced from an        02672000
*                        On-Module Level-2 cache.                @05A*/ 02673000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnDrawerL2    Fixed(32) Constant(0026);/* 02674000
*                        The total number of directory writes to the    02675000
*                        Level-1 Data cache directory where the         02676000
*                        returned cache line was sourced from an        02677000
*                        On-Drawer Level-2 cache.                @05A*/ 02678000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OffDrawerL2   Fixed(32) Constant(0027);/* 02679000
*                        The total number of directory writes to the    02680000
*                        Level-1 Data cache directory where the         02681000
*                        returned cache line was sourced from an        02682000
*                        Off-Drawer Level-2 cache.               @05A*/ 02683000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnChip        Fixed(32) Constant(0028);/* 02684000
*                        The total number of directory writes to the    02685000
*                        Level-1 Data cache directory where the         02686000
*                        returned cache line was sourced from On-Chip   02687000
*                        memory.                                 @05A*/ 02688000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnModule      Fixed(32) Constant(0029);/* 02689000
*                        The total number of directory writes to the    02690000
*                        Level-1 Data cache directory where the         02691000
*                        returned cache line was sourced from On-Module 02692000
*                        memory.                                 @05A*/ 02693000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OnDrawer      Fixed(32) Constant(0030);/* 02694000
*                        The total number of directory writes to the    02695000
*                        Level-1 Data cache directory where the         02696000
*                        returned cache line was sourced from On-Drawer 02697000
*                        memory.                                 @05A*/ 02698000
*Dcl HisCtr_kExt7_Wrt_DL1_Src_OffDrawer     Fixed(32) Constant(0031);/* 02699000
*                        The total number of directory writes to the    02700000
*                        Level-1 Data cache directory where the         02701000
*                        returned cache line was sourced from           02702000
*                        Off-Drawer memory.                      @05A*/ 02703000
*Dcl HisCtr_kExt7_Wrt_Src_OnModuleI         Fixed(32) Constant(0032);/* 02704000
*                        The total number of directory writes to the    02705000
*                        Level-1 Data or Level-1 Instruction cache      02706000
*                        directory where the returned cache line was    02707000
*                        sourced from an On-Module Level-2 cache with   02708000
*                        intervention.                           @05A*/ 02709000
*Dcl HisCtr_kExt7_Wrt_Src_OnModuleChipHP    Fixed(32) Constant(0033);/* 02710000
*                        The total number of directory writes to the    02711000
*                        Level-1 Data or Level-1 Instruction cache      02712000
*                        directory where the returned cache line was    02713000
*                        sourced from an On-Module Level-2 cache after  02714000
*                        using chip level horizontal persistence,       02715000
*                        Chip-HP hit.                            @05A*/ 02716000
*Dcl HisCtr_kExt7_Wrt_Src_OnModuleDrawerHP  Fixed(32) Constant(0034);/* 02717000
*                        The total number of directory writes to the    02718000
*                        Level-1 Data or Level-1 Instruction cache      02719000
*                        directory where the returned cache line was    02720000
*                        sourced from an On-Module Level-2 cache after  02721000
*                        using drawer level horizontal persistence,     02722000
*                        Drawer-HP hit.                          @05A*/ 02723000
*Dcl HisCtr_kExt7_Wrt_Src_OnDrawerI         Fixed(32) Constant(0035);/* 02724000
*                        The total number of directory writes to the    02725000
*                        Level-1 Data or Level-1 Instruction cache      02726000
*                        directory where the returned cache line was    02727000
*                        sourced from an On-Drawer Level-2 cache with   02728000
*                        intervention.                           @05A*/ 02729000
*Dcl HisCtr_kExt7_Wrt_Src_OnDrawerChipHP    Fixed(32) Constant(0036);/* 02730000
*                        The total number of directory writes to the    02731000
*                        Level-1 Data or Level-1 instruction cache      02732000
*                        directory where the returned cache line was    02733000
*                        sourced from an On-Drawer Level-2 cache after  02734000
*                        using chip level horizontal persistence,       02735000
*                        Chip-HP hit.                            @05A*/ 02736000
*Dcl HisCtr_kExt7_Wrt_Src_OnDrawerDrawerHP  Fixed(32) Constant(0037);/* 02737000
*                        The total number of directory writes to the    02738000
*                        Level-1 Data or Level-1 instruction cache      02739000
*                        directory where the returned cache line was    02740000
*                        sourced from an On-Drawer Level-2 cache after  02741000
*                        using drawer level horizontal persistence,     02742000
*                        Drawer-HP hit.                          @05A*/ 02743000
*Dcl HisCtr_kExt7_Wrt_Src_OffDrawerI        Fixed(32) Constant(0038);/* 02744000
*                        The total number of directory writes to the    02745000
*                        Level-1 Data or Level-1 instruction cache      02746000
*                        directory where the returned cache line was    02747000
*                        sourced from an Off-Drawer Level-2 cache with  02748000
*                        intervention.                           @05A*/ 02749000
*Dcl HisCtr_kExt7_Wrt_Src_OffDrawerChipHP   Fixed(32) Constant(0039);/* 02750000
*                        The total number of directory writes to the    02751000
*                        Level-1 Data or Level-1 instruction cache      02752000
*                        directory where the returned cache line was    02753000
*                        sourced from an Off-Drawer Level-2 cache after 02754000
*                        using chip level horizontal persistence,       02755000
*                        Chip-HP hit.                            @05A*/ 02756000
*Dcl HisCtr_kExt7_Wrt_Src_OffDrawerDrawerHP Fixed(32) Constant(0040);/* 02757000
*                        The total number of directory writes to the    02758000
*                        Level-1 Data or Level-1 Instruction cache      02759000
*                        directory where the returned cache line was    02760000
*                        sourced from an Off-Drawer Level-2 cache after 02761000
*                        using drawer level horizontal persistence,     02762000
*                        Drawer-HP hit.                          @05A*/ 02763000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_ReqL2         Fixed(32) Constant(0041);/* 02764000
*                        The total number of directory writes to the    02765000
*                        Level-1 Instruction cache directory where the  02766000
*                        returned cache line was sourced the            02767000
*                        requestor's Level-2 cache.              @05A*/ 02768000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_ReqL2I        Fixed(32) Constant(0042);/* 02769000
*                        The total number of directory writes to the    02770000
*                        Level-1 Instruction cache directory where the  02771000
*                        returned cache line was sourced from the       02772000
*                        requestor's Level-2 cache with intervention.   02773000
*                                                                @05A*/ 02774000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_ReqL2ChipHP   Fixed(32) Constant(0043);/* 02775000
*                        The total number of directory writes to the    02776000
*                        Level-1 Instruction cache directory where the  02777000
*                        returned cache line was sourced from the       02778000
*                        requestor's Level-2 cache after using chip     02779000
*                        level horizontal persistence, Chip-HP hit.     02780000
*                                                                @05A*/ 02781000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_ReqL2DrawerHP Fixed(32) Constant(0044);/* 02782000
*                        The total number of directory writes to the    02783000
*                        Level-1 Instruction cache directory where the  02784000
*                        returned cache line was sourced from the       02785000
*                        requestor's Level-2 cache after using drawer   02786000
*                        level horizontal persistence, Drawer-HP hit.   02787000
*                                                                @05A*/ 02788000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnCL2         Fixed(32) Constant(0045);/* 02789000
*                        The total number of directory writes to the    02790000
*                        Level-1 Instruction cache directory where the  02791000
*                        returned cache line was sourced from an        02792000
*                        On-Chip Level-2 cache.                  @05A*/ 02793000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnCL2I        Fixed(32) Constant(0046);/* 02794000
*                        The total number of directory writes to the    02795000
*                        Level-1 Instruction cache directory where the  02796000
*                        returned cache line was sourced from an        02797000
*                        On-Chip Level-2 cache with intervention.       02798000
*                                                               @05A*/  02799000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnCL2ChipHP   Fixed(32) Constant(0047);/* 02800000
*                        The total number of directory writes to the    02801000
*                        Level-1 Instruction cache directory where the  02802000
*                        returned cache line was sourced from an        02803000
*                        On-Chip Level-2 cache after using chip level   02804000
*                        horizontal persistence, Chip-HP hit.    @05A*/ 02805000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnCL2DrawerHP Fixed(32) Constant(0048);/* 02806000
*                        The total number of directory writes to the    02807000
*                        Level-1 Instruction cache directory where the  02808000
*                        returned cache line was sourced from an        02809000
*                        On-Chip level 2 cache after using drawer level 02810000
*                        horizontal persistence, Drawer-HP hit. @05A*/  02811000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnModuleL2    Fixed(32) Constant(0049);/* 02812000
*                        The total number of directory writes to the    02813000
*                        Level-1 Instruction cache directory where the  02814000
*                        returned cache line was sourced from an        02815000
*                        On-Module Level-2 cache.                @05A*/ 02816000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnDrawerL2    Fixed(32) Constant(0050);/* 02817000
*                        The total number of directory writes to the    02818000
*                        Level-1 Instruction cache directory where the  02819000
*                        returned cache line was sourced from an        02820000
*                        On-Drawer Level-2 cache.                @05A*/ 02821000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OffDrawerL2   Fixed(32) Constant(0051);/* 02822000
*                        The total number of directory writes to the    02823000
*                        Level-1 Instruction cache directory where the  02824000
*                        returned cache line was sourced from an        02825000
*                        Off-Drawer Level-2 cache.               @05A*/ 02826000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnChip        Fixed(32) Constant(0052);/* 02827000
*                        The total number of directory writes to the    02828000
*                        Level-1 Instruction cache directory where the  02829000
*                        returned cache line was sourced from On-Chip   02830000
*                        memory.                                 @05A*/ 02831000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnModule      Fixed(32) Constant(0053);/* 02832000
*                        The total number of directory writes to the    02833000
*                        Level-1 Instruction cache directory where the  02834000
*                        returned cache line was sourced from On-Module 02835000
*                        memory.                                 @05A*/ 02836000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OnDrawer      Fixed(32) Constant(0054);/* 02837000
*                        The total number of directory writes to the    02838000
*                        Level-1 Instruction cache directory where the  02839000
*                        returned cache line was sourced from On-Drawer 02840000
*                        memory.                                 @05A*/ 02841000
*Dcl HisCtr_kExt7_Wrt_IL1_Src_OffDrawer     Fixed(32) Constant(0055);/* 02842000
*                        The total number of directory writes to the    02843000
*                        Level-1 Instruction cache directory where the  02844000
*                        returned cache line was sourced from           02845000
*                        Off-Drawer memory.                      @05A*/ 02846000
*/* Indices 56-95: undefined counters                            @05P*/ 02847000
*Dcl HisCtr_kExt7_FPE_Slots_BCD_DFP         Fixed(32) Constant(0096);/* 02848000
*                        The total number of floating point execution   02849000
*                        slots used for finished Binary Coded Decimal   02850000
*                        to Decimal Floating Point conversions.         02851000
*                        (Instructions: CDZT, CXZT, CZDT, CZXT.) @05P*/ 02852000
*Dcl HisCtr_kExt7_FPE_Slots_Vec_BCD         Fixed(32) Constant(0097);/* 02853000
*                        The total number of floating point execution   02854000
*                        slots used for finished vector arithmetic      02855000
*                        Binary Coded Decimal instructions.             02856000
*                        (Instructions: VAP, VSP, VMP, VMSP, VDP, VSDP, 02857000
*                        VRP, VLIP, VSRP, VPSOP, VCP, VTP, VPKZ, VUPKZ, 02858000
*                        VCVB, VCVBG, VCVD, VCVDG.)              @05P*/ 02859000
*Dcl HisCtr_kExt7_Dec_Instrs                Fixed(32) Constant(0098);/* 02860000
*                        The total number of decimal instructions       02861000
*                        executed. (Instructions: CVB, CVD, AP, CP,     02862000
*                        DP, ED, EDMK, MP, SRP, SP, ZAP.)        @05P*/ 02863000
*/* Indices 99-103: undefined counters                           @05P*/ 02864000
*DCL HisCtr_kExt7_LHT                       Fixed(32) Constant(0104);/* 02865000
*                        The total number of Last Host Translations     02866000
*                                                                @05P*/ 02867000
*/* Indices 105-115: undefined counters                          @05P*/ 02868000
*Dcl HisCtr_kExt7_Abort_NonConstrained      Fixed(32) Constant(0116);/* 02869000
*                        The total number of transaction aborts that    02870000
*                        have occurred in a nonconstrained              02871000
*                        transactional-execution mode.           @05P*/ 02872000
*Dcl HisCtr_kExt7_Abort_ConstrainedNS       Fixed(32) Constant(0117);/* 02873000
*                        The total number of transaction aborts that    02874000
*                        have occurred in a constrained                 02875000
*                        transactional-execution mode and the CPU is    02876000
*                        not using any special logic to allow the       02877000
*                        transaction to complete.                @05P*/ 02878000
*Dcl HisCtr_kExt7_Abort_ConstrainedS        Fixed(32) Constant(0118);/* 02879000
*                        The total number of transaction aborts         02880000
*                        that have occurred in a constrained            02881000
*                        transactional-execution mode and the CPU is    02882000
*                        using any special logic to allow the           02883000
*                        transaction to complete.                @05P*/ 02884000
*/* Index 119: undefined counter                                 @05A*/ 02885000
*Dcl HisCtr_kExt7_Deflate_waitCycles        Fixed(32) Constant(0120);/* 02886000
*                        The total number of cycles the CPU obtaining   02887000
*                        access to the Deflate unit.             @05A*/ 02888000
*/* Indices 121-125: undefined counters                          @05A*/ 02889000
*Dcl HisCtr_kExt7_Deflate_UseCycles         Fixed(32) Constant(0142);/* 02890000
*                        The total number of cycles the CPU is using    02891000
*                        the Deflate unit.                       @05A*/ 02892000
*/* Indices 126-127: undefined counters                          @05A*/ 02893000
*Dcl HisCtr_kExt7_SORTL_Executes           Fixed(32) Constant(0128);/*  02894000
*                        The total number of SORT LISTS                 02895000
*                        instruction executed.                   @05A*/ 02896000
*/* Indices 129-137: undefined counters                          @05A*/ 02897000
*Dcl HisCtr_kExt7_DFLTCC_Executes           Fixed(32) Constant(0137);/* 02898000
*                        The total number of DEFLATE CONVERSION CALL    02899000
*                        instruction executed.                   @05A*/ 02900000
*Dcl HisCtr_kExt7_DFLTCC_Completions        Fixed(32) Constant(0138);/* 02901000
*                        The total number of DEFLATE CONVERSION CALL    02902000
*                        instruction executed that ended in Condition   02903000
*                        Codes 0, 1 or 2.                        @05A*/ 02904000
*Dcl HisCtr_kExt7_NNPA_Executes             Fixed(32) Constant(0139);/* 02905000
*                        The total number of D NUERAL NETWORK           02906000
*                        PROCESSING ASSIST instruction executed. @05A*/ 02907000
*Dcl HisCtr_kExt7_NNPA_Completions          Fixed(32) Constant(0140);/* 02908000
*                        PROCESSING ASSIST instruction executed that    02909000
*                        ended in Condition Codes 0, 1 or 2. @05A*/     02910000
*Dcl HisCtr_kExt7_zIAAI_waitCycles          Fixed(32) Constant(0141);/* 02911000
*                        The total number of cycles the CPU obtaining   02912000
*                        access to IBM Z Integrated Accelerator for AI  02913000
*                                                                @05A*/ 02914000
*Dcl HisCtr_kExt7_zIAAI_UseCycles           Fixed(32) Constant(0142);/* 02915000
*                        The total number of cycles the CPU is using    02916000
*                        IBM Z Integrated Accelerator for AI     @05A*/ 02917000
*/* Index 143: undefined counter                                 @05A*/ 02918000
*                                                                       02919000
*%/******************************************************************/; 02920000
*%/*                                                                */; 02921000
*%/* See HISZCTRS for HisCtr_kMTDiag7 indices that are reserved     */; 02922000
*%/* for IBM use.                                                   */; 02923000
*%/*                                                            @05P*/; 02924000
*%/******************************************************************/; 02925000
*Dcl HisCtr_kMTDiag7_Cycle_T1               Fixed(32) Constant(0000);/* 02926000
*                        The total number of cycles with one thread     02927000
*                        active.                                 @05P*/ 02928000
*Dcl HisCtr_kMTDiag7_Cycle_T2               Fixed(32) Constant(0001);/* 02929000
*                        The total number of cycles with two            02930000
*                        threads active.                         @05P*/ 02931000
*/* Indices 2-8: reserved for IBM use.                           @05P*/ 02932000
*                                                                       02933000
*Dcl HisCtr_kVersion2_6 Fixed(16) Constant('0006'X); /* Possible value  02934000
*                        for HisEvnCtr_CtrVersion2 returned by the      02935000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request       02936000
*                                                                @04A*/ 02937000
*/* The following constants apply only when the second counter version  02938000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_6         @04P*/ 02939000
*Dcl HisCtr_kCrypto6_PRNG_Function          Fixed(32) Constant(0000);/* 02940000
*                        The total number of the PRNG functions issued  02941000
*                        by the CPU.                             @04P*/ 02942000
*Dcl HisCtr_kCrypto6_PRNG_Cycle             Fixed(32) Constant(0001);/* 02943000
*                        The total number of CPU cycles when the        02944000
*                        DEA/AES coprocessor is busy performing the     02945000
*                        PRNG functions issued by the CPU.       @04P*/ 02946000
*Dcl HisCtr_kCrypto6_PRNG_BlockedFunction   Fixed(32) Constant(0002);/* 02947000
*                        The total number of the PRNG functions that    02948000
*                        are issued by the CPU and are blocked because  02949000
*                        the DEA/AES coprocessor is busy performing a   02950000
*                        function issued by another CPU.         @04P*/ 02951000
*Dcl HisCtr_kCrypto6_PRNG_BlockedCycle      Fixed(32) Constant(0003);/* 02952000
*                        The total number CPU cycles blocked for the    02953000
*                        PRNG functions issued by the CPU because the   02954000
*                        DEA/AES coprocessor is busy performing a       02955000
*                        function issued by another CPU.         @04P*/ 02956000
*Dcl HisCtr_kCrypto6_SHA_Function           Fixed(32) Constant(0004);/* 02957000
*                        The total number of the SHA functions issued   02958000
*                        by the CPU.                             @04P*/ 02959000
*Dcl HisCtr_kCrypto6_SHA_Cycle              Fixed(32) Constant(0005);/* 02960000
*                        The total number of CPU cycles when the        02961000
*                        SHA coprocessor is busy performing the SHA     02962000
*                        functions issued by the CPU.            @04P*/ 02963000
*Dcl HisCtr_kCrypto6_SHA_BlockedFunction    Fixed(32) Constant(0006);/* 02964000
*                        The total number of the SHA functions that     02965000
*                        are issued by the CPU and are blocked because  02966000
*                        the SHA coprocessor is busy performing a       02967000
*                        function issued by another CPU.         @04P*/ 02968000
*Dcl HisCtr_kCrypto6_SHA_BlockedCycle       Fixed(32) Constant(0007);/* 02969000
*                        The total number CPU cycles blocked for the    02970000
*                        SHA functions issued by the CPU because the    02971000
*                        SHA coprocessor is busy performing a function  02972000
*                        issued by another CPU.                  @04P*/ 02973000
*Dcl HisCtr_kCrypto6_DEA_Function           Fixed(32) Constant(0008);/* 02974000
*                        The total number of the DEA functions issued   02975000
*                        by the CPU.                             @04P*/ 02976000
*Dcl HisCtr_kCrypto6_DEA_Cycle              Fixed(32) Constant(0009);/* 02977000
*                        The total number of CPU cycles when the        02978000
*                        DEA/AES coprocessor is busy performing the     02979000
*                        DEA functions issued by the CPU.        @04P*/ 02980000
*Dcl HisCtr_kCrypto6_DEA_BlockedFunction    Fixed(32) Constant(0010);/* 02981000
*                        The total number of the DEA functions that     02982000
*                        are issued by the CPU and are blocked because  02983000
*                        the DEA/AES coprocessor is busy performing a   02984000
*                        function issued by another CPU.         @04P*/ 02985000
*Dcl HisCtr_kCrypto6_DEA_BlockedCycle       Fixed(32) Constant(0011);/* 02986000
*                        The total number CPU cycles blocked for the    02987000
*                        DEA functions issued by the CPU because the    02988000
*                        DEA/AES coprocessor is busy performing a       02989000
*                        function issued by another CPU.         @04P*/ 02990000
*Dcl HisCtr_kCrypto6_AES_Function           Fixed(32) Constant(0012);/* 02991000
*                        The total number of the AES functions issued   02992000
*                        by the CPU.                             @04P*/ 02993000
*Dcl HisCtr_kCrypto6_AES_Cycle              Fixed(32) Constant(0013);/* 02994000
*                        The total number of CPU cycles when the        02995000
*                        DEA/AES coprocessor is busy performing the     02996000
*                        AES functions issued by the CPU.        @04P*/ 02997000
*Dcl HisCtr_kCrypto6_AES_BlockedFunction    Fixed(32) Constant(0014);/* 02998000
*                        The total number of the AES functions that     02999000
*                        are issued by the CPU and are blocked because  03000000
*                        the DEA/AES coprocessor is busy performing a   03001000
*                        function issued by another CPU.         @04P*/ 03002000
*Dcl HisCtr_kCrypto6_AES_BlockedCycle       Fixed(32) Constant(0015);/* 03003000
*                        The total number CPU cycles blocked for the    03004000
*                        AES functions issued by the CPU because the    03005000
*                        DEA/AES coprocessor is busy performing a       03006000
*                        function issued by another CPU.         @04P*/ 03007000
*Dcl HisCtr_kCrypto6_ECC_Function           Fixed(32) Constant(0016);/* 03008000
*                        The total number of the ECC functions issued   03009000
*                        by the CPU.                             @04A*/ 03010000
*Dcl HisCtr_kCrypto6_ECC_Cycle              Fixed(32) Constant(0017);/* 03011000
*                        The total number of CPU cycles when the        03012000
*                        ECC coprocessor is busy performing the         03013000
*                        ECC functions issued by the CPU.        @04A*/ 03014000
*Dcl HisCtr_kCrypto6_ECC_BlockedFunction    Fixed(32) Constant(0018);/* 03015000
*                        The total number of the ECC functions that     03016000
*                        are issued by the CPU and are blocked because  03017000
*                        the ECC coprocessor is busy performing a       03018000
*                        function issued by another CPU.         @04A*/ 03019000
*Dcl HisCtr_kCrypto6_ECC_BlockedCycle       Fixed(32) Constant(0019);/* 03020000
*                        The total number CPU cycles blocked for the    03021000
*                        ECC functions issued by the CPU because the    03022000
*                        ECC coprocessor is busy performing a           03023000
*                        function issued by another CPU.         @04A*/ 03024000
*                                                                       03025000
*Dcl HisCtr_kExt6_Wrt_DL1_RO_To_Excl        Fixed(32) Constant(0000);/* 03026000
*                        The total number of level-1 data-cache         03027000
*                        directory writes where the line was originally 03028000
*                        in a Read-Only state in the cache but has been 03029000
*                        updated to be in the Exclusive state that      03030000
*                        allows stores to the cache line.        @04P*/ 03031000
*Dcl HisCtr_kExt6_Wrt_DTLB2                 Fixed(32) Constant(0001);/* 03032000
*                        The total number of level-2 data-TLB           03033000
*                        entry writes.                           @04P*/ 03034000
*Dcl HisCtr_kExt6_DTLB2_MissCycle           Fixed(32) Constant(0002);/* 03035000
*                        The total number of CPU cycles a level-2       03036000
*                        data-TLB miss is in progress.           @04P*/ 03037000
*Dcl HisCtr_kExt6_Wrt_TLB2_1M               Fixed(32) Constant(0003);/* 03038000
*                        The total number of translation entries        03039000
*                        written into the Combined Region and Segment   03040000
*                        Table Entry array in the Level-2 TLB for a     03041000
*                        one-megabyte page.                      @04A*/ 03042000
*Dcl HisCtr_kExt6_Wrt_TLB2_2G               Fixed(32) Constant(0004);/* 03043000
*                        The total number of translation entries for a  03044000
*                        two-gigabyte page written into the Level-2     03045000
*                        TLB.                                    @04P*/ 03046000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_DL2           Fixed(32) Constant(0005);/* 03047000
*                        The total number of level-1 data-cache         03048000
*                        directory writes where the returned cache line 03049000
*                        was sourced from the level-2 data-cache.@04P*/ 03050000
*Dcl HisCtr_kExt6_Wrt_ITLB2                 Fixed(32) Constant(0006);/* 03051000
*                        The total number of translation entries        03052000
*                        written into the Translation Lookaside Buffer  03053000
*                        2 (TLB2) and the request was made by the       03054000
*                        instruction cache. This is a replacement for   03055000
*                        what was provided for the ITLB on prior        03056000
*                        machines.                               @04P*/ 03057000
*Dcl HisCtr_kExt6_ITLB2_MissCycle           Fixed(32) Constant(0007);/* 03058000
*                        The total number of CPU cycles a level-2       03059000
*                        instruction-TLB miss is in progress.    @04P*/ 03060000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_IL2           Fixed(32) Constant(0008);/* 03061000
*                        The total number of level-1 instruction-cache  03062000
*                        directory writes where the returned cache line 03063000
*                        was sourced from the level-2                   03064000
*                        instruction-cache.                      @04P*/ 03065000
*Dcl HisCtr_kExt6_Wrt_TLB2_PTE              Fixed(32) Constant(0009);/* 03066000
*                        The total number of translation entries        03067000
*                        written into the Page Table Entry array in the 03068000
*                        Level-2 TLB.                            @04P*/ 03069000
*Dcl HisCtr_kExt6_Wrt_TLB2_CRSTE_PTE        Fixed(32) Constant(0010);/* 03070000
*                        The total number of translation entries        03071000
*                        written into the Combined Region and Segment   03072000
*                        Table Entry array and the Page Table Entry     03073000
*                        array in the Level-2 TLB.               @04P*/ 03074000
*Dcl HisCtr_kExt6_TLB2_BusyCycle            Fixed(32) Constant(0011);/* 03075000
*                        The total number of cycles a Level-2 TLB       03076000
*                        translation engine was busy.            @04P*/ 03077000
*Dcl HisCtr_kExt6_TEND_Constrained          Fixed(32) Constant(0012);/* 03078000
*                        The total number of TEND instructions          03079000
*                        that have completed in a constrained           03080000
*                        transactional-execution mode.           @04P*/ 03081000
*Dcl HisCtr_kExt6_TEND_NonConstrained       Fixed(32) Constant(0013);/* 03082000
*                        The total number of TEND instructions          03083000
*                        that have completed in a nonconstrained        03084000
*                        transactional-execution mode.           @04P*/ 03085000
*/* Index 14: undefined counter                                  @04P*/ 03086000
*Dcl HisCtr_kExt6_L1_Cache_TLB1_2_MissCycle Fixed(32) Constant(0015);/* 03087000
*                        The total number of CPU cycles a level-1 cache 03088000
*                        or level-2 TLB miss is in progress.     @04P*/ 03089000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OnChNI      Fixed(32) Constant(0016);/* 03090000
*                        The total number of level-1 data-cache         03091000
*                        directory writes where the returned cache line 03092000
*                        was sourced from an On-Chip level-3 cache      03093000
*                        without intervention.                   @04P*/ 03094000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_MemOnCh       Fixed(32) Constant(0017);/* 03095000
*                        The total number of level-1 data-cache         03096000
*                        directory writes where the returned cache line 03097000
*                        was sourced from an On-Chip memory.     @04P*/ 03098000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OnChI       Fixed(32) Constant(0018);/* 03099000
*                        The total number of level-1 data-cache         03100000
*                        directory writes where the returned cache line 03101000
*                        was sourced from an On-Chip Level-3 cache.     03102000
*                        with intervention.                      @04P*/ 03103000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OnClNI      Fixed(32) Constant(0019);/* 03104000
*                        The total number of level-1 data-cache         03105000
*                        directory writes where the returned cache line 03106000
*                        was sourced from an On-Cluster level-3 cache   03107000
*                        without intervention.                   @04P*/ 03108000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_MemOnCl       Fixed(32) Constant(0020);/* 03109000
*                        The total number of level-1 data-cache         03110000
*                        directory writes where the returned cache line 03111000
*                        was sourced from an On-Cluster memory.  @04P*/ 03112000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OnClI       Fixed(32) Constant(0021);/* 03113000
*                        The total number of level-1 data-cache         03114000
*                        directory writes where the returned cache line 03115000
*                        was sourced from On-Cluster Level-3 cache      03116000
*                        with intervention.                      @04P*/ 03117000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OffClNI     Fixed(32) Constant(0022);/* 03118000
*                        The total number of level-1 data-cache         03119000
*                        directory writes where the returned cache line 03120000
*                        was sourced from an Off-Cluster Level-3        03121000
*                        cache without intervention.             @04P*/ 03122000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_MemOffCl      Fixed(32) Constant(0023);/* 03123000
*                        The total number of level-1 data-cache         03124000
*                        directory writes where the returned cache line 03125000
*                        was sourced from Off-Cluster memory.    @04P*/ 03126000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OffClI      Fixed(32) Constant(0024);/* 03127000
*                        The total number of level-1 data-cache         03128000
*                        directory writes where the returned cache line 03129000
*                        was sourced from an Off-Cluster Level-3        03130000
*                        cache with intervention.                @04P*/ 03131000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OffDrNI     Fixed(32) Constant(0025);/* 03132000
*                        The total number of level-1 data-cache         03133000
*                        directory writes where the returned cache line 03134000
*                        was sourced from an Off-Drawer Level-3         03135000
*                        cache without intervention.             @04P*/ 03136000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_MemOffDr      Fixed(32) Constant(0026);/* 03137000
*                        The total number of level-1 data-cache         03138000
*                        directory writes where the returned cache line 03139000
*                        was sourced from an Off-Drawer Memory.  @04P*/ 03140000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OffDrI      Fixed(32) Constant(0027);/* 03141000
*                        The total number of level-1 data-cache         03142000
*                        directory writes where the returned cache line 03143000
*                        was sourced from an Off-Drawer Level-3         03144000
*                        cache with intervention.                @04P*/ 03145000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L4OnDr        Fixed(32) Constant(0028);/* 03146000
*                        The total number of level-1 data-cache         03147000
*                        directory writes where the returned cache line 03148000
*                        was sourced from On-Drawer Level-4 cache.      03149000
*                                                                @04P*/ 03150000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L4OffDr       Fixed(32) Constant(0029);/* 03151000
*                        The total number of level-1 data-cache         03152000
*                        directory writes where the returned cache line 03153000
*                        was sourced from Off-Drawer Level-4 cache.     03154000
*                                                                @04P*/ 03155000
*Dcl HisCtr_kExt6_Wrt_DL1_Src_L3OnChROx     Fixed(32) Constant(0030);/* 03156000
*                        The total number of level-1 data-cache         03157000
*                        directory writes where the returned cache line 03158000
*                        was sourced from On-Chip Level-3 cache but a   03159000
*                        read-only invalidate was done to remove other  03160000
*                        copies of the cache line.               @04P*/ 03161000
*/* Indices 31-33: undefined counters                            @04P*/ 03162000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L3OnChNI      Fixed(32) Constant(0034);/* 03163000
*                        The total number of level-1 instruction-cache  03164000
*                        directory writes where the returned cache line 03165000
*                        was sourced from an On-Chip level-3 cache      03166000
*                        without intervention.                   @04P*/ 03167000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_MemOnCh       Fixed(32) Constant(0035);/* 03168000
*                        The total number of level-1 instruction-cache  03169000
*                        directory writes where the returned cache line 03170000
*                        was sourced from an On-Chip memory.     @04P*/ 03171000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L3OnChI       Fixed(32) Constant(0036);/* 03172000
*                        The total number of level-1 instruction-cache  03173000
*                        directory writes where the returned cache line 03174000
*                        was sourced from an On-Chip Level-3 cache.     03175000
*                        with intervention.                      @04P*/ 03176000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L3OnClNI      Fixed(32) Constant(0037);/* 03177000
*                        The total number of level-1 instruction-cache  03178000
*                        directory writes where the returned cache line 03179000
*                        was sourced from an On-Cluster level-3 cache   03180000
*                        without intervention.                   @04P*/ 03181000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_MemOnCl       Fixed(32) Constant(0038);/* 03182000
*                        The total number of level-1 instruction-cache  03183000
*                        directory writes where the returned cache line 03184000
*                        was sourced from an On-Cluster memory.  @04P*/ 03185000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L3OnClI       Fixed(32) Constant(0039);/* 03186000
*                        The total number of level-1 instruction-cache  03187000
*                        directory writes where the returned cache line 03188000
*                        was sourced from On-Cluster Level-3 cache      03189000
*                        with intervention.                      @04P*/ 03190000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L3OffClNI     Fixed(32) Constant(0040);/* 03191000
*                        The total number of level-1 instruction-cache  03192000
*                        directory writes where the returned cache line 03193000
*                        was sourced from an Off-Cluster Level-3        03194000
*                        cache without intervention.             @04P*/ 03195000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_MemOffCl      Fixed(32) Constant(0041);/* 03196000
*                        The total number of level-1 instruction-cache  03197000
*                        directory writes where the returned cache line 03198000
*                        was sourced from Off-Cluster memory.    @04P*/ 03199000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L3OffClI      Fixed(32) Constant(0042);/* 03200000
*                        The total number of level-1 instruction-cache  03201000
*                        directory writes where the returned cache line 03202000
*                        was sourced from an Off-Cluster Level-3        03203000
*                        cache with intervention.                @04P*/ 03204000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L3OffDrNI     Fixed(32) Constant(0043);/* 03205000
*                        The total number of level-1 instruction-cache  03206000
*                        directory writes where the returned cache line 03207000
*                        was sourced from an Off-Drawer Level-3         03208000
*                        cache without intervention.             @04P*/ 03209000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_MemOffDr      Fixed(32) Constant(0044);/* 03210000
*                        The total number of level-1 instruction-cache  03211000
*                        directory writes where the returned cache line 03212000
*                        was sourced from an Off-Drawer Memory.  @04P*/ 03213000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L3OffDrI      Fixed(32) Constant(0045);/* 03214000
*                        The total number of level-1 instruction-cache  03215000
*                        directory writes where the returned cache line 03216000
*                        was sourced from an Off-Drawer Level-3         03217000
*                        cache with intervention.                @04P*/ 03218000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L4OnDr        Fixed(32) Constant(0046);/* 03219000
*                        The total number of level-1 instruction-cache  03220000
*                        directory writes where the returned cache line 03221000
*                        was sourced from On-Drawer Level-4 cache.      03222000
*                                                                @04P*/ 03223000
*Dcl HisCtr_kExt6_Wrt_IL1_Src_L4OffDr       Fixed(32) Constant(0047);/* 03224000
*                        The total number of level-1 instruction-cache  03225000
*                        directory writes where the returned cache line 03226000
*                        was sourced from Off-Drawer Level-4 cache.     03227000
*                                                                @04P*/ 03228000
*/* Indices 48-95: undefined counters                            @04P*/ 03229000
*Dcl HisCtr_kExt6_FPE_Slots_BCD_DFP         Fixed(32) Constant(0096);/* 03230000
*                        The total number of floating point execution   03231000
*                        slots used for finished Binary Coded Decimal   03232000
*                        to Decimal Floating Point conversions.         03233000
*                        (Instructions: CDZT, CXZT, CZDT, CZXT.) @04P*/ 03234000
*Dcl HisCtr_kExt6_FPE_Slots_Vec_BCD         Fixed(32) Constant(0097);/* 03235000
*                        The total number of floating point execution   03236000
*                        slots used for finished vector arithmetic      03237000
*                        Binary Coded Decimal instructions.             03238000
*                        (Instructions: VAP, VSP, VMP, VMSP, VDP, VSDP, 03239000
*                        VRP, VLIP, VSRP, VPSOP, VCP, VTP, VPKZ, VUPKZ, 03240000
*                        VCVB, VCVBG, VCVD, VCVDG.)              @04P*/ 03241000
*Dcl HisCtr_kExt6_Dec_Instrs                Fixed(32) Constant(0098);/* 03242000
*                        The total number of decimal instructions       03243000
*                        executed. (Instructions: CVB, CVD, AP, CP,     03244000
*                        DP, ED, EDMK, MP, SRP, SP, ZAP.)        @04P*/ 03245000
*/* Indices 99-103: undefined counters                           @04P*/ 03246000
*DCL HisCtr_kExt6_LHT                       Fixed(32) Constant(0104);/* 03247000
*                        The total number of Last Host Translations     03248000
*                                                                @04P*/ 03249000
*/* Indices 105-114: undefined counters                          @04P*/ 03250000
*Dcl HisCtr_kExt6_Abort_NonConstrained      Fixed(32) Constant(0115);/* 03251000
*                        The total number of transaction aborts that    03252000
*                        have occurred in a nonconstrained              03253000
*                        transactional-execution mode.           @04P*/ 03254000
*Dcl HisCtr_kExt6_Abort_ConstrainedNS       Fixed(32) Constant(0116);/* 03255000
*                        The total number of transaction aborts that    03256000
*                        have occurred in a constrained                 03257000
*                        transactional-execution mode and the CPU is    03258000
*                        not using any special logic to allow the       03259000
*                        transaction to complete.                @04P*/ 03260000
*Dcl HisCtr_kExt6_Abort_ConstrainedS        Fixed(32) Constant(0117);/* 03261000
*                        The total number of transaction aborts         03262000
*                        that have occurred in a constrained            03263000
*                        transactional-execution mode and the CPU is    03264000
*                        using any special logic to allow the           03265000
*                        transaction to complete.                @04P*/ 03266000
*/* Indices 118-143: undefined counters                          @04A*/ 03267000
*                                                                       03268000
*%/******************************************************************/; 03269000
*%/*                                                                */; 03270000
*%/* See HISZCTRS for HisCtr_kMTDiag6 indices that are reserved     */; 03271000
*%/* for IBM use.                                                   */; 03272000
*%/*                                                            @04P*/; 03273000
*%/******************************************************************/; 03274000
*Dcl HisCtr_kMTDiag6_Cycle_T1               Fixed(32) Constant(0000);/* 03275000
*                        The total number of cycles with one thread     03276000
*                        active.                                 @04P*/ 03277000
*Dcl HisCtr_kMTDiag6_Cycle_T2               Fixed(32) Constant(0001);/* 03278000
*                        The total number of cycles with two            03279000
*                        threads active.                         @04P*/ 03280000
*/* Indices 2-8: reserved for IBM use.                           @04P*/ 03281000
*                                                                       03282000
*Dcl HisCtr_kVersion2_5 Fixed(16) Constant('0005'X); /* Possible value  03283000
*                        for HisEvnCtr_CtrVersion2 returned by the      03284000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request       03285000
*                                                                @L1P*/ 03286000
*/* The following constants apply only when the second counter version  03287000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_5         @L1P*/ 03288000
*Dcl HisCtr_kCrypto5_PRNG_Function          Fixed(32) Constant(0000);/* 03289000
*                        The total number of the PRNG functions issued  03290000
*                        by the CPU.                             @L1P*/ 03291000
*Dcl HisCtr_kCrypto5_PRNG_Cycle             Fixed(32) Constant(0001);/* 03292000
*                        The total number of CPU cycles when the        03293000
*                        DEA/AES coprocessor is busy performing the     03294000
*                        PRNG functions issued by the CPU.       @L1P*/ 03295000
*Dcl HisCtr_kCrypto5_PRNG_BlockedFunction   Fixed(32) Constant(0002);/* 03296000
*                        The total number of the PRNG functions that    03297000
*                        are issued by the CPU and are blocked because  03298000
*                        the DEA/AES coprocessor is busy performing a   03299000
*                        function issued by another CPU.         @L1P*/ 03300000
*Dcl HisCtr_kCrypto5_PRNG_BlockedCycle      Fixed(32) Constant(0003);/* 03301000
*                        The total number CPU cycles blocked for the    03302000
*                        PRNG functions issued by the CPU because the   03303000
*                        DEA/AES coprocessor is busy performing a       03304000
*                        function issued by another CPU.         @L1P*/ 03305000
*Dcl HisCtr_kCrypto5_SHA_Function           Fixed(32) Constant(0004);/* 03306000
*                        The total number of the SHA functions issued   03307000
*                        by the CPU.                             @L1P*/ 03308000
*Dcl HisCtr_kCrypto5_SHA_Cycle              Fixed(32) Constant(0005);/* 03309000
*                        The total number of CPU cycles when the        03310000
*                        SHA coprocessor is busy performing the SHA     03311000
*                        functions issued by the CPU.            @L1P*/ 03312000
*Dcl HisCtr_kCrypto5_SHA_BlockedFunction    Fixed(32) Constant(0006);/* 03313000
*                        The total number of the SHA functions that     03314000
*                        are issued by the CPU and are blocked because  03315000
*                        the SHA coprocessor is busy performing a       03316000
*                        function issued by another CPU.         @L1P*/ 03317000
*Dcl HisCtr_kCrypto5_SHA_BlockedCycle       Fixed(32) Constant(0007);/* 03318000
*                        The total number CPU cycles blocked for the    03319000
*                        SHA functions issued by the CPU because the    03320000
*                        SHA coprocessor is busy performing a function  03321000
*                        issued by another CPU.                  @L1P*/ 03322000
*Dcl HisCtr_kCrypto5_DEA_Function           Fixed(32) Constant(0008);/* 03323000
*                        The total number of the DEA functions issued   03324000
*                        by the CPU.                             @L1P*/ 03325000
*Dcl HisCtr_kCrypto5_DEA_Cycle              Fixed(32) Constant(0009);/* 03326000
*                        The total number of CPU cycles when the        03327000
*                        DEA/AES coprocessor is busy performing the     03328000
*                        DEA functions issued by the CPU.        @L1P*/ 03329000
*Dcl HisCtr_kCrypto5_DEA_BlockedFunction    Fixed(32) Constant(0010);/* 03330000
*                        The total number of the DEA functions that     03331000
*                        are issued by the CPU and are blocked because  03332000
*                        the DEA/AES coprocessor is busy performing a   03333000
*                        function issued by another CPU.         @L1P*/ 03334000
*Dcl HisCtr_kCrypto5_DEA_BlockedCycle       Fixed(32) Constant(0011);/* 03335000
*                        The total number CPU cycles blocked for the    03336000
*                        DEA functions issued by the CPU because the    03337000
*                        DEA/AES coprocessor is busy performing a       03338000
*                        function issued by another CPU.         @L1P*/ 03339000
*Dcl HisCtr_kCrypto5_AES_Function           Fixed(32) Constant(0012);/* 03340000
*                        The total number of the AES functions issued   03341000
*                        by the CPU.                             @L1P*/ 03342000
*Dcl HisCtr_kCrypto5_AES_Cycle              Fixed(32) Constant(0013);/* 03343000
*                        The total number of CPU cycles when the        03344000
*                        DEA/AES coprocessor is busy performing the     03345000
*                        AES functions issued by the CPU.        @L1P*/ 03346000
*Dcl HisCtr_kCrypto5_AES_BlockedFunction    Fixed(32) Constant(0014);/* 03347000
*                        The total number of the AES functions that     03348000
*                        are issued by the CPU and are blocked because  03349000
*                        the DEA/AES coprocessor is busy performing a   03350000
*                        function issued by another CPU.         @L1P*/ 03351000
*Dcl HisCtr_kCrypto5_AES_BlockedCycle       Fixed(32) Constant(0015);/* 03352000
*                        The total number CPU cycles blocked for the    03353000
*                        AES functions issued by the CPU because the    03354000
*                        DEA/AES coprocessor is busy performing a       03355000
*                        function issued by another CPU.         @L1P*/ 03356000
*                                                                       03357000
*Dcl HisCtr_kExt5_Wrt_DL1_RO_To_Excl        Fixed(32) Constant(0000);/* 03358000
*                        The total number of level-1 data-cache         03359000
*                        directory writes where the line was originally 03360000
*                        in a Read-Only state in the cache but has been 03361000
*                        updated to be in the Exclusive state that      03362000
*                        allows stores to the cache line.        @L1P*/ 03363000
*Dcl HisCtr_kExt5_Wrt_DTLB2                 Fixed(32) Constant(0001);/* 03364000
*                        The total number of level-2 data-TLB           03365000
*                        entry writes.                           @L1A*/ 03366000
*Dcl HisCtr_kExt5_DTLB2_MissCycle           Fixed(32) Constant(0002);/* 03367000
*                        The total number of CPU cycles a level-2       03368000
*                        data-TLB miss is in progress.           @L1A*/ 03369000
*Dcl HisCtr_kExt5_Wrt_TLB2_1M_LHT           Fixed(32) Constant(0003);/* 03370000
*                        The total number of translation entries        03371000
*                        written into the Combined Region and Segment   03372000
*                        Table Entry array in the Level-2 TLB for a     03373000
*                        one-megabyte page or a Last Host Translation   03374000
*                        was done.                               @03A*/ 03375000
*Dcl HisCtr_kExt5_Wrt_TLB2_2G               Fixed(32) Constant(0004);/* 03376000
*                        The total number of translation entries for a  03377000
*                        two-gigabyte page written into the Level-2     03378000
*                        TLB.                                    @03A*/ 03379000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_DL2           Fixed(32) Constant(0005);/* 03380000
*                        The total number of level-1 data-cache         03381000
*                        directory writes where the returned cache line 03382000
*                        was sourced from the level-2 data-cache.@L1P*/ 03383000
*Dcl HisCtr_kExt5_Wrt_ITLB2                 Fixed(32) Constant(0006);/* 03384000
*                        The total number of translation entries        03385000
*                        written into the Translation Lookaside Buffer  03386000
*                        2 (TLB2) and the request was made by the       03387000
*                        instruction cache. This is a replacement for   03388000
*                        what was provided for the ITLB on prior        03389000
*                        machines.                               @03C*/ 03390000
*Dcl HisCtr_kExt5_ITLB2_MissCycle           Fixed(32) Constant(0007);/* 03391000
*                        The total number of CPU cycles a level-2       03392000
*                        instruction-TLB miss is in progress.    @L1A*/ 03393000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_IL2           Fixed(32) Constant(0008);/* 03394000
*                        The total number of level-1 instruction-cache  03395000
*                        directory writes where the returned cache line 03396000
*                        was sourced from the level-2                   03397000
*                        instruction-cache.                      @L1P*/ 03398000
*Dcl HisCtr_kExt5_Wrt_TLB2_PTE              Fixed(32) Constant(0009);/* 03399000
*                        The total number of translation entries        03400000
*                        written into the Page Table Entry array in the 03401000
*                        Level-2 TLB.                            @03A*/ 03402000
*Dcl HisCtr_kExt5_Wrt_TLB2_CRSTE_PTE        Fixed(32) Constant(0010);/* 03403000
*                        The total number of translation entries        03404000
*                        written into the Combined Region and Segment   03405000
*                        Table Entry array and the Page Table Entry     03406000
*                        array in the Level-2 TLB.               @03A*/ 03407000
*Dcl HisCtr_kExt5_TLB2_BusyCycle            Fixed(32) Constant(0011);/* 03408000
*                        The total number of cycles a Level-2 TLB       03409000
*                        translation engine was busy.            @03A*/ 03410000
*Dcl HisCtr_kExt5_TEND_Constrained          Fixed(32) Constant(0012);/* 03411000
*                        The total number of TEND instructions          03412000
*                        that have completed in a constrained           03413000
*                        transactional-execution mode.           @L1P*/ 03414000
*Dcl HisCtr_kExt5_TEND_NonConstrained       Fixed(32) Constant(0013);/* 03415000
*                        The total number of TEND instructions          03416000
*                        that have completed in a nonconstrained        03417000
*                        transactional-execution mode.           @L1P*/ 03418000
*/* Index 14: undefined counter                                  @L1P*/ 03419000
*Dcl HisCtr_kExt5_L1_Cache_TLB1_2_MissCycle Fixed(32) Constant(0015);/* 03420000
*                        The total number of CPU cycles a level-1 cache 03421000
*                        or level-2 TLB miss is in progress.     @L1P*/ 03422000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OnChNI      Fixed(32) Constant(0016);/* 03423000
*                        The total number of level-1 data-cache         03424000
*                        directory writes where the returned cache line 03425000
*                        was sourced from an On-Chip level-3 cache      03426000
*                        without intervention.                   @L1P*/ 03427000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_MemOnCh       Fixed(32) Constant(0017);/* 03428000
*                        The total number of level-1 data-cache         03429000
*                        directory writes where the returned cache line 03430000
*                        was sourced from an On-Chip memory.     @L1A*/ 03431000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OnChI       Fixed(32) Constant(0018);/* 03432000
*                        The total number of level-1 data-cache         03433000
*                        directory writes where the returned cache line 03434000
*                        was sourced from an On-Chip Level-3 cache.     03435000
*                        with intervention.                      @L1A*/ 03436000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OnClNI      Fixed(32) Constant(0019);/* 03437000
*                        The total number of level-1 data-cache         03438000
*                        directory writes where the returned cache line 03439000
*                        was sourced from an On-Cluster level-3 cache   03440000
*                        without intervention.                   @L1A*/ 03441000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_MemOnCl       Fixed(32) Constant(0020);/* 03442000
*                        The total number of level-1 data-cache         03443000
*                        directory writes where the returned cache line 03444000
*                        was sourced from an On-Cluster memory.  @L1A*/ 03445000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OnClI       Fixed(32) Constant(0021);/* 03446000
*                        The total number of level-1 data-cache         03447000
*                        directory writes where the returned cache line 03448000
*                        was sourced from On-Cluster Level-3 cache      03449000
*                        with intervention.                      @L1A*/ 03450000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OffClNI     Fixed(32) Constant(0022);/* 03451000
*                        The total number of level-1 data-cache         03452000
*                        directory writes where the returned cache line 03453000
*                        was sourced from an Off-Cluster Level-3        03454000
*                        cache without intervention.             @L1A*/ 03455000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_MemOffCl      Fixed(32) Constant(0023);/* 03456000
*                        The total number of level-1 data-cache         03457000
*                        directory writes where the returned cache line 03458000
*                        was sourced from Off-Cluster memory.    @L1A*/ 03459000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OffClI      Fixed(32) Constant(0024);/* 03460000
*                        The total number of level-1 data-cache         03461000
*                        directory writes where the returned cache line 03462000
*                        was sourced from an Off-Cluster Level-3        03463000
*                        cache with intervention.                @L1A*/ 03464000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OffDrNI     Fixed(32) Constant(0025);/* 03465000
*                        The total number of level-1 data-cache         03466000
*                        directory writes where the returned cache line 03467000
*                        was sourced from an Off-Drawer Level-3         03468000
*                        cache without intervention.             @L1A*/ 03469000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_MemOffDr      Fixed(32) Constant(0026);/* 03470000
*                        The total number of level-1 data-cache         03471000
*                        directory writes where the returned cache line 03472000
*                        was sourced from an Off-Drawer Memory.  @L1A*/ 03473000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OffDrI      Fixed(32) Constant(0027);/* 03474000
*                        The total number of level-1 data-cache         03475000
*                        directory writes where the returned cache line 03476000
*                        was sourced from an Off-Drawer Level-3         03477000
*                        cache with intervention.                @L1A*/ 03478000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L4OnDr        Fixed(32) Constant(0028);/* 03479000
*                        The total number of level-1 data-cache         03480000
*                        directory writes where the returned cache line 03481000
*                        was sourced from On-Drawer Level-4 cache.      03482000
*                                                                @L1A*/ 03483000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L4OffDr       Fixed(32) Constant(0029);/* 03484000
*                        The total number of level-1 data-cache         03485000
*                        directory writes where the returned cache line 03486000
*                        was sourced from Off-Drawer Level-4 cache.     03487000
*                                                                @L1A*/ 03488000
*Dcl HisCtr_kExt5_Wrt_DL1_Src_L3OnChROx     Fixed(32) Constant(0030);/* 03489000
*                        The total number of level-1 data-cache         03490000
*                        directory writes where the returned cache line 03491000
*                        was sourced from On-Chip Level-3 cache but a   03492000
*                        read-only invalidate was done to remove other  03493000
*                        copies of the cache line.               @L1A*/ 03494000
*/* Indices 31-33: undefined counters                            @02A*/ 03495000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L3OnChNI      Fixed(32) Constant(0034);/* 03496000
*                        The total number of level-1 instruction-cache  03497000
*                        directory writes where the returned cache line 03498000
*                        was sourced from an On-Chip level-3 cache      03499000
*                        without intervention.                   @L1P*/ 03500000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_MemOnCh       Fixed(32) Constant(0035);/* 03501000
*                        The total number of level-1 instruction-cache  03502000
*                        directory writes where the returned cache line 03503000
*                        was sourced from an On-Chip memory.     @L1A*/ 03504000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L3OnChI       Fixed(32) Constant(0036);/* 03505000
*                        The total number of level-1 instruction-cache  03506000
*                        directory writes where the returned cache line 03507000
*                        was sourced from an On-Chip Level-3 cache.     03508000
*                        with intervention.                      @L1A*/ 03509000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L3OnClNI      Fixed(32) Constant(0037);/* 03510000
*                        The total number of level-1 instruction-cache  03511000
*                        directory writes where the returned cache line 03512000
*                        was sourced from an On-Cluster level-3 cache   03513000
*                        without intervention.                   @L1A*/ 03514000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_MemOnCl       Fixed(32) Constant(0038);/* 03515000
*                        The total number of level-1 instruction-cache  03516000
*                        directory writes where the returned cache line 03517000
*                        was sourced from an On-Cluster memory.  @L1A*/ 03518000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L3OnClI       Fixed(32) Constant(0039);/* 03519000
*                        The total number of level-1 instruction-cache  03520000
*                        directory writes where the returned cache line 03521000
*                        was sourced from On-Cluster Level-3 cache      03522000
*                        with intervention.                      @L1A*/ 03523000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L3OffClNI     Fixed(32) Constant(0040);/* 03524000
*                        The total number of level-1 instruction-cache  03525000
*                        directory writes where the returned cache line 03526000
*                        was sourced from an Off-Cluster Level-3        03527000
*                        cache without intervention.             @L1A*/ 03528000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_MemOffCl      Fixed(32) Constant(0041);/* 03529000
*                        The total number of level-1 instruction-cache  03530000
*                        directory writes where the returned cache line 03531000
*                        was sourced from Off-Cluster memory.    @L1A*/ 03532000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L3OffClI      Fixed(32) Constant(0042);/* 03533000
*                        The total number of level-1 instruction-cache  03534000
*                        directory writes where the returned cache line 03535000
*                        was sourced from an Off-Cluster Level-3        03536000
*                        cache with intervention.                @L1A*/ 03537000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L3OffDrNI     Fixed(32) Constant(0043);/* 03538000
*                        The total number of level-1 instruction-cache  03539000
*                        directory writes where the returned cache line 03540000
*                        was sourced from an Off-Drawer Level-3         03541000
*                        cache without intervention.             @L1A*/ 03542000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_MemOffDr      Fixed(32) Constant(0044);/* 03543000
*                        The total number of level-1 instruction-cache  03544000
*                        directory writes where the returned cache line 03545000
*                        was sourced from an Off-Drawer Memory.  @L1A*/ 03546000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L3OffDrI      Fixed(32) Constant(0045);/* 03547000
*                        The total number of level-1 instruction-cache  03548000
*                        directory writes where the returned cache line 03549000
*                        was sourced from an Off-Drawer Level-3         03550000
*                        cache with intervention.                @L1A*/ 03551000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L4OnDr        Fixed(32) Constant(0046);/* 03552000
*                        The total number of level-1 instruction-cache  03553000
*                        directory writes where the returned cache line 03554000
*                        was sourced from On-Drawer Level-4 cache.      03555000
*                                                                @L1A*/ 03556000
*Dcl HisCtr_kExt5_Wrt_IL1_Src_L4OffDr       Fixed(32) Constant(0047);/* 03557000
*                        The total number of level-1 instruction-cache  03558000
*                        directory writes where the returned cache line 03559000
*                        was sourced from Off-Drawer Level-4 cache.     03560000
*                                                                @L1A*/ 03561000
*/* Indices 48-95: undefined counters                            @L1A*/ 03562000
*Dcl HisCtr_kExt5_FPE_Slots_BCD_DFP         Fixed(32) Constant(0096);/* 03563000
*                        The total number of floating point execution   03564000
*                        slots used for finished Binary Coded Decimal   03565000
*                        to Decimal Floating Point conversions.         03566000
*                        (Instructions: CDZT, CXZT, CZDT, CZXT.) @03A*/ 03567000
*Dcl HisCtr_kExt5_FPE_Slots_Vec_BCD         Fixed(32) Constant(0097);/* 03568000
*                        The total number of floating point execution   03569000
*                        slots used for finished vector arithmetic      03570000
*                        Binary Coded Decimal instructions.             03571000
*                        (Instructions: VAP, VSP, VMP, VMSP, VDP, VSDP, 03572000
*                        VRP, VLIP, VSRP, VPSOP, VCP, VTP, VPKZ, VUPKZ, 03573000
*                        VCVB, VCVBG, VCVD, VCVDG.)              @03A*/ 03574000
*Dcl HisCtr_kExt5_Dec_Instrs                Fixed(32) Constant(0098);/* 03575000
*                        The total number of decimal instructions       03576000
*                        executed. (Instructions: CVB, CVD, AP, CP,     03577000
*                        DP, ED, EDMK, MP, SRP, SP, ZAP.)        @03A*/ 03578000
*/* Indices 99-103: undefined counters                           @L1A*/ 03579000
*DCL HisCtr_kExt5_LHT                       Fixed(32) Constant(0104);/* 03580000
*                        The total number of Last Host Translations     03581000
*                                                                @03A*/ 03582000
*/* Indices 105-114: undefined counters                          @L1A*/ 03583000
*Dcl HisCtr_kExt5_Abort_NonConstrained      Fixed(32) Constant(0115);/* 03584000
*                        The total number of transaction aborts that    03585000
*                        have occurred in a nonconstrained              03586000
*                        transactional-execution mode.           @L1A*/ 03587000
*Dcl HisCtr_kExt5_Abort_ConstrainedNS       Fixed(32) Constant(0116);/* 03588000
*                        The total number of transaction aborts that    03589000
*                        have occurred in a constrained                 03590000
*                        transactional-execution mode and the CPU is    03591000
*                        not using any special logic to allow the       03592000
*                        transaction to complete.                @L1A*/ 03593000
*Dcl HisCtr_kExt5_Abort_ConstrainedS        Fixed(32) Constant(0117);/* 03594000
*                        The total number of transaction aborts         03595000
*                        that have occurred in a constrained            03596000
*                        transactional-execution mode and the CPU is    03597000
*                        using any special logic to allow the           03598000
*                        transaction to complete.                @L1A*/ 03599000
*/* Indices 118-127: undefined counters                          @L1A*/ 03600000
*                                                                       03601000
*%/******************************************************************/; 03602000
*%/*                                                                */; 03603000
*%/* See HISZCTRS for HisCtr_kMTDiag5 indices that are reserved     */; 03604000
*%/* for IBM use.                                                   */; 03605000
*%/*                                                            @L1P*/; 03606000
*%/******************************************************************/; 03607000
*Dcl HisCtr_kMTDiag5_Cycle_T1               Fixed(32) Constant(0000);/* 03608000
*                        The total number of cycles with one thread     03609000
*                        active.                                 @L1P*/ 03610000
*Dcl HisCtr_kMTDiag5_Cycle_T2               Fixed(32) Constant(0001);/* 03611000
*                        The total number of cycles with two            03612000
*                        threads active.                         @L1P*/ 03613000
*/* Indices 2-8: reserved for IBM use.                           @L1P*/ 03614000
*                                                                       03615000
*Dcl HisCtr_kVersion2_4 Fixed(16) Constant('0004'X); /* Possible value  03616000
*                        for HisEvnCtr_CtrVersion2 returned by the      03617000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request       03618000
*                                                                @02A*/ 03619000
*/* The following constants apply only when the second counter version  03620000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_4         @02A*/ 03621000
*Dcl HisCtr_kCrypto4_PRNG_Function          Fixed(32) Constant(0000);/* 03622000
*                        The total number of the PRNG functions issued  03623000
*                        by the CPU.                             @02A*/ 03624000
*Dcl HisCtr_kCrypto4_PRNG_Cycle             Fixed(32) Constant(0001);/* 03625000
*                        The total number of CPU cycles when the        03626000
*                        DEA/AES coprocessor is busy performing the     03627000
*                        PRNG functions issued by the CPU.       @02A*/ 03628000
*Dcl HisCtr_kCrypto4_PRNG_BlockedFunction   Fixed(32) Constant(0002);/* 03629000
*                        The total number of the PRNG functions that    03630000
*                        are issued by the CPU and are blocked because  03631000
*                        the DEA/AES coprocessor is busy performing a   03632000
*                        function issued by another CPU.         @02A*/ 03633000
*Dcl HisCtr_kCrypto4_PRNG_BlockedCycle      Fixed(32) Constant(0003);/* 03634000
*                        The total number CPU cycles blocked for the    03635000
*                        PRNG functions issued by the CPU because the   03636000
*                        DEA/AES coprocessor is busy performing a       03637000
*                        function issued by another CPU.         @02A*/ 03638000
*Dcl HisCtr_kCrypto4_SHA_Function           Fixed(32) Constant(0004);/* 03639000
*                        The total number of the SHA functions issued   03640000
*                        by the CPU.                             @02A*/ 03641000
*Dcl HisCtr_kCrypto4_SHA_Cycle              Fixed(32) Constant(0005);/* 03642000
*                        The total number of CPU cycles when the        03643000
*                        SHA coprocessor is busy performing the SHA     03644000
*                        functions issued by the CPU.            @02A*/ 03645000
*Dcl HisCtr_kCrypto4_SHA_BlockedFunction    Fixed(32) Constant(0006);/* 03646000
*                        The total number of the SHA functions that     03647000
*                        are issued by the CPU and are blocked because  03648000
*                        the SHA coprocessor is busy performing a       03649000
*                        function issued by another CPU.         @02A*/ 03650000
*Dcl HisCtr_kCrypto4_SHA_BlockedCycle       Fixed(32) Constant(0007);/* 03651000
*                        The total number CPU cycles blocked for the    03652000
*                        SHA functions issued by the CPU because the    03653000
*                        SHA coprocessor is busy performing a function  03654000
*                        issued by another CPU.                  @02A*/ 03655000
*Dcl HisCtr_kCrypto4_DEA_Function           Fixed(32) Constant(0008);/* 03656000
*                        The total number of the DEA functions issued   03657000
*                        by the CPU.                             @02A*/ 03658000
*Dcl HisCtr_kCrypto4_DEA_Cycle              Fixed(32) Constant(0009);/* 03659000
*                        The total number of CPU cycles when the        03660000
*                        DEA/AES coprocessor is busy performing the     03661000
*                        DEA functions issued by the CPU.        @02A*/ 03662000
*Dcl HisCtr_kCrypto4_DEA_BlockedFunction    Fixed(32) Constant(0010);/* 03663000
*                        The total number of the DEA functions that     03664000
*                        are issued by the CPU and are blocked because  03665000
*                        the DEA/AES coprocessor is busy performing a   03666000
*                        function issued by another CPU.         @02A*/ 03667000
*Dcl HisCtr_kCrypto4_DEA_BlockedCycle       Fixed(32) Constant(0011);/* 03668000
*                        The total number CPU cycles blocked for the    03669000
*                        DEA functions issued by the CPU because the    03670000
*                        DEA/AES coprocessor is busy performing a       03671000
*                        function issued by another CPU.         @02A*/ 03672000
*Dcl HisCtr_kCrypto4_AES_Function           Fixed(32) Constant(0012);/* 03673000
*                        The total number of the AES functions issued   03674000
*                        by the CPU.                             @02A*/ 03675000
*Dcl HisCtr_kCrypto4_AES_Cycle              Fixed(32) Constant(0013);/* 03676000
*                        The total number of CPU cycles when the        03677000
*                        DEA/AES coprocessor is busy performing the     03678000
*                        AES functions issued by the CPU.        @02A*/ 03679000
*Dcl HisCtr_kCrypto4_AES_BlockedFunction    Fixed(32) Constant(0014);/* 03680000
*                        The total number of the AES functions that     03681000
*                        are issued by the CPU and are blocked because  03682000
*                        the DEA/AES coprocessor is busy performing a   03683000
*                        function issued by another CPU.         @02A*/ 03684000
*Dcl HisCtr_kCrypto4_AES_BlockedCycle       Fixed(32) Constant(0015);/* 03685000
*                        The total number CPU cycles blocked for the    03686000
*                        AES functions issued by the CPU because the    03687000
*                        DEA/AES coprocessor is busy performing a       03688000
*                        function issued by another CPU.         @02A*/ 03689000
*                                                                       03690000
*Dcl HisCtr_kExt4_Wrt_DL1_RO_To_Excl        Fixed(32) Constant(0000);/* 03691000
*                        The total number of level-1 data-cache         03692000
*                        directory writes where the line was originally 03693000
*                        in a Read-Only state in the cache but has been 03694000
*                        updated to be in the Exclusive state that      03695000
*                        allows stores to the cache line.        @02A*/ 03696000
*Dcl HisCtr_kExt4_Wrt_DTLB1                 Fixed(32) Constant(0001);/* 03697000
*                        The total number of level-1 data-TLB           03698000
*                        entry writes.                           @02A*/ 03699000
*Dcl HisCtr_kExt4_DTLB1_MissCycle           Fixed(32) Constant(0002);/* 03700000
*                        The total number of CPU cycles a level-1       03701000
*                        data-TLB miss is in progress.           @02A*/ 03702000
*Dcl HisCtr_kExt4_Wrt_DTLB1_1M              Fixed(32) Constant(0003);/* 03703000
*                        The total number of level-1 data-TLB           03704000
*                        entry writes for a one-megabyte page.   @02A*/ 03705000
*Dcl HisCtr_kExt4_Wrt_DTLB1_2M              Fixed(32) Constant(0004);/* 03706000
*                        The total number of level-1 data-TLB           03707000
*                        entry writes for a two-megabyte page.   @02A*/ 03708000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_DL2           Fixed(32) Constant(0005);/* 03709000
*                        The total number of level-1 data-cache         03710000
*                        directory writes where the returned cache line 03711000
*                        was sourced from the level-2                   03712000
*                        data-cache.                             @02A*/ 03713000
*Dcl HisCtr_kExt4_Wrt_ITLB1                 Fixed(32) Constant(0006);/* 03714000
*                        The total number of level-1 instruction-TLB    03715000
*                        entry writes.                           @02A*/ 03716000
*Dcl HisCtr_kExt4_ITLB1_MissCycle           Fixed(32) Constant(0007);/* 03717000
*                        The total number of CPU cycles a level-1       03718000
*                        instruction-TLB miss is in progress.    @02A*/ 03719000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_IL2           Fixed(32) Constant(0008);/* 03720000
*                        The total number of level-1 instruction-cache  03721000
*                        directory writes where the returned cache line 03722000
*                        was sourced from the level-2                   03723000
*                        instruction-cache.                      @02A*/ 03724000
*Dcl HisCtr_kExt4_Wrt_TLB2_PTE              Fixed(32) Constant(0009);/* 03725000
*                        The total number of level-2 TLB Page Table     03726000
*                        Entry writes.                           @02A*/ 03727000
*Dcl HisCtr_kExt4_Wrt_TLB2_CRSTE_1M         Fixed(32) Constant(0010);/* 03728000
*                        The total number of level-2 TLB Common Region  03729000
*                        Segment Table Entry writes for a one-megabyte  03730000
*                        large page translation.                 @02A*/ 03731000
*Dcl HisCtr_kExt4_Wrt_TLB2_CRSTE            Fixed(32) Constant(0011);/* 03732000
*                        The total number of level-2 TLB Common Region  03733000
*                        Segment Table Entry writes.             @02A*/ 03734000
*Dcl HisCtr_kExt4_TEND_Constrained          Fixed(32) Constant(0012);/* 03735000
*                        The total number of TEND instructions          03736000
*                        that have completed in a constrained           03737000
*                        transactional-execution mode.           @02A*/ 03738000
*Dcl HisCtr_kExt4_TEND_NonConstrained       Fixed(32) Constant(0013);/* 03739000
*                        The total number of TEND instructions          03740000
*                        that have completed in a nonconstrained        03741000
*                        transactional-execution mode.           @02A*/ 03742000
*/* Index 14: undefined counter                                  @02A*/ 03743000
*Dcl HisCtr_kExt4_L1_Cache_TLB_MissCycle    Fixed(32) Constant(0015);/* 03744000
*                        The total number of CPU cycles a level-1       03745000
*                        cache or level-1 TLB miss is in progress.      03746000
*                                                                @02A*/ 03747000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OnChNI      Fixed(32) Constant(0016);/* 03748000
*                        The total number of level-1 data-cache         03749000
*                        directory writes where the returned cache line 03750000
*                        was sourced from an On-Chip level-3 cache      03751000
*                        without intervention.                   @02A*/ 03752000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OnChI       Fixed(32) Constant(0017);/* 03753000
*                        The total number of level-1 data-cache         03754000
*                        directory writes where the returned cache line 03755000
*                        was sourced from an On-Chip level-3 cache      03756000
*                        with intervention.                      @02A*/ 03757000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L4OnNd        Fixed(32) Constant(0018);/* 03758000
*                        The total number of level-1 data-cache         03759000
*                        directory writes where the returned cache line 03760000
*                        was sourced from an On-Node Level-4 cache.     03761000
*                                                                @02A*/ 03762000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OnNdI       Fixed(32) Constant(0019);/* 03763000
*                        The total number of level-1 data-cache         03764000
*                        directory writes where the returned cache line 03765000
*                        was sourced from an On-Node level-3            03766000
*                        cache with intervention.                @02A*/ 03767000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OnNdNI      Fixed(32) Constant(0020);/* 03768000
*                        The total number of level-1 data-cache         03769000
*                        directory writes where the returned cache line 03770000
*                        was sourced from an On-Node level-3            03771000
*                        cache without intervention.             @02A*/ 03772000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L4OnDr        Fixed(32) Constant(0021);/* 03773000
*                        The total number of level-1 data-cache         03774000
*                        directory writes where the returned cache line 03775000
*                        was sourced from On-Drawer Level-4 cache.      03776000
*                                                                @02A*/ 03777000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OnDrI       Fixed(32) Constant(0022);/* 03778000
*                        The total number of level-1 data-cache         03779000
*                        directory writes where the returned cache line 03780000
*                        was sourced from an On-Drawer level-3          03781000
*                        cache with intervention.                @02A*/ 03782000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OnDrNI      Fixed(32) Constant(0023);/* 03783000
*                        The total number of level-1 data-cache         03784000
*                        directory writes where the returned cache line 03785000
*                        was sourced from an On-Drawer Level-3          03786000
*                        cache without intervention.             @02A*/ 03787000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L4OffDrSmC    Fixed(32) Constant(0024);/* 03788000
*                        The total number of level-1 data-cache         03789000
*                        directory writes where the returned cache line 03790000
*                        was sourced from an Off-Drawer Same-Column     03791000
*                        Level-4 cache.                          @02A*/ 03792000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OffDrSmCI   Fixed(32) Constant(0025);/* 03793000
*                        The total number of level-1 data-cache         03794000
*                        directory writes where the returned cache line 03795000
*                        was sourced from an Off-Drawer Same-Column     03796000
*                        Level-3 cache with intervention.        @02A*/ 03797000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OffDrSmCNI  Fixed(32) Constant(0026);/* 03798000
*                        The total number of level-1 data-cache         03799000
*                        directory writes where the returned cache line 03800000
*                        was sourced from an Off-Drawer Same-Column     03801000
*                        Level-3 cache without intervention.     @02A*/ 03802000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L4OffDrFrC    Fixed(32) Constant(0027);/* 03803000
*                        The total number of level-1 data-cache         03804000
*                        directory writes where the returned cache line 03805000
*                        was sourced from an Off-Drawer Far-Column      03806000
*                        Level-4 cache.                          @02A*/ 03807000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OffDrFrCI   Fixed(32) Constant(0028);/* 03808000
*                        The total number of level-1 data-cache         03809000
*                        directory writes where the returned cache line 03810000
*                        was sourced from an Off-Drawer Far-Column      03811000
*                        Level-3 cache with intervention.        @02A*/ 03812000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_L3OffDrFrCNI  Fixed(32) Constant(0029);/* 03813000
*                        The total number of level-1 data-cache         03814000
*                        directory writes where the returned cache line 03815000
*                        was sourced from an Off-Drawer Far-Column      03816000
*                        Level-3 cache without intervention.     @02A*/ 03817000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_MemOnNd       Fixed(32) Constant(0030);/* 03818000
*                        The total number of level-1 data-cache         03819000
*                        directory writes where the returned cache      03820000
*                        line was sourced from On-Node memory.          03821000
*                                                                @02A*/ 03822000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_MemOnDr       Fixed(32) Constant(0031);/* 03823000
*                        The total number of level-1 data-cache         03824000
*                        directory writes where the returned cache      03825000
*                        line was sourced from On-Drawer memory.        03826000
*                                                                @02A*/ 03827000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_MemOffDr      Fixed(32) Constant(0032);/* 03828000
*                        The total number of level-1 data-cache         03829000
*                        directory writes where the returned cache      03830000
*                        line was sourced from Off-Drawer memory.       03831000
*                                                                @02A*/ 03832000
*Dcl HisCtr_kExt4_Wrt_DL1_Src_MemOnCh       Fixed(32) Constant(0033);/* 03833000
*                        The total number of level-1 data-cache         03834000
*                        directory writes where the returned cache      03835000
*                        line was sourced from On-Chip memory.          03836000
*                                                                @02A*/ 03837000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OnChNI      Fixed(32) Constant(0034);/* 03838000
*                        The total number of level-1 instruction-cache  03839000
*                        directory writes where the returned cache line 03840000
*                        was sourced from an On-Chip level-3 cache      03841000
*                        without intervention.                   @02A*/ 03842000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OnChI       Fixed(32) Constant(0035);/* 03843000
*                        The total number of level-1 instruction-cache  03844000
*                        directory writes where the returned cache line 03845000
*                        was sourced from an On-Chip Level-3 cache      03846000
*                        with intervention.                      @02A*/ 03847000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L4OnNd        Fixed(32) Constant(0036);/* 03848000
*                        The total number of level-1 instruction-cache  03849000
*                        directory writes where the returned cache line 03850000
*                        was sourced from an On-Node Level-4 cache.     03851000
*                                                                @02A*/ 03852000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OnNdI       Fixed(32) Constant(0037);/* 03853000
*                        The total number of level-1 instruction-cache  03854000
*                        directory writes where the returned cache line 03855000
*                        was sourced from an On-Node Level-3 cache      03856000
*                        with intervention.                      @02A*/ 03857000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OnNdNI      Fixed(32) Constant(0038);/* 03858000
*                        The total number of level-1 instruction-cache  03859000
*                        directory writes where the returned cache line 03860000
*                        was sourced from an On-Node Level-3 cache      03861000
*                        without intervention.                   @02A*/ 03862000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L4OnDr        Fixed(32) Constant(0039);/* 03863000
*                        The total number of level-1 instruction-cache  03864000
*                        directory writes where the returned cache line 03865000
*                        was sourced from an On-Drawer Level-4 cache.   03866000
*                                                                @02A*/ 03867000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OnDrI       Fixed(32) Constant(0040);/* 03868000
*                        The total number of level-1 instruction-cache  03869000
*                        directory writes where the returned cache line 03870000
*                        was sourced from an On-Drawer Level-3 cache    03871000
*                        with intervention.                      @02A*/ 03872000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OnDrNI      Fixed(32) Constant(0041);/* 03873000
*                        The total number of level-1 instruction-cache  03874000
*                        directory writes where the returned cache line 03875000
*                        was sourced from an On-Drawer level-3 cache    03876000
*                        without intervention.                   @02A*/ 03877000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L4OffDrSmC    Fixed(32) Constant(0042);/* 03878000
*                        The total number of level-1 instruction-cache  03879000
*                        directory writes where the returned cache line 03880000
*                        was sourced from an Off-Drawer Same-Column     03881000
*                        Level-4 cache.                          @02A*/ 03882000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OffDrSmCI   Fixed(32) Constant(0043);/* 03883000
*                        The total number of level-1 instruction-cache  03884000
*                        directory writes where the returned cache line 03885000
*                        was sourced from an Off-Drawer Same-Column     03886000
*                        Level-3 cache with intervention.        @02A*/ 03887000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OffDrSmCNI  Fixed(32) Constant(0044);/* 03888000
*                        The total number of level-1 instruction-cache  03889000
*                        directory writes where the returned cache line 03890000
*                        was sourced from an Off-Drawer Same-Column     03891000
*                        Level-3 cache without intervention.     @02A*/ 03892000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L4OffDrFrC    Fixed(32) Constant(0045);/* 03893000
*                        The total number of level-1 instruction-cache  03894000
*                        directory writes where the returned cache line 03895000
*                        was sourced from an Off-Drawer Far-Column      03896000
*                        Level-4 cache.                          @02A*/ 03897000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OffDrFrCI   Fixed(32) Constant(0046);/* 03898000
*                        The total number of level-1 instruction-cache  03899000
*                        directory writes where the returned cache line 03900000
*                        was sourced from an Off-Drawer Far-Column      03901000
*                        Level-3 cache with intervention.        @02A*/ 03902000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_L3OffDrFrCNI  Fixed(32) Constant(0047);/* 03903000
*                        The total number of level-1 instruction-cache  03904000
*                        directory writes where the returned cache line 03905000
*                        was sourced from an Off-Drawer Far-Column      03906000
*                        Level-3 cache without intervention.     @02A*/ 03907000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_MemOnNd       Fixed(32) Constant(0048);/* 03908000
*                        The total number of level-1 instruction-cache  03909000
*                        directory writes where the installed cache     03910000
*                        line was sourced from On-Node memory.   @02A*/ 03911000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_MemOnDr       Fixed(32) Constant(0049);/* 03912000
*                        The total number of level-1 instruction-cache  03913000
*                        directory writes where the installed cache     03914000
*                        line was sourced from On-Drawer memory. @02A*/ 03915000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_MemOffDr      Fixed(32) Constant(0050);/* 03916000
*                        The total number of level-1 instruction-cache  03917000
*                        directory writes where the installed cache     03918000
*                        line was sourced from Off-Drawer memory.       03919000
*                                                                @02A*/ 03920000
*Dcl HisCtr_kExt4_Wrt_IL1_Src_MemOnCh       Fixed(32) Constant(0051);/* 03921000
*                        The total number of level-1 instruction-cache  03922000
*                        directory writes where the installed cache     03923000
*                        line was sourced from On-Chip memory.   @02A*/ 03924000
*/* Indices 52-89: undefined counters                            @02A*/ 03925000
*Dcl HisCtr_kExt4_Abort_NonConstrained Fixed(32) Constant(0090);/*      03926000
*                        The total number of transaction aborts         03927000
*                        that have occurred in a nonconstrained         03928000
*                        transactional-execution mode.           @02A*/ 03929000
*Dcl HisCtr_kExt4_Abort_ConstrainedNS       Fixed(32) Constant(0091);/* 03930000
*                        The total number of transaction aborts         03931000
*                        that have occurred in a constrained            03932000
*                        transactional-execution mode and the CPU is    03933000
*                        not using any special logic to allow the       03934000
*                        transaction to complete.                @02A*/ 03935000
*Dcl HisCtr_kExt4_Abort_ConstrainedS        Fixed(32) Constant(0092);/* 03936000
*                        The total number of transaction aborts         03937000
*                        that have occurred in a constrained            03938000
*                        transactional-execution mode and the CPU is    03939000
*                        using any special logic to allow the           03940000
*                        transaction to complete.                @02A*/ 03941000
*/* Indices 93-97: undefined counters                            @02A*/ 03942000
*                                                                       03943000
*%/******************************************************************/; 03944000
*%/*                                                                */; 03945000
*%/* See HISZCTRS for HisCtr_kMTDiag4 indices that are reserved     */; 03946000
*%/* for IBM use.                                                   */; 03947000
*%/*                                                            @02A*/; 03948000
*%/******************************************************************/; 03949000
*Dcl HisCtr_kMTDiag4_Cycle_T1               Fixed(32) Constant(0000);/* 03950000
*                        The total number of cycles with one thread     03951000
*                        active.                                 @02A*/ 03952000
*Dcl HisCtr_kMTDiag4_Cycle_T2               Fixed(32) Constant(0001);/* 03953000
*                        The total number of cycles with two            03954000
*                        threads active.                         @02A*/ 03955000
*/* Indices 2-8: reserved for IBM use.                           @02A*/ 03956000
*                                                                       03957000
*Dcl HisCtr_kVersion2_3 Fixed(16) Constant('0003'X); /* Possible value  03958000
*                        for HisEvnCtr_CtrVersion2 returned by the      03959000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request       03960000
*                                                                @01A*/ 03961000
*/* The following constants apply only when the second counter version  03962000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_3         @02C*/ 03963000
*Dcl HisCtr_kCrypto3_PRNG_Function          Fixed(32) Constant(0000);/* 03964000
*                        The total number of the PRNG functions issued  03965000
*                        by the CPU.                             @01A*/ 03966000
*Dcl HisCtr_kCrypto3_PRNG_Cycle             Fixed(32) Constant(0001);/* 03967000
*                        The total number of CPU cycles when the        03968000
*                        DEA/AES coprocessor is busy performing the     03969000
*                        PRNG functions issued by the CPU.       @01A*/ 03970000
*Dcl HisCtr_kCrypto3_PRNG_BlockedFunction   Fixed(32) Constant(0002);/* 03971000
*                        The total number of the PRNG functions that    03972000
*                        are issued by the CPU and are blocked because  03973000
*                        the DEA/AES coprocessor is busy performing a   03974000
*                        function issued by another CPU.         @01A*/ 03975000
*Dcl HisCtr_kCrypto3_PRNG_BlockedCycle      Fixed(32) Constant(0003);/* 03976000
*                        The total number CPU cycles blocked for the    03977000
*                        PRNG functions issued by the CPU because the   03978000
*                        DEA/AES coprocessor is busy performing a       03979000
*                        function issued by another CPU.         @01A*/ 03980000
*Dcl HisCtr_kCrypto3_SHA_Function           Fixed(32) Constant(0004);/* 03981000
*                        The total number of the SHA functions issued   03982000
*                        by the CPU.                             @01A*/ 03983000
*Dcl HisCtr_kCrypto3_SHA_Cycle              Fixed(32) Constant(0005);/* 03984000
*                        The total number of CPU cycles when the        03985000
*                        SHA coprocessor is busy performing the SHA     03986000
*                        functions issued by the CPU.            @01A*/ 03987000
*Dcl HisCtr_kCrypto3_SHA_BlockedFunction    Fixed(32) Constant(0006);/* 03988000
*                        The total number of the SHA functions that     03989000
*                        are issued by the CPU and are blocked because  03990000
*                        the SHA coprocessor is busy performing a       03991000
*                        function issued by another CPU.         @01A*/ 03992000
*Dcl HisCtr_kCrypto3_SHA_BlockedCycle       Fixed(32) Constant(0007);/* 03993000
*                        The total number CPU cycles blocked for the    03994000
*                        SHA functions issued by the CPU because the    03995000
*                        SHA coprocessor is busy performing a function  03996000
*                        issued by another CPU.                  @01A*/ 03997000
*Dcl HisCtr_kCrypto3_DEA_Function           Fixed(32) Constant(0008);/* 03998000
*                        The total number of the DEA functions issued   03999000
*                        by the CPU.                             @01A*/ 04000000
*Dcl HisCtr_kCrypto3_DEA_Cycle              Fixed(32) Constant(0009);/* 04001000
*                        The total number of CPU cycles when the        04002000
*                        DEA/AES coprocessor is busy performing the     04003000
*                        DEA functions issued by the CPU.        @01A*/ 04004000
*Dcl HisCtr_kCrypto3_DEA_BlockedFunction    Fixed(32) Constant(0010);/* 04005000
*                        The total number of the DEA functions that     04006000
*                        are issued by the CPU and are blocked because  04007000
*                        the DEA/AES coprocessor is busy performing a   04008000
*                        function issued by another CPU.         @01A*/ 04009000
*Dcl HisCtr_kCrypto3_DEA_BlockedCycle       Fixed(32) Constant(0011);/* 04010000
*                        The total number CPU cycles blocked for the    04011000
*                        DEA functions issued by the CPU because the    04012000
*                        DEA/AES coprocessor is busy performing a       04013000
*                        function issued by another CPU.         @01A*/ 04014000
*Dcl HisCtr_kCrypto3_AES_Function           Fixed(32) Constant(0012);/* 04015000
*                        The total number of the AES functions issued   04016000
*                        by the CPU.                             @01A*/ 04017000
*Dcl HisCtr_kCrypto3_AES_Cycle              Fixed(32) Constant(0013);/* 04018000
*                        The total number of CPU cycles when the        04019000
*                        DEA/AES coprocessor is busy performing the     04020000
*                        AES functions issued by the CPU.        @01A*/ 04021000
*Dcl HisCtr_kCrypto3_AES_BlockedFunction    Fixed(32) Constant(0014);/* 04022000
*                        The total number of the AES functions that     04023000
*                        are issued by the CPU and are blocked because  04024000
*                        the DEA/AES coprocessor is busy performing a   04025000
*                        function issued by another CPU.         @01A*/ 04026000
*Dcl HisCtr_kCrypto3_AES_BlockedCycle       Fixed(32) Constant(0015);/* 04027000
*                        The total number CPU cycles blocked for the    04028000
*                        AES functions issued by the CPU because the    04029000
*                        DEA/AES coprocessor is busy performing a       04030000
*                        function issued by another CPU.         @01A*/ 04031000
*                                                                       04032000
*Dcl HisCtr_kExtended3_DTLB1_MissCycle      Fixed(32) Constant(0000);/* 04033000
*                        The total number of CPU cycles a level-1       04034000
*                        data-TLB miss is in progress.           @01A*/ 04035000
*Dcl HisCtr_kExtended3_ITLB1_MissCycle      Fixed(32) Constant(0001);/* 04036000
*                        The total number of CPU cycles a level-1       04037000
*                        instruction-TLB miss is in progress.    @01A*/ 04038000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_IL2      Fixed(32) Constant(0002);/* 04039000
*                        The total number of level-1 data-cache         04040000
*                        directory writes where the returned cache line 04041000
*                        was sourced from the level-2                   04042000
*                        instruction-cache.                      @01A*/ 04043000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_IL2      Fixed(32) Constant(0003);/* 04044000
*                        The total number of level-1 instruction-cache  04045000
*                        directory writes where the returned cache line 04046000
*                        was sourced from the level-2                   04047000
*                        instruction-cache.                      @01A*/ 04048000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_DL2      Fixed(32) Constant(0004);/* 04049000
*                        The total number of level-1 data-cache         04050000
*                        directory writes where the returned cache line 04051000
*                        was sourced from the level-2                   04052000
*                        data-cache.                             @01A*/ 04053000
*Dcl HisCtr_kExtended3_Wrt_DTLB1            Fixed(32) Constant(0005);/* 04054000
*                        The total number of level-1 data-TLB           04055000
*                        entry writes.                           @01A*/ 04056000
*/* Index 6: undefined counter                                   @01A*/ 04057000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_Memory   Fixed(32) Constant(0007);/* 04058000
*                        The total number of level-1 data-cache         04059000
*                        directory writes where the installed cache     04060000
*                        line was sourced from memory that is attached  04061000
*                        to the same book as the data-cache.     @01A*/ 04062000
*/* Index 8: undefined counter                                   @01A*/ 04063000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_Memory   Fixed(32) Constant(0009);/* 04064000
*                        The total number of level-1 instruction-cache  04065000
*                        directory writes where the installed cache     04066000
*                        line was sourced from memory that is attached  04067000
*                        to the same book as the instruction-cache.     04068000
*                                                                @01A*/ 04069000
*Dcl HisCtr_kExtended3_Wrt_DL1_RO_To_Excl   Fixed(32) Constant(0010);/* 04070000
*                        The total number of level-1 data-cache         04071000
*                        directory writes where the line was originally 04072000
*                        in a Read-Only state in the cache but has been 04073000
*                        updated to be in the Exclusive state that      04074000
*                        allows stores to the cache line.        @01A*/ 04075000
*Dcl HisCtr_kExtended3_Wrt_DTLB1_1M         Fixed(32) Constant(0011);/* 04076000
*                        The total number of level-1 data-TLB           04077000
*                        entry writes for a one-megabyte page.   @01A*/ 04078000
*Dcl HisCtr_kExtended3_Wrt_ITLB1            Fixed(32) Constant(0012);/* 04079000
*                        The total number of level-1 instruction-TLB    04080000
*                        entry writes.                           @01A*/ 04081000
*Dcl HisCtr_kExtended3_Wrt_TLB2_PTE         Fixed(32) Constant(0013);/* 04082000
*                        The total number of level-2 TLB Page Table     04083000
*                        Entry writes.                           @01A*/ 04084000
*Dcl HisCtr_kExtended3_Wrt_TLB2_CRSTE_1M    Fixed(32) Constant(0014);/* 04085000
*                        The total number of level-2 TLB Common Region  04086000
*                        Segment Table Entry writes for a one-megabyte  04087000
*                        large page translation.                 @01A*/ 04088000
*Dcl HisCtr_kExtended3_Wrt_TLB2_CRSTE       Fixed(32) Constant(0015);/* 04089000
*                        The total number of level-2 TLB Common Region  04090000
*                        Segment Table Entry writes.             @01A*/ 04091000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_L3SameChNI Fixed(32)                 04092000
*                                                     Constant(0016);/* 04093000
*                        The total number of level-1 data-cache         04094000
*                        directory writes where the returned cache line 04095000
*                        was sourced from an On-Chip level-3 cache      04096000
*                        without intervention.                   @01A*/ 04097000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_L3SameBkNI Fixed(32)                 04098000
*                                                     Constant(0017);/* 04099000
*                        The total number of level-1 data-cache         04100000
*                        directory writes where the returned cache line 04101000
*                        was sourced from an Off-Chip/On-Book level-3   04102000
*                        cache without intervention.             @01A*/ 04103000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_L3DiffBkNI Fixed(32)                 04104000
*                                                     Constant(0018);/* 04105000
*                        The total number of level-1 data-cache         04106000
*                        directory writes where the returned cache line 04107000
*                        was sourced from the level-3 cache that is not 04108000
*                        on the same book without intervention.  @01A*/ 04109000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_L4SameBk Fixed(32) Constant(0019);/* 04110000
*                        The total number of level-1 data-cache         04111000
*                        directory writes where the returned cache line 04112000
*                        was sourced from the level-4 cache that is     04113000
*                        on the same book.                       @01A*/ 04114000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_L4DiffBk Fixed(32) Constant(0020);/* 04115000
*                        The total number of level-1 data-cache         04116000
*                        directory writes where the returned cache line 04117000
*                        was sourced from the level-4 cache that is not 04118000
*                        on the same book.                       @01A*/ 04119000
*Dcl HisCtr_kExtended3_TEND_NonConstrained  Fixed(32) Constant(0021);/* 04120000
*                        The total number of TEND instructions          04121000
*                        that have completed in a nonconstrained        04122000
*                        transactional-execution mode.           @01A*/ 04123000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_L3SameChI Fixed(32)                  04124000
*                                                     Constant(0022);/* 04125000
*                        The total number of level-1 data-cache         04126000
*                        directory writes where the returned cache line 04127000
*                        was sourced from an On-Chip level-3 cache      04128000
*                        with intervention.                      @01A*/ 04129000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_L3SameBkI Fixed(32)                  04130000
*                                                     Constant(0023);/* 04131000
*                        The total number of level-1 data-cache         04132000
*                        directory writes where the returned cache line 04133000
*                        was sourced from an Off-Chip/On-Book level-3   04134000
*                        cache with intervention.                @01A*/ 04135000
*Dcl HisCtr_kExtended3_Wrt_DL1_Src_L3DiffBkI Fixed(32)                  04136000
*                                                     Constant(0024);/* 04137000
*                        The total number of level-1 data-cache         04138000
*                        directory writes where the returned cache line 04139000
*                        was sourced from the level-3 cache that is not 04140000
*                        on the same book with intervention.     @01A*/ 04141000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_L3SameChNI Fixed(32)                 04142000
*                                                     Constant(0025);/* 04143000
*                        The total number of level-1 instruction-cache  04144000
*                        directory writes where the returned cache line 04145000
*                        was sourced from an On-Chip level-3 cache      04146000
*                        without intervention.                   @01A*/ 04147000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_L3SameBkNI Fixed(32)                 04148000
*                                                     Constant(0026);/* 04149000
*                        The total number of level-1 instruction-cache  04150000
*                        directory writes where the returned cache line 04151000
*                        was sourced from an Off-Chip/On-Book level-3   04152000
*                        cache without intervention.             @01A*/ 04153000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_L3DiffBkNI Fixed(32)                 04154000
*                                                     Constant(0027);/* 04155000
*                        The total number of level-1 instruction-cache  04156000
*                        directory writes where the returned cache line 04157000
*                        was sourced from the level-3 cache that is not 04158000
*                        on the same book without intervention.  @01A*/ 04159000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_L4SameBk Fixed(32) Constant(0028);/* 04160000
*                        The total number of level-1 instruction-cache  04161000
*                        directory writes where the returned cache line 04162000
*                        was sourced from the level-4 cache that is     04163000
*                        on the same book.                       @01A*/ 04164000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_L4DiffBk Fixed(32) Constant(0029);/* 04165000
*                        The total number of level-1 instruction-cache  04166000
*                        directory writes where the returned cache line 04167000
*                        was sourced from the level-4 cache that is not 04168000
*                        on the same book.                       @01A*/ 04169000
*Dcl HisCtr_kExtended3_TEND_Constrained     Fixed(32) Constant(0030);/* 04170000
*                        The total number of TEND instructions          04171000
*                        that have completed in a constrained           04172000
*                        transactional-execution mode.           @01A*/ 04173000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_L3SameChI Fixed(32)                  04174000
*                                                     Constant(0031);/* 04175000
*                        The total number of level-1 instruction-cache  04176000
*                        directory writes where the returned cache line 04177000
*                        was sourced from an On-Chip level-3 cache      04178000
*                        with intervention.                      @01A*/ 04179000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_L3SameBkI Fixed(32)                  04180000
*                                                     Constant(0032);/* 04181000
*                        The total number of level-1 instruction-cache  04182000
*                        directory writes where the returned cache line 04183000
*                        was sourced from an Off-Chip/On-Book level-3   04184000
*                        cache with intervention.                @01A*/ 04185000
*Dcl HisCtr_kExtended3_Wrt_IL1_Src_L3DiffBkI Fixed(32)                  04186000
*                                                     Constant(0033);/* 04187000
*                        The total number of level-1 instruction-cache  04188000
*                        directory writes where the returned cache line 04189000
*                        was sourced from the level-3 cache that is not 04190000
*                        on the same book with intervention.     @01A*/ 04191000
*/* Indices 34-48: undefined counters                            @01A*/ 04192000
*Dcl HisCtr_kExtended3_Abort_NonConstrained Fixed(32) Constant(0049);/* 04193000
*                        The total number of transaction aborts         04194000
*                        that have occurred in a nonconstrained         04195000
*                        transactional-execution mode.           @01A*/ 04196000
*Dcl HisCtr_kExtended3_Abort_ConstrainedNS  Fixed(32) Constant(0050);/* 04197000
*                        The total number of transaction aborts         04198000
*                        that have occurred in a constrained            04199000
*                        transactional-execution mode and the CPU is    04200000
*                        not using any special logic to allow the       04201000
*                        transaction to complete.                @01A*/ 04202000
*Dcl HisCtr_kExtended3_Abort_ConstrainedS   Fixed(32) Constant(0051);/* 04203000
*                        The total number of transaction aborts         04204000
*                        that have occurred in a constrained            04205000
*                        transactional-execution mode and the CPU is    04206000
*                        using any special logic to allow the           04207000
*                        transaction to complete.                @01A*/ 04208000
*/* Indices 52-55: undefined counters                            @01A*/ 04209000
*                                                                       04210000
*Dcl HisCtr_kVersion2_2 Fixed(16) Constant('0002'X); /* Possible value  04211000
*                        for HisEvnCtr_CtrVersion2 returned by the      04212000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request    */ 04213000
*                                                                       04214000
*/* The following constants apply only when the second counter version  04215000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_2         @02C*/ 04216000
*Dcl HisCtr_kCrypto2_PRNG_Function          Fixed(32) Constant(0000);/* 04217000
*                        The total number of the PRNG functions issued  04218000
*                        by the CPU.                                 */ 04219000
*Dcl HisCtr_kCrypto2_PRNG_Cycle             Fixed(32) Constant(0001);/* 04220000
*                        The total number of CPU cycles when the        04221000
*                        DEA/AES coprocessor is busy performing the     04222000
*                        PRNG functions issued by the CPU.           */ 04223000
*Dcl HisCtr_kCrypto2_PRNG_BlockedFunction   Fixed(32) Constant(0002);/* 04224000
*                        The total number of the PRNG functions that    04225000
*                        are issued by the CPU and are blocked because  04226000
*                        the DEA/AES coprocessor is busy performing a   04227000
*                        function issued by another CPU.             */ 04228000
*Dcl HisCtr_kCrypto2_PRNG_BlockedCycle      Fixed(32) Constant(0003);/* 04229000
*                        The total number CPU cycles blocked for the    04230000
*                        PRNG functions issued by the CPU because the   04231000
*                        DEA/AES coprocessor is busy performing a       04232000
*                        function issued by another CPU.             */ 04233000
*Dcl HisCtr_kCrypto2_SHA_Function           Fixed(32) Constant(0004);/* 04234000
*                        The total number of the SHA functions issued   04235000
*                        by the CPU.                                 */ 04236000
*Dcl HisCtr_kCrypto2_SHA_Cycle              Fixed(32) Constant(0005);/* 04237000
*                        The total number of CPU cycles when the        04238000
*                        SHA coprocessor is busy performing the SHA     04239000
*                        functions issued by the CPU.                */ 04240000
*Dcl HisCtr_kCrypto2_SHA_BlockedFunction    Fixed(32) Constant(0006);/* 04241000
*                        The total number of the SHA functions that     04242000
*                        are issued by the CPU and are blocked because  04243000
*                        the SHA coprocessor is busy performing a       04244000
*                        function issued by another CPU.             */ 04245000
*Dcl HisCtr_kCrypto2_SHA_BlockedCycle       Fixed(32) Constant(0007);/* 04246000
*                        The total number CPU cycles blocked for the    04247000
*                        SHA functions issued by the CPU because the    04248000
*                        SHA coprocessor is busy performing a function  04249000
*                        issued by another CPU.                      */ 04250000
*Dcl HisCtr_kCrypto2_DEA_Function           Fixed(32) Constant(0008);/* 04251000
*                        The total number of the DEA functions issued   04252000
*                        by the CPU.                                 */ 04253000
*Dcl HisCtr_kCrypto2_DEA_Cycle              Fixed(32) Constant(0009);/* 04254000
*                        The total number of CPU cycles when the        04255000
*                        DEA/AES coprocessor is busy performing the     04256000
*                        DEA functions issued by the CPU.            */ 04257000
*Dcl HisCtr_kCrypto2_DEA_BlockedFunction    Fixed(32) Constant(0010);/* 04258000
*                        The total number of the DEA functions that     04259000
*                        are issued by the CPU and are blocked because  04260000
*                        the DEA/AES coprocessor is busy performing a   04261000
*                        function issued by another CPU.             */ 04262000
*Dcl HisCtr_kCrypto2_DEA_BlockedCycle       Fixed(32) Constant(0011);/* 04263000
*                        The total number CPU cycles blocked for the    04264000
*                        DEA functions issued by the CPU because the    04265000
*                        DEA/AES coprocessor is busy performing a       04266000
*                        function issued by another CPU.             */ 04267000
*Dcl HisCtr_kCrypto2_AES_Function           Fixed(32) Constant(0012);/* 04268000
*                        The total number of the AES functions issued   04269000
*                        by the CPU.                                 */ 04270000
*Dcl HisCtr_kCrypto2_AES_Cycle              Fixed(32) Constant(0013);/* 04271000
*                        The total number of CPU cycles when the        04272000
*                        DEA/AES coprocessor is busy performing the     04273000
*                        AES functions issued by the CPU.            */ 04274000
*Dcl HisCtr_kCrypto2_AES_BlockedFunction    Fixed(32) Constant(0014);/* 04275000
*                        The total number of the AES functions that     04276000
*                        are issued by the CPU and are blocked because  04277000
*                        the DEA/AES coprocessor is busy performing a   04278000
*                        function issued by another CPU.             */ 04279000
*Dcl HisCtr_kCrypto2_AES_BlockedCycle       Fixed(32) Constant(0015);/* 04280000
*                        The total number CPU cycles blocked for the    04281000
*                        AES functions issued by the CPU because the    04282000
*                        DEA/AES coprocessor is busy performing a       04283000
*                        function issued by another CPU.             */ 04284000
*                                                                       04285000
*Dcl HisCtr_kExtended2_Wrt_DL1_Src_L2       Fixed(32) Constant(0000);/* 04286000
*                        The total number of level-1 data-cache         04287000
*                        directory writes where the returned cache line 04288000
*                        was sourced from the level-2 cache.         */ 04289000
*Dcl HisCtr_kExtended2_Wrt_IL1_Src_L2       Fixed(32) Constant(0001);/* 04290000
*                        The total number of level-1 instruction-cache  04291000
*                        directory writes where the returned cache line 04292000
*                        was sourced from the level-2 cache.         */ 04293000
*Dcl HisCtr_kExtended2_DTLB1_MissCycle      Fixed(32) Constant(0002);/* 04294000
*                        The total number of CPU cycles a level-1       04295000
*                        data-TLB miss is in progress.               */ 04296000
*Dcl HisCtr_kExtended2_ITLB1_MissCycle      Fixed(32) Constant(0003);/* 04297000
*                        The total number of CPU cycles a level-1       04298000
*                        instruction-TLB miss is in progress.        */ 04299000
*Dcl HisCtr_kExtended2_Undefined04          Fixed(32) Constant(0004);   04300000
*Dcl HisCtr_kExtended2_Wrt_L2               Fixed(32) Constant(0005);/* 04301000
*                        The total number of level-2 stores          */ 04302000
*Dcl HisCtr_kExtended2_Wrt_DL1_Src_L3DiffBk Fixed(32) Constant(0006);/* 04303000
*                        The total number of level-1 data-cache         04304000
*                        directory writes where the returned cache line 04305000
*                        was sourced from the level-3 cache that is not 04306000
*                        on the same book as the data-cache.         */ 04307000
*Dcl HisCtr_kExtended2_Wrt_DL1_Src_L4SameBk Fixed(32) Constant(0007);/* 04308000
*                        The total number of level-1 data-cache         04309000
*                        directory writes where the returned cache line 04310000
*                        was sourced from the level-4 cache that is     04311000
*                        on the same book as the data-cache.         */ 04312000
*Dcl HisCtr_kExtended2_Wrt_IL1_Src_L4SameBk Fixed(32) Constant(0008);/* 04313000
*                        The total number of level-1 instruction-cache  04314000
*                        directory writes where the returned cache line 04315000
*                        was sourced from the level-4 cache that is     04316000
*                        on the same book as the instruction-cache.  */ 04317000
*Dcl HisCtr_kExtended2_Wrt_DL1_RO_To_Excl   Fixed(32) Constant(0009);/* 04318000
*                        The total number of level-1 data-cache         04319000
*                        directory writes where the line was originally 04320000
*                        in a Read-Only state in the cache but has been 04321000
*                        updated to be in the Exclusive state that      04322000
*                        allows stores to the cache line.            */ 04323000
*Dcl HisCtr_kExtended2_Wrt_DL1_Src_L4DiffBk Fixed(32) Constant(0010);/* 04324000
*                        The total number of level-1 data-cache         04325000
*                        directory writes where the returned cache line 04326000
*                        was sourced from the level-4 cache that is not 04327000
*                        on the same book as the data-cache.         */ 04328000
*Dcl HisCtr_kExtended2_Wrt_IL1_Src_L4DiffBk Fixed(32) Constant(0011);/* 04329000
*                        The total number of level-1 instruction-cache  04330000
*                        directory writes where the returned cache line 04331000
*                        was sourced from the level-4 cache that is not 04332000
*                        on the same book as the instruction-cache.  */ 04333000
*Dcl HisCtr_kExtended2_Wrt_DTLB1_1M         Fixed(32) Constant(0012);/* 04334000
*                        The total number of level-1 data-TLB           04335000
*                        entry writes for a one-megabyte page.       */ 04336000
*Dcl HisCtr_kExtended2_Wrt_DL1_Src_Memory   Fixed(32) Constant(0013);/* 04337000
*                        The total number of level-1 data-cache         04338000
*                        directory writes where the returned cache line 04339000
*                        was sourced from memory that is attached to    04340000
*                        the same book as the data-cache.            */ 04341000
*Dcl HisCtr_kExtended2_Wrt_IL1_Src_Memory   Fixed(32) Constant(0014);/* 04342000
*                        The total number of level-1 instruction-cache  04343000
*                        directory writes where the returned cache line 04344000
*                        was sourced from memory that is attached to    04345000
*                        the same book as the instruction-cache.     */ 04346000
*Dcl HisCtr_kExtended2_Wrt_IL1_Src_L3DiffBk Fixed(32) Constant(0015);/* 04347000
*                        The total number of level-1 instruction-cache  04348000
*                        directory writes where the returned cache line 04349000
*                        was sourced from the level-3 cache that is not 04350000
*                        on the same book as the instruction-cache.  */ 04351000
*Dcl HisCtr_kExtended2_Wrt_DTLB1            Fixed(32) Constant(0016);/* 04352000
*                        The total number of level-1 data-TLB           04353000
*                        entry writes.                               */ 04354000
*Dcl HisCtr_kExtended2_Wrt_ITLB1            Fixed(32) Constant(0017);/* 04355000
*                        The total number of level-1 instruction-TLB    04356000
*                        entry writes.                               */ 04357000
*Dcl HisCtr_kExtended2_Wrt_TLB2_PTE         Fixed(32) Constant(0018);/* 04358000
*                        The total number of level-2 TLB Page Table     04359000
*                        Entry writes.                               */ 04360000
*Dcl HisCtr_kExtended2_Wrt_TLB2_CRSTE_1M    Fixed(32) Constant(0019);/* 04361000
*                        The total number of level-2 TLB Common Region  04362000
*                        Segment Table Entry writes for a one-megabyte  04363000
*                        large page translation.                     */ 04364000
*Dcl HisCtr_kExtended2_Wrt_TLB2_CRSTE       Fixed(32) Constant(0020);/* 04365000
*                        The total number of level-2 TLB Common Region  04366000
*                        Segment Table Entry writes.                 */ 04367000
*Dcl HisCtr_kExtended2_Undefined21          Fixed(32) Constant(0021);   04368000
*Dcl HisCtr_kExtended2_Wrt_DL1_Src_L3SameCh Fixed(32) Constant(0022);/* 04369000
*                        The total number of level-1 data-cache         04370000
*                        directory writes where the returned cache line 04371000
*                        was sourced from an On-Chip level-3 cache.  */ 04372000
*Dcl HisCtr_kExtended2_Undefined23          Fixed(32) Constant(0023);   04373000
*Dcl HisCtr_kExtended2_Wrt_DL1_Src_L3SameBk Fixed(32) Constant(0024);/* 04374000
*                        The total number of level-1 data-cache         04375000
*                        directory writes where the returned cache line 04376000
*                        was sourced from an Off-Chip/On-Book level-3   04377000
*                        cache.                                      */ 04378000
*Dcl HisCtr_kExtended2_Wrt_IL1_Src_L3SameCh Fixed(32) Constant(0025);/* 04379000
*                        The total number of level-1 instruction-cache  04380000
*                        directory writes where the returned cache line 04381000
*                        was sourced from an On-Chip level-3 cache.  */ 04382000
*Dcl HisCtr_kExtended2_Undefined26          Fixed(32) Constant(0026);   04383000
*Dcl HisCtr_kExtended2_Wrt_IL1_Src_L3SameBk Fixed(32) Constant(0027);/* 04384000
*                        The total number of level-1 instruction-cache  04385000
*                        directory writes where the returned cache line 04386000
*                        was sourced from an Off-Chip/On-Book level-3   04387000
*                        cache.                                      */ 04388000
*Dcl HisCtr_kExtended2_Undefined28          Fixed(32) Constant(0028);   04389000
*                                                                       04390000
*                                                                       04391000
*Dcl HisCtr_kVersion2_1 Fixed(16) Constant('0001'X); /* Possible value  04392000
*                        for HisEvnCtr_CtrVersion2 returned by the      04393000
*                        HISSERV REQUEST=QUERY,TYPE=EVENT request    */ 04394000
*                                                                       04395000
*/* The following constants apply only when the second counter version  04396000
*   (HisEvnCtr_CtrVersion2) number is HisCtr_kVersion2_1         @02C*/ 04397000
*Dcl HisCtr_kCrypto1_PRNG_Function          Fixed(32) Constant(0000);/* 04398000
*                        The total number of the PRNG functions issued  04399000
*                        by the CPU.                                 */ 04400000
*Dcl HisCtr_kCrypto1_PRNG_Cycle             Fixed(32) Constant(0001);/* 04401000
*                        The total number of CPU cycles when the        04402000
*                        DEA/AES coprocessor is busy performing the     04403000
*                        PRNG functions issued by the CPU.           */ 04404000
*Dcl HisCtr_kCrypto1_PRNG_BlockedFunction   Fixed(32) Constant(0002);/* 04405000
*                        The total number of the PRNG functions that    04406000
*                        are issued by the CPU and are blocked because  04407000
*                        the DEA/AES coprocessor is busy performing a   04408000
*                        function issued by another CPU.             */ 04409000
*Dcl HisCtr_kCrypto1_PRNG_BlockedCycle      Fixed(32) Constant(0003);/* 04410000
*                        The total number CPU cycles blocked for the    04411000
*                        PRNG functions issued by the CPU because the   04412000
*                        DEA/AES coprocessor is busy performing a       04413000
*                        function issued by another CPU.             */ 04414000
*Dcl HisCtr_kCrypto1_SHA_Function           Fixed(32) Constant(0004);/* 04415000
*                        The total number of the SHA functions issued   04416000
*                        by the CPU.                                 */ 04417000
*Dcl HisCtr_kCrypto1_SHA_Cycle              Fixed(32) Constant(0005);/* 04418000
*                        The total number of CPU cycles when the        04419000
*                        SHA coprocessor is busy performing the SHA     04420000
*                        functions issued by the CPU.                */ 04421000
*Dcl HisCtr_kCrypto1_SHA_BlockedFunction    Fixed(32) Constant(0006);/* 04422000
*                        The total number of the SHA functions that     04423000
*                        are issued by the CPU and are blocked because  04424000
*                        the SHA coprocessor is busy performing a       04425000
*                        function issued by another CPU.             */ 04426000
*Dcl HisCtr_kCrypto1_SHA_BlockedCycle       Fixed(32) Constant(0007);/* 04427000
*                        The total number CPU cycles blocked for the    04428000
*                        SHA functions issued by the CPU because the    04429000
*                        SHA coprocessor is busy performing a function  04430000
*                        issued by another CPU.                      */ 04431000
*Dcl HisCtr_kCrypto1_DEA_Function           Fixed(32) Constant(0008);/* 04432000
*                        The total number of the DEA functions issued   04433000
*                        by the CPU.                                 */ 04434000
*Dcl HisCtr_kCrypto1_DEA_Cycle              Fixed(32) Constant(0009);/* 04435000
*                        The total number of CPU cycles when the        04436000
*                        DEA/AES coprocessor is busy performing the     04437000
*                        DEA functions issued by the CPU.            */ 04438000
*Dcl HisCtr_kCrypto1_DEA_BlockedFunction    Fixed(32) Constant(0010);/* 04439000
*                        The total number of the DEA functions that     04440000
*                        are issued by the CPU and are blocked because  04441000
*                        the DEA/AES coprocessor is busy performing a   04442000
*                        function issued by another CPU.             */ 04443000
*Dcl HisCtr_kCrypto1_DEA_BlockedCycle       Fixed(32) Constant(0011);/* 04444000
*                        The total number CPU cycles blocked for the    04445000
*                        DEA functions issued by the CPU because the    04446000
*                        DEA/AES coprocessor is busy performing a       04447000
*                        function issued by another CPU.             */ 04448000
*Dcl HisCtr_kCrypto1_AES_Function           Fixed(32) Constant(0012);/* 04449000
*                        The total number of the AES functions issued   04450000
*                        by the CPU.                                 */ 04451000
*Dcl HisCtr_kCrypto1_AES_Cycle              Fixed(32) Constant(0013);/* 04452000
*                        The total number of CPU cycles when the        04453000
*                        DEA/AES coprocessor is busy performing the     04454000
*                        AES functions issued by the CPU.            */ 04455000
*Dcl HisCtr_kCrypto1_AES_BlockedFunction    Fixed(32) Constant(0014);/* 04456000
*                        The total number of the AES functions that     04457000
*                        are issued by the CPU and are blocked because  04458000
*                        the DEA/AES coprocessor is busy performing a   04459000
*                        function issued by another CPU.             */ 04460000
*Dcl HisCtr_kCrypto1_AES_BlockedCycle       Fixed(32) Constant(0015);/* 04461000
*                        The total number CPU cycles blocked for the    04462000
*                        AES functions issued by the CPU because the    04463000
*                        DEA/AES coprocessor is busy performing a       04464000
*                        function issued by another CPU.             */ 04465000
*                                                                       04466000
*Dcl HisCtr_kExtended1_Wrt_IL1_Src_L2       Fixed(32) Constant(0000);/* 04467000
*                        The total number of level-1 instruction-cache  04468000
*                        directory writes where the returned cache line 04469000
*                        was sourced from the level-2 cache.         */ 04470000
*Dcl HisCtr_kExtended1_Wrt_DL1_Src_L2       Fixed(32) Constant(0001);/* 04471000
*                        The total number of level-1 data-cache         04472000
*                        directory writes where the returned cache line 04473000
*                        was sourced from the level-2 cache.         */ 04474000
*Dcl HisCtr_kExtended1_Wrt_IL1_Src_L3SameBk Fixed(32) Constant(0002);/* 04475000
*                        The total number of level-1 instruction-cache  04476000
*                        directory writes where the returned cache line 04477000
*                        was sourced from the level-3 cache that is     04478000
*                        on the same book as the instruction-cache.  */ 04479000
*Dcl HisCtr_kExtended1_Wrt_DL1_Src_L3SameBk Fixed(32) Constant(0003);/* 04480000
*                        The total number of level-1 data-cache         04481000
*                        directory writes where the returned cache line 04482000
*                        was sourced from the level-3 cache that is     04483000
*                        on the same book as the data-cache.         */ 04484000
*Dcl HisCtr_kExtended1_Wrt_IL1_Src_L3DiffBk Fixed(32) Constant(0004);/* 04485000
*                        The total number of level-1 instruction-cache  04486000
*                        directory writes where the returned cache line 04487000
*                        was sourced from the level-3 cache that is not 04488000
*                        on the same book as the instruction-cache.  */ 04489000
*Dcl HisCtr_kExtended1_Wrt_DL1_Src_L3DiffBk Fixed(32) Constant(0005);/* 04490000
*                        The total number of level-1 data-cache         04491000
*                        directory writes where the returned cache line 04492000
*                        was sourced from the level-3 cache that is not 04493000
*                        on the same book as the data-cache.         */ 04494000
*Dcl HisCtr_kExtended1_Wrt_DL1_Src_Memory   Fixed(32) Constant(0006);/* 04495000
*                        The total number of level-1 data-cache         04496000
*                        directory writes where the returned cache line 04497000
*                        was sourced from memory that is attached to    04498000
*                        the same book as the data-cache.            */ 04499000
*Dcl HisCtr_kExtended1_Wrt_IL1_Src_Memory   Fixed(32) Constant(0007);/* 04500000
*                        The total number of level-1 instruction-cache  04501000
*                        directory writes where the returned cache line 04502000
*                        was sourced from memory that is attached to    04503000
*                        the same book as the instruction-cache.     */ 04504000
*Dcl HisCtr_kExtended1_Wrt_DL1_RO_To_Excl   Fixed(32) Constant(0008);/* 04505000
*                        The total number of level-1 data-cache         04506000
*                        directory writes where the line was originally 04507000
*                        in a Read-Only state in the cache but has been 04508000
*                        updated to be in the Exclusive state that      04509000
*                        allows stores to the cache line.            */ 04510000
*Dcl HisCtr_kExtended1_Invalidate_IL1_Line  Fixed(32) Constant(0009);/* 04511000
*                        The total number of times a level-1            04512000
*                        instruction-cache has been invalidated by a    04513000
*                        store on the same CPU as the level-1           04514000
*                        instruction-cache                           */ 04515000
*Dcl HisCtr_kExtended1_Wrt_ITLB1            Fixed(32) Constant(0010);/* 04516000
*                        The total number of level-1 instruction-TLB    04517000
*                        entry writes.                               */ 04518000
*Dcl HisCtr_kExtended1_Wrt_DTLB1            Fixed(32) Constant(0011);/* 04519000
*                        The total number of level-1 data-TLB           04520000
*                        entry writes.                               */ 04521000
*Dcl HisCtr_kExtended1_Wrt_TLB2_PTE         Fixed(32) Constant(0012);/* 04522000
*                        The total number of level-2 TLB Page Table     04523000
*                        Entry writes.                               */ 04524000
*Dcl HisCtr_kExtended1_Wrt_TLB2_CRSTE       Fixed(32) Constant(0013);/* 04525000
*                        The total number of level-2 TLB Common Region  04526000
*                        Segment Table Entry writes.                 */ 04527000
*Dcl HisCtr_kExtended1_Wrt_TLB2_CRSTE_1M    Fixed(32) Constant(0014);/* 04528000
*                        The total number of level-2 TLB Common Region  04529000
*                        Segment Table Entry writes for a one-megabyte  04530000
*                        large page translation.                     */ 04531000
*Dcl HisCtr_kExtended1_Undefined15          Fixed(32) Constant(0015);   04532000
*Dcl HisCtr_kExtended1_Undefined16          Fixed(32) Constant(0016);   04533000
*Dcl HisCtr_kExtended1_ITLB1_MissCycle      Fixed(32) Constant(0017);/* 04534000
*                        The total number of CPU cycles a level-1       04535000
*                        instruction-TLB miss is in progress.        */ 04536000
*Dcl HisCtr_kExtended1_DTLB1_MissCycle      Fixed(32) Constant(0018);/* 04537000
*                        The total number of CPU cycles a level-1       04538000
*                        data-TLB miss is in progress.               */ 04539000
*Dcl HisCtr_kExtended1_Wrt_L2               Fixed(32) Constant(0019);/* 04540000
*                        The total number of level-2 stores          */ 04541000
*Dcl HisCtr_kExtended1_Undefined20          Fixed(32) Constant(0020);   04542000
*Dcl HisCtr_kExtended1_Undefined21          Fixed(32) Constant(0021);   04543000
*Dcl HisCtr_kExtended1_Undefined22          Fixed(32) Constant(0022);   04544000
*Dcl HisCtr_kExtended1_Undefined23          Fixed(32) Constant(0023);   04545000
*                                                                       04546000
* @LOGIC;                                                               04547000
* #PRAGMA TOOL=CBGEN.                                                   04548000
* #USEORG.                                                              04549000
* #NOTUPPER.                                                            04550000
* #NOMAP.                                                               04551000
* #MAP.                                                                 04552000
* #EPRAGMA.                                                             04553000
* @ENDLOGIC;                                                            04554000
*/* End of PL/X Source                                               */ 04555000
* %IF HISYCTRS_LIST = 'NO' !                                            04556000
*    ZCBPRINT = 'NO' %THEN                                              04557000
* %DO;                                                                  04558000
*   @LIST POP NOECHO;                                                   04559000
* %END;                                                                 04560000
* %END;                                                                 04561000
