\section{Reset behavior}

On reset signal stall\_o signal must be set to 0. We don't care what are the values of quo\_o and rmd\_o signals. On a reset. On a reset the internal FSM should be set to IDLE state.

Div\_4bits module does not have reset behaviour.


