Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 06:35:13 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p/post_route_timing.rpt
| Design       : td_fused_top_td_fused_axi_in_p
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[15]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[3]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_6_11/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[9]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[15]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[3]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_6_11/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[9]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[15]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[3]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[9]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[15]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[3]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMB_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[9]/D
                                                              9.027         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_6_11/RAMC_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[11]/D
                                                              9.028         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMC_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[5]/D
                                                              9.028         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_6_11/RAMC_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[11]/D
                                                              9.028         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMC_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[5]/D
                                                              9.028         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMC_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[11]/D
                                                              9.028         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMC_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[5]/D
                                                              9.028         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMC_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[11]/D
                                                              9.028         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMC_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[5]/D
                                                              9.028         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[13]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[1]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_6_11/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[7]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[13]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[1]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_6_11/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[7]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[13]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[1]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[7]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[13]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[1]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMA_D1/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[7]/D
                                                              9.029         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[0]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[12]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_6_11/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[6]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[0]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[12]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_6_11/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[6]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[0]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[12]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[6]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[0]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[12]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMA/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[6]/D
                                                              9.034         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[14]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[2]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_6_11/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[8]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[14]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[2]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_6_11/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[8]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[14]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[2]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[8]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[14]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[2]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMB/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[8]/D
                                                              9.036         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_6_11/RAMC/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[10]/D
                                                              9.043         
td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMC/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q1_reg[4]/D
                                                              9.043         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_6_11/RAMC/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[10]/D
                                                              9.043         
td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMC/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q2_reg[4]/D
                                                              9.043         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMC/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[10]/D
                                                              9.043         
td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMC/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q3_reg[4]/D
                                                              9.043         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMC/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[10]/D
                                                              9.043         
td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMC/CLK
                               td_fused_top_td_fused_axi_in_p_ram_U/q4_reg[4]/D
                                                              9.043         



