Magic 271485
Revision Verdi_T-2022.06-SP2-2

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 25 2560 796 497 144

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/nfs/wrk.jvoi/sim/52144/m52144a/DSI3_MASTER/block_test/block_test.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
windowTimeUnit 1ps

; waveform viewport range
zoom 5588787200.882996 7128412994.761452 1p
cursor 7027625333.000000
marker 1019821447.000000

; user define markers
; userMarker time_pos marker_name color linestyle
; show marker information
; showMarkerValue [absolute|adjacent|relative|frequency]
showMarkerValue adjacent
showMarkerValue relative

; visible top row signal index
top 0
; marker line index
markerPos 3

; logical expression list
; addExprSig expr_name expression_string
activeDirFile "" "/nfs/wrk.jvoi/sim/52144/m52144a/DSI3_MASTER/block_test/block_test.fsdb"

addExprSig -b 16 -n UU logical_expression_1[15:0] "/testrunner/ts/ut/i_dsi3_block/i_dsi3_core/time_of_start_receive[15:0\
]"- "/testrunner/ts/ut/i_dsi3_block/i_dsi3_core/time_of_start_transmit\
[15:0]"

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByChange


addGroup "Testbench"
activeDirFile "" "/nfs/wrk.jvoi/sim/52144/m52144a/DSI3_MASTER/block_test/block_test.fsdb"
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_scheme_visualizer/scheme
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_scheme_visualizer/packet_border
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_scheme_visualizer/packet_start
addSignal -h 15 /testrunner/ts/ut/name
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/state[4:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/state_next[4:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/dsi_state[3:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/command
addSignal -h 15 -UNSIGNED -UDEC /testrunner/ts/ut/i_dsi3_block/i_DSI3_channel_registers/DSI3_channel_registers_PDCM_PERIOD/PDCMPER[15:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/dsi3_io/tx
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/dsi3_io/rx[1:0]
addSignal -h 15 /testrunner/ts/ut/enable_clk
addSignal -h 15 /testrunner/ts/ut/i_transceiver_enable
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/o_elip_register_read[15:0]
addSignal -h 15 /testrunner/ts/ut/tick_1ms
addSignal -h 15 /testrunner/ts/ut/tick_1us
addSignal -h 15 -UNSIGNED -UDEC /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/time_of_start_receive[15:0]
addSignal -h 15 -UNSIGNED -UDEC /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/time_of_start_transmit[15:0]
addSignal -h 15 -UNSIGNED -UDEC /logical_expression_1[15:0]
addSubGroup "command_reader(master)" -e FALSE
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/command_reader/action[1:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/command_reader/step[5:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/command_reader/data
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/command_reader/empty
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/command_reader/ready
endSubGroup "command_reader(master)"
addSubGroup "crm_data_writer(buffer_writer_if)" -e FALSE
addSignal -h 15 /testrunner/ts/ut/crm_data_writer/full
addSignal -h 15 /testrunner/ts/ut/crm_data_writer/ready
addSignal -h 15 /testrunner/ts/ut/crm_data_writer/nearly_full
addSignal -h 15 /testrunner/ts/ut/crm_data_writer/data
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/crm_data_writer/action[2:0]
endSubGroup "crm_data_writer(buffer_writer_if)"
addGroup "i_dsi3_receive" -e FALSE
addSubGroup "i_dsi3_receive_data_collect" -e FALSE
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/data_word_ready
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/i_enable_receiver
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/i_rec_pending
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/i_receive_time_out
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/i_receiving_started_tick
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/i_response_finished
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/i_symbol[3:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/i_symbol_ready
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/o_data
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/o_received_data
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/o_response_finished
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/o_symbol_count[8:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/o_symbol_count_overflow
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/rec_data_temp[15:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/received_data_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/response_finished_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/response_finished_with_unsaved_data
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/save_data
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/symbol_count_temp[8:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_receive_data_collect/symbol_count_overflow
endSubGroup "i_dsi3_receive_data_collect"
addSubGroup "i_dsi3_symbol_builder" -e FALSE
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/i_chip_ready
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/i_enable
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/i_next_chip_not_C0
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/i_stop_receiving
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/o_received_0_as_first
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/o_symbol[2:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/o_symbol_ready
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/state
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/state_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/symbol_nxt[2:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/symbol_ready
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_dsi3_symbol_builder/symbol_ready_nxt
endSubGroup "i_dsi3_symbol_builder"
addSubGroup "chip_filtered(dsi3_chip_if)"
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/chip_filtered/chip[1:0]
endSubGroup "chip_filtered(dsi3_chip_if)"
addSubGroup "chip_sampled(dsi3_chip_if)"
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/chip_sampled/chip[1:0]
endSubGroup "chip_sampled(dsi3_chip_if)"
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/chip_ready
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/error_invalid_chip
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/error_invalid_symbol
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_enable_receiver
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_receive_time_out
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_rx[1:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/i_sample_cfg[1:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/next_chip_not_C0
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/o_data
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/o_rec_pending
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/o_received_data
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/o_response_finished
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/o_rx_test[1:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/o_symbol_count[8:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/o_symbol_count_overflow
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/o_symbol_error_set
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/received_3_C0_chips
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/receiving_started_tick
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/stop_receiving
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/symbol_decoded[3:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/symbol_out[2:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_receive/symbol_ready
addGroup "elip_registers(slave)" -e FALSE
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/elip_registers/wr
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/elip_registers/rd
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/elip_registers/addr[15:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/elip_registers/data_write[15:0]
addGroup "elip_tdma(master)" -e FALSE
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/elip_tdma/wr
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/elip_tdma/rd
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/elip_tdma/addr[15:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/elip_tdma/data_write
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/elip_tdma/data_read
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/elip_tdma/ready
addGroup "tdma_writer(tdma_writer_if)" -e FALSE
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/tdma_writer/action[1:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/tdma_writer/acknowledge
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/tdma_writer/packet_index
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/tdma_writer/packet
addGroup "i_tdma_manager" -e FALSE
addSubGroup "u_tdma_buffer" -e FALSE
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_buffer/header
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_buffer/packet
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_buffer/packet_index[3:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_buffer/packet_index_next[3:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_buffer/state[2:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/u_tdma_buffer/state_next[2:0]
endSubGroup "u_tdma_buffer"
addSubGroup "tdma(tdma_interface)" -e FALSE
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/request
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/acknowledge
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/write
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/target
addSignal -w analog -ds pwc -h 98 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/index[3:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/header_from_buffer
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/header_to_buffer
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/packet_from_buffer
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma/packet_to_buffer
endSubGroup "tdma(tdma_interface)"
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/o_tdma_scheme_valid
addSignal -h 15 -UNSIGNED -UDEC /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/i_period[15:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/state[3:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/state_next[3:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/state_to_branch_next[3:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/state_to_branch[3:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma_info
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/o_tdma_scheme_valid
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/tdma_scheme_valid_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/temp_tdma_scheme_valid
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/temp_tdma_scheme_valid_next
addSignal -h 15 -UNSIGNED -UDEC /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/packet_counter_for_read[3:0]
addSignal -h 15 -UNSIGNED -UDEC /testrunner/ts/ut/i_dsi3_block/i_tdma_manager/current_packet_index[3:0]
addGroup "slave_if(dsi3_slave_if)"
addSignal -expanded -h 15 /testrunner/ts/ut/slave_if/cable
addSignal -h 15 /testrunner/ts/ut/slave_if/cable.Voltage
addSignal -w analog -ds pwc -h 98 -UNSIGNED -UDEC /testrunner/ts/ut/slave_if/cable.Current[31:0]
addGroup "pdcm_data_writer(master)"
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/pdcm_data_writer/data
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/pdcm_data_writer/action[3:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/pdcm_data_writer/full
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/pdcm_data_writer/nearly_full
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/pdcm_data_writer/ready
addGroup "G8"
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/data_state[3:0]
addSignal -w analog -ds pwc -h 98 -UNSIGNED -UDEC /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/cnt_dm[8:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/dsi_state[3:0]
addSignal -w analog -ds pwc -h 98 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_dsi3_filter_for_dm/cnt[4:0]
addGroup "i_pdcm_data_writer" -e FALSE
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/calculate_crc
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/ce_flag
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/ce_flag_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/check_crc_error
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/crc_error
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/data_state[3:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/data_state_last[3:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/data_state_last_next[3:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/data_state_next[3:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/dsi_data_writer[15:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/dsi_data_writer_ecc[5:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/enable_negedge
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_clear_buffer
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_clear_buffer_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_invalidate_buffer
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_invalidate_buffer_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_received_data
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_received_data_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_response_finished
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_response_finished_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_start_transmit
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_start_transmit_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_store_empty_packet
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/handle_store_empty_packet_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/i_clear_flag_for_received_packets
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/i_enable
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/i_store_empty_packet
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/initialize_crc
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/invalidate_buffer
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/invalidate_buffer_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/mask_ce_ve_flag_setting
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/mask_ce_ve_flag_setting_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/o_hw_fail_data_fsm
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/o_received_at_least_one_packet
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/packet_border[15:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/packet_counter[7:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/packet_counter_next[7:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/packet_crc[7:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/packet_timing_error
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/packet_too_late
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/recalculate_ecc
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/received_at_least_one_packet_next
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/reset_ce_ve_info_after_writing
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/reset_frame_info
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/reset_package_info
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/reset_package_info_due_to_new_packet
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/reset_package_info_due_to_new_transmit
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/rx_data_corrected[15:0]
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/seed[7:0]
addSignal -h 15 -UNSIGNED /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/sid_length[1:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/symbol_count_error
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/symbol_error
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/symbol_error_next
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/time_in_period[15:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/transceiver_enable_previous
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/ve_flag
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/i_pdcm_data_writer/ve_flag_next
addGroup "data_writer_input(data_writer_input_interface)" -e FALSE
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/transceiver_enable
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/response_finished
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/received_data
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/start_transmit
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/rec_pending
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/rec_pending_posedge
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/rec_pending_negedge
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/symbol_count_overflow
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/symbol_error_set
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/received_c0_after_packet
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/receive_time_out_tick
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/clear_data_buffer
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/clear_and_invalidate_data_buffer
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/ov
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/uv
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/symbol_count[8:0]
addSignal -h 15 /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/rx_data
addSignal -h 15 -UNSIGNED -HEX /testrunner/ts/ut/i_dsi3_block/i_dsi3_core/data_writer_input/time_of_start_transmit[15:0]
addGroup "G12"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm

