#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Dec 10 23:20:00 2015
# Process ID: 4892
# Log file: C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/vivado.log
# Journal file: C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.xpr
report_ip_status -name ip_status 
open_bd_design {C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_nets fir_left_interrupt] [get_bd_nets fir_right_interrupt] [get_bd_nets xlconcat_0_dout] [get_bd_cells fir_left] [get_bd_cells fir_right] [get_bd_cells xlconcat_0]
set_property location {4 1103 -160} [get_bd_cells processing_system7_0_axi_periph]
set_property location {3 1169 -139} [get_bd_cells processing_system7_0]
set_property location {3 1182 691} [get_bd_cells processing_system7_0_axi_periph]
set_property location {3 1192 424} [get_bd_cells processing_system7_0]
set_property location {3 1206 366} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2.5 896 473} [get_bd_cells zed_audio_ctrl_0]
set_property location {4 1239 414} [get_bd_cells axi_gpio_0]
set_property location {3 1108 497} [get_bd_cells zed_audio_ctrl_0]
set_property location {0.5 28 451} [get_bd_cells rst_processing_system7_0_100M]
set_property location {2 676 336} [get_bd_cells processing_system7_0_axi_periph]
set_property location {1 314 294} [get_bd_cells rst_processing_system7_0_100M]
set_property ip_repo_paths  {c:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/ip_repo C:/Users/rz252/Desktop/tjp79/ece5775-final-master/combined/voicerec.prj c:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/fir.prj/solution1/impl/ip} [current_project]
update_ip_catalog
set_property ip_repo_paths  {c:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/ip_repo c:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/fir.prj/solution1/impl/ip} [current_project]
update_ip_catalog
set_property ip_repo_paths  {c:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/ip_repo c:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/fir.prj/solution1/impl/ip C:/Users/rz252/Desktop/tjp79/ece5775-final-master/combined/voicerec.prj/solution1/impl/ip} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:voicerec:1.0 voicerec_0
endgroup
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_processing_system7_0_0 system_rst_processing_system7_0_100M_0 system_axi_gpio_0_0 system_processing_system7_0_axi_periph_0}]
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.NUM_SI {2}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
set_property location {2 747 430} [get_bd_cells processing_system7_0_axi_periph]
connect_bd_intf_net [get_bd_intf_pins voicerec_0/m_axi_voicerec_inSound] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/S01_AXI]
set_property location {1 311 477} [get_bd_cells rst_processing_system7_0_100M]
set_property location {1 319 347} [get_bd_cells voicerec_0]
set_property location {1 405 190} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
set_property location {3 1101 609} [get_bd_cells axi_bram_ctrl_0]
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {12.288}] [get_bd_cells processing_system7_0]
endgroup
set_property location {3 1103 368} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 1108 245} [get_bd_cells axi_gpio_0]
set_property location {3 1112 492} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
set_property location {3 1127 595} [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins voicerec_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins voicerec_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins voicerec_0/interrupt] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_intf_net [get_bd_intf_pins voicerec_0/s_axi_voicerec_ctrl] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI]
undo
connect_bd_intf_net [get_bd_intf_pins voicerec_0/s_axi_voicerec_ctrl] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {voicerec_0/s_axi_voicerec_ctrl/Reg }]
exclude_bd_addr_seg [get_bd_addr_segs voicerec_0/Data_m_axi_voicerec_inSound/SEG_voicerec_0_Reg]
exclude_bd_addr_seg [get_bd_addr_segs zed_audio_ctrl_0/S_AXI/reg0] -target_address_space [get_bd_addr_spaces voicerec_0/Data_m_axi_voicerec_inSound]
exclude_bd_addr_seg [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -target_address_space [get_bd_addr_spaces voicerec_0/Data_m_axi_voicerec_inSound]
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.PROTOCOL {AXI4}] [get_bd_cells axi_bram_ctrl_0]
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/S01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/S01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.C_M_AXI_VOICEREC_INSOUND_TARGET_ADDR {0x40000000}] [get_bd_cells voicerec_0]
endgroup
validate_bd_design
make_wrapper -files [get_files C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.srcs/sources_1/bd/system/system.bd] -top
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.runs/impl_1/system_wrapper.sysdef C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.sdk -hwspec C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.sdk -hwspec C:/Users/rz252/Desktop/tjp79/ece5775-final-master/audio_lab/audio3/audio.sdk/system_wrapper.hdf
