Analysis & Synthesis report for ULA1BIT
Tue May 29 22:11:49 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue May 29 22:11:49 2018        ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name               ; ULA1BIT                                      ;
; Top-level Entity Name       ; ULA1BIT                                      ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 4                                            ;
; Total pins                  ; 8                                            ;
+-----------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+----------------------------------------------------------------------------+----------------+---------------+
; Option                                                                     ; Setting        ; Default Value ;
+----------------------------------------------------------------------------+----------------+---------------+
; Device                                                                     ; EPM7128SLC84-7 ;               ;
; Top-level entity name                                                      ; ULA1BIT        ; ULA1BIT       ;
; Family name                                                                ; MAX7000S       ; Stratix II    ;
; Type of Retiming Performed During Resynthesis                              ; Full           ;               ;
; Resynthesis Optimization Effort                                            ; Normal         ;               ;
; Physical Synthesis Level for Resynthesis                                   ; Normal         ;               ;
; Use Generated Physical Constraints File                                    ; On             ;               ;
; Use smart compilation                                                      ; Off            ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On             ; On            ;
; Enable compact report table                                                ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off            ; Off           ;
; Preserve fewer node names                                                  ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off            ; Off           ;
; Verilog Version                                                            ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993      ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto           ; Auto          ;
; Safe State Machine                                                         ; Off            ; Off           ;
; Extract Verilog State Machines                                             ; On             ; On            ;
; Extract VHDL State Machines                                                ; On             ; On            ;
; Ignore Verilog initial constructs                                          ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On             ; On            ;
; Parallel Synthesis                                                         ; On             ; On            ;
; NOT Gate Push-Back                                                         ; On             ; On            ;
; Power-Up Don't Care                                                        ; On             ; On            ;
; Remove Duplicate Registers                                                 ; On             ; On            ;
; Ignore CARRY Buffers                                                       ; Off            ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off            ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto           ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off            ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off            ; Off           ;
; Optimization Technique                                                     ; Speed          ; Speed         ;
; Allow XOR Gate Usage                                                       ; On             ; On            ;
; Auto Logic Cell Insertion                                                  ; On             ; On            ;
; Parallel Expander Chain Length                                             ; 4              ; 4             ;
; Auto Parallel Expanders                                                    ; On             ; On            ;
; Auto Open-Drain Pins                                                       ; On             ; On            ;
; Auto Resource Sharing                                                      ; Off            ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100            ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On             ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On             ; On            ;
; HDL message level                                                          ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000           ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100            ; 100           ;
; Block Design Naming                                                        ; Auto           ; Auto          ;
; Synthesis Effort                                                           ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On             ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium         ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto           ; Auto          ;
+----------------------------------------------------------------------------+----------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                       ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+
; ari/ari.vhd                      ; yes             ; User VHDL File  ; C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd       ;
; logic/logic.vhd                  ; yes             ; User VHDL File  ; C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd   ;
; decodi/decodi.vhd                ; yes             ; User VHDL File  ; C:/Users/luizf/Documents/ULA1BIT/decodi/decodi.vhd ;
; ULA1BIT.vhd                      ; yes             ; User VHDL File  ; C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd       ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 4                    ;
; Total registers      ; 0                    ;
; I/O pins             ; 8                    ;
; Parallel expanders   ; 2                    ;
; Maximum fan-out node ; E0                   ;
; Maximum fan-out      ; 4                    ;
; Total fan-out        ; 24                   ;
; Average fan-out      ; 2.00                 ;
+----------------------+----------------------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                   ;
+----------------------------+------------+------+-----------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name   ; Library Name ;
+----------------------------+------------+------+-----------------------+--------------+
; |ULA1BIT                   ; 4          ; 8    ; |ULA1BIT              ; work         ;
;    |or_2:sULA|             ; 3          ; 0    ; |ULA1BIT|or_2:sULA    ; work         ;
;    |subtrator:S7|          ; 1          ; 0    ; |ULA1BIT|subtrator:S7 ; work         ;
+----------------------------+------------+------+-----------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 29 22:11:47 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT
Info: Found 5 design units, including 2 entities, in source file ari/ari.vhd
    Info: Found design unit 1: somador-logic
    Info: Found design unit 2: subtrator-logic
    Info: Found design unit 3: UA
    Info: Found entity 1: somador
    Info: Found entity 2: subtrator
Info: Found 15 design units, including 7 entities, in source file logic/logic.vhd
    Info: Found design unit 1: and_1-logic
    Info: Found design unit 2: nand_1-logic
    Info: Found design unit 3: or_1-logic
    Info: Found design unit 4: or_2-logic
    Info: Found design unit 5: nor_1-logic
    Info: Found design unit 6: xor_1-logic
    Info: Found design unit 7: xnor_1-logic
    Info: Found design unit 8: portas
    Info: Found entity 1: and_1
    Info: Found entity 2: nand_1
    Info: Found entity 3: or_1
    Info: Found entity 4: or_2
    Info: Found entity 5: nor_1
    Info: Found entity 6: xor_1
    Info: Found entity 7: xnor_1
Info: Found 3 design units, including 1 entities, in source file decodi/decodi.vhd
    Info: Found design unit 1: decod-logic
    Info: Found design unit 2: seletor
    Info: Found entity 1: decod
Info: Found 2 design units, including 1 entities, in source file ula1bit.vhd
    Info: Found design unit 1: ULA1BIT-des
    Info: Found entity 1: ULA1BIT
Info: Elaborating entity "ULA1BIT" for the top level hierarchy
Info: Elaborating entity "decod" for hierarchy "decod:selecao"
Info: Elaborating entity "and_1" for hierarchy "and_1:S0"
Info: Elaborating entity "nand_1" for hierarchy "nand_1:S1"
Info: Elaborating entity "or_1" for hierarchy "or_1:S2"
Info: Elaborating entity "nor_1" for hierarchy "nor_1:S3"
Info: Elaborating entity "xor_1" for hierarchy "xor_1:S4"
Info: Elaborating entity "xnor_1" for hierarchy "xnor_1:S5"
Info: Elaborating entity "somador" for hierarchy "somador:S6"
Info: Elaborating entity "subtrator" for hierarchy "subtrator:S7"
Warning (10492): VHDL Process Statement warning at ari.vhd(41): signal "E0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ari.vhd(42): signal "E1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ari.vhd(43): signal "CIN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ari.vhd(56): signal "OUTPUTS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ari.vhd(57): signal "OUTPUTS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "or_2" for hierarchy "or_2:sULA"
Warning (10492): VHDL Process Statement warning at logic.vhd(70): signal "h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Implemented 12 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 2 output pins
    Info: Implemented 4 macrocells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Tue May 29 22:11:49 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


