Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 6d798e839d55401d970aae38822ea858 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_seq_testbench_behav xil_defaultlib.counter_seq_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/counter_seq/counter_seq.srcs/sources_1/new/counter_seq.v" Line 1. Module counter_seq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_seq
Compiling module xil_defaultlib.counter_seq_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_seq_testbench_behav
