Begin Function 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1'

RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage0)
# ST_1
local add_ln43 <add_43> <integer> <Arithmetic> 'add' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43>
add_ln43 /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43
reg: add_ln43_reg_288[6:0] lv

local icmp_ln43 <icmp_43> <integer> <Comparator> 'icmp' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43>
icmp_ln43 /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43
reg: icmp_ln43_reg_293[0:0] lv

local empty_23 <> <integer> <> 'trunc' <>
reg: empty_23_reg_297[0:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage1)
# ST_2
local gmem0_addr_read <read_44> <integer> <> 'read' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44>
gmem0_addr_read /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44
reg: gmem0_addr_read_reg_306[511:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage2)
# ST_3
local p_s <partselect_44> <integer> <> 'partselect' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44>
p_s /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44
reg: p_s_reg_311[31:0] lv

local p_1 <partselect_44> <integer> <> 'partselect' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44>
p_1 /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44
reg: p_1_reg_316[31:0] lv

local p_2 <partselect_44> <integer> <> 'partselect' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44>
p_2 /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44
reg: p_2_reg_321[31:0] lv

local p_3 <partselect_44> <integer> <> 'partselect' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44>
p_3 /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44
reg: p_3_reg_326[31:0] lv

local p_4 <partselect_44> <integer> <> 'partselect' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44>
p_4 /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44
reg: p_4_reg_331[31:0] lv

local p_5 <partselect_44> <integer> <> 'partselect' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44>
p_5 /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44
reg: p_5_reg_336[31:0] lv

local p_0 <partselect_44> <integer> <> 'partselect' </home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44>
p_0 /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44
reg: p_0_reg_341[31:0] lv


End Function 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1'

