git clone --depth 1 --no-tags https://github.com/anuratb/COAA_sem5.git f:/verilog_sva_gh_scraper/data/full_repos/527968189
git clone --depth 1 --no-tags https://github.com/jdrosent/wrapped_mbsFSK.git f:/verilog_sva_gh_scraper/data/full_repos/531257706
git clone --depth 1 --no-tags https://github.com/ElectricPotato/tinytapeout-picture-printer-b.git f:/verilog_sva_gh_scraper/data/full_repos/531263030
git clone --depth 1 --no-tags https://github.com/naveen473/FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/526512052
git clone --depth 1 --no-tags https://github.com/bbttko/Tang9k-lcdled.git f:/verilog_sva_gh_scraper/data/full_repos/526519108
git clone --depth 1 --no-tags https://github.com/213070060/PD.git f:/verilog_sva_gh_scraper/data/full_repos/526562841
git clone --depth 1 --no-tags https://github.com/Mmazumde/VHDL-Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/528738400
git clone --depth 1 --no-tags https://github.com/jonchuaenzhe/ban-prototype.git f:/verilog_sva_gh_scraper/data/full_repos/528897188
git clone --depth 1 --no-tags https://github.com/NinaP21/cad_project.git f:/verilog_sva_gh_scraper/data/full_repos/529598628
git clone --depth 1 --no-tags https://github.com/30shubhvish/IITB_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/525101101
git clone --depth 1 --no-tags https://github.com/nehaenkay/wallace_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525406692
git clone --depth 1 --no-tags https://github.com/Mahi36/6-Stage-Pipelined-16-bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/525417749
git clone --depth 1 --no-tags https://github.com/luchLasarya/UART_TX_-_RX.git f:/verilog_sva_gh_scraper/data/full_repos/525427907
git clone --depth 1 --no-tags https://github.com/Endeavour-Innovations-Inc/Reaction-TIme-Monitor-with-Averaging-Filter-implemented-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/525501024
git clone --depth 1 --no-tags https://github.com/Tauqir-Ahmad/LUT-Optimization-for-Memory-Based-computations.git f:/verilog_sva_gh_scraper/data/full_repos/525770774
git clone --depth 1 --no-tags https://github.com/WoolseyWorkshop/Article-Creating-A-Configurable-Multifunction-Logic-Gate-In-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/525801611
git clone --depth 1 --no-tags https://github.com/JoelJassan/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/526280173
git clone --depth 1 --no-tags https://github.com/mak-rram/Hardware-Implementation-of-AES.git f:/verilog_sva_gh_scraper/data/full_repos/527014540
git clone --depth 1 --no-tags https://github.com/HarshadUgale5/Brent_Kung_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/526145955
git clone --depth 1 --no-tags https://github.com/A-Sathvik/IEEE-754-Floating-Point-Operations.git f:/verilog_sva_gh_scraper/data/full_repos/526615051
git clone --depth 1 --no-tags https://github.com/bizoffermark/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/526640622
git clone --depth 1 --no-tags https://github.com/alpsark/shooting_game_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/524903458
git clone --depth 1 --no-tags https://github.com/Jihwan-Shin99/SDS_git_practice.git f:/verilog_sva_gh_scraper/data/full_repos/525267836
git clone --depth 1 --no-tags https://github.com/PIYUSHSINGHRANA/WALLACE_MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/525406203
git clone --depth 1 --no-tags https://github.com/knirajiitb/Brent-kung-adder.git f:/verilog_sva_gh_scraper/data/full_repos/525663056
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/Caravel_Ali_Update.git f:/verilog_sva_gh_scraper/data/full_repos/526603695
git clone --depth 1 --no-tags https://github.com/LukJA/mpw_test_project.git f:/verilog_sva_gh_scraper/data/full_repos/526759134
git clone --depth 1 --no-tags https://github.com/sridharb21/Design-of-an-8-bit-Microcontroller-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/528875111
git clone --depth 1 --no-tags https://github.com/vjkr/KoggeStoneAdder.git f:/verilog_sva_gh_scraper/data/full_repos/530160252
git clone --depth 1 --no-tags https://github.com/nathancheek/tinytapeout-loop.git f:/verilog_sva_gh_scraper/data/full_repos/529983965
git clone --depth 1 --no-tags https://github.com/neilbluejohn/trial_flow.git f:/verilog_sva_gh_scraper/data/full_repos/528398209
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/FIFO-design.git f:/verilog_sva_gh_scraper/data/full_repos/527926015
git clone --depth 1 --no-tags https://github.com/riser44/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/528241984
git clone --depth 1 --no-tags https://github.com/Jump-Wang-111/naive-mips.git f:/verilog_sva_gh_scraper/data/full_repos/528252229
git clone --depth 1 --no-tags https://github.com/hn-on-fire/Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/529549761
git clone --depth 1 --no-tags https://github.com/janvlad/Sprint10_Jan.git f:/verilog_sva_gh_scraper/data/full_repos/529484474
git clone --depth 1 --no-tags https://github.com/Pankaj-GoSu/M.tech-Project.git f:/verilog_sva_gh_scraper/data/full_repos/526353972
git clone --depth 1 --no-tags https://github.com/naveen473/UART-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/526465706
git clone --depth 1 --no-tags https://github.com/k1booshehri/MiniALU.git f:/verilog_sva_gh_scraper/data/full_repos/526549596
git clone --depth 1 --no-tags https://github.com/mwelling/figure-8.git f:/verilog_sva_gh_scraper/data/full_repos/530499026
git clone --depth 1 --no-tags https://github.com/gsxgoldenlegendary/codh-labs.git f:/verilog_sva_gh_scraper/data/full_repos/527800309
git clone --depth 1 --no-tags https://github.com/KairosXu/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/527814951
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/Washing_Machine_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/527815225
git clone --depth 1 --no-tags https://github.com/omarzalah/Automatic-Garage-Door-Controller-.git f:/verilog_sva_gh_scraper/data/full_repos/530652263
git clone --depth 1 --no-tags https://github.com/Sirawit7205/tinytapeout-2G97-2G98.git f:/verilog_sva_gh_scraper/data/full_repos/530720209
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/LZ77-DECODER.git f:/verilog_sva_gh_scraper/data/full_repos/529898809
git clone --depth 1 --no-tags https://github.com/tcptomato/tinytapeout.git f:/verilog_sva_gh_scraper/data/full_repos/529689538
git clone --depth 1 --no-tags https://github.com/hisham-hariz/NanoJpeg.git f:/verilog_sva_gh_scraper/data/full_repos/527135884
git clone --depth 1 --no-tags https://github.com/AsheshPangma/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/527034915
git clone --depth 1 --no-tags https://github.com/Gautam-Sahay/Design-of-Asynchronous-FIFO-.git f:/verilog_sva_gh_scraper/data/full_repos/526239309
git clone --depth 1 --no-tags https://github.com/MariamELhattab/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/527315594
git clone --depth 1 --no-tags https://github.com/PoojithaBachu/Sequence-detector.git f:/verilog_sva_gh_scraper/data/full_repos/527510875
git clone --depth 1 --no-tags https://github.com/NainaJaiswal/Combating-Data-Leakage-Trojans-in-Commercial-and-ASIC-Applications-With-Time-Division-Multiplex--ing.git f:/verilog_sva_gh_scraper/data/full_repos/526622640
git clone --depth 1 --no-tags https://github.com/ChinmaiVignyaKolli/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/527751133
git clone --depth 1 --no-tags https://github.com/utn-ba-rf-lab/pf-2019-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/531287294
git clone --depth 1 --no-tags https://github.com/meterglost/HCMUT-CO1025-LogicDesignHDL.git f:/verilog_sva_gh_scraper/data/full_repos/528055623
git clone --depth 1 --no-tags https://github.com/dazhuang17/AXI4_Lite_ip.git f:/verilog_sva_gh_scraper/data/full_repos/525347139
git clone --depth 1 --no-tags https://github.com/AbanoubSamir004/ALU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/525666529
git clone --depth 1 --no-tags https://github.com/javed-alam01/Serial-UART.git f:/verilog_sva_gh_scraper/data/full_repos/528121535
git clone --depth 1 --no-tags https://github.com/omarzalah/ALU-with-decoder-.git f:/verilog_sva_gh_scraper/data/full_repos/528118869
git clone --depth 1 --no-tags https://github.com/ericsmi/tinytapeout_popcnt.git f:/verilog_sva_gh_scraper/data/full_repos/526424856
git clone --depth 1 --no-tags https://github.com/chandrapavansai/KGP-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/526902360
git clone --depth 1 --no-tags https://github.com/213070088/Design-of-Logarithmic-Adder-using-Brent-Kung-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/525118823
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/Pipelined-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/525167669
git clone --depth 1 --no-tags https://github.com/yamchanz/ECE411-PipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/524703597
git clone --depth 1 --no-tags https://github.com/srinivasgazula/Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525405513
git clone --depth 1 --no-tags https://github.com/hermitgunner/asynchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/526626228
git clone --depth 1 --no-tags https://github.com/markuslyq/Megaman-vs-Mario.git f:/verilog_sva_gh_scraper/data/full_repos/526672917
git clone --depth 1 --no-tags https://github.com/jaisanubhav/Dadda_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/526599639
git clone --depth 1 --no-tags https://github.com/PriyanshKasyap/6-Stage-Pipelined-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/526567021
git clone --depth 1 --no-tags https://github.com/luanvt1/boom_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/527123363
git clone --depth 1 --no-tags https://github.com/ChinmaiVignyaKolli/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/527751598
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/BasicBlocks.git f:/verilog_sva_gh_scraper/data/full_repos/528619665
git clone --depth 1 --no-tags https://github.com/nikaemami/MIPS_Processor_SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/529216582
git clone --depth 1 --no-tags https://github.com/gustavozmprn/SD-final.git f:/verilog_sva_gh_scraper/data/full_repos/529333431
git clone --depth 1 --no-tags https://github.com/jasteve4/super-duper-garbanzo.git f:/verilog_sva_gh_scraper/data/full_repos/529248833
git clone --depth 1 --no-tags https://github.com/Deutschkiller/module_parser.git f:/verilog_sva_gh_scraper/data/full_repos/529278502
git clone --depth 1 --no-tags https://github.com/ThiiagoMoura/Projeto-lasd_fechadura.git f:/verilog_sva_gh_scraper/data/full_repos/529035552
git clone --depth 1 --no-tags https://github.com/AlyElruby/SQBM.git f:/verilog_sva_gh_scraper/data/full_repos/529857707
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/UART.git f:/verilog_sva_gh_scraper/data/full_repos/529713683
git clone --depth 1 --no-tags https://github.com/derhexenmeister/tinytapeout_nco.git f:/verilog_sva_gh_scraper/data/full_repos/529712920
git clone --depth 1 --no-tags https://github.com/antittelbaugh/ECE-369A.git f:/verilog_sva_gh_scraper/data/full_repos/530372010
git clone --depth 1 --no-tags https://github.com/bessembhiri/Digital_Electronics_adder_4bits.git f:/verilog_sva_gh_scraper/data/full_repos/530631723
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/ipc_reference.git f:/verilog_sva_gh_scraper/data/full_repos/530475699
git clone --depth 1 --no-tags https://github.com/risingstar213/SuperTinyRiscv.git f:/verilog_sva_gh_scraper/data/full_repos/530641824
git clone --depth 1 --no-tags https://github.com/Abhirajj23/5-stage-pipelined-RISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/529699785
git clone --depth 1 --no-tags https://github.com/derhexenmeister/tinytapeout_updwnbcd.git f:/verilog_sva_gh_scraper/data/full_repos/529740525
git clone --depth 1 --no-tags https://github.com/Alexluwh/AD7683_interface.git f:/verilog_sva_gh_scraper/data/full_repos/530234752
git clone --depth 1 --no-tags https://github.com/TomKeddie/tinytapeout-2022-1.git f:/verilog_sva_gh_scraper/data/full_repos/530294398
git clone --depth 1 --no-tags https://github.com/madlee08/IE0523_project.git f:/verilog_sva_gh_scraper/data/full_repos/527072638
git clone --depth 1 --no-tags https://github.com/alyssonkelvim/random-forest-gpu-maker.git f:/verilog_sva_gh_scraper/data/full_repos/527764579
git clone --depth 1 --no-tags https://github.com/Yashwecan2/LUT-Optimization-for-Memory-Based-Computation.git f:/verilog_sva_gh_scraper/data/full_repos/526092843
git clone --depth 1 --no-tags https://github.com/nimeshshedge/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/526315368
git clone --depth 1 --no-tags https://github.com/CyanGuo/Bus-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/524949268
git clone --depth 1 --no-tags https://github.com/Akansh-Agarwal/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/525072065
git clone --depth 1 --no-tags https://github.com/Souhardya-Mondal/Implementation-of-8x8-Dadda-and-Wallace-Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/525257094
git clone --depth 1 --no-tags https://github.com/sg05060/SDS_HEIR_PROJECT_.git f:/verilog_sva_gh_scraper/data/full_repos/525272276
git clone --depth 1 --no-tags https://github.com/Subhadip-Sen/Asynchronous_Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/526144155
git clone --depth 1 --no-tags https://github.com/duyquan27/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/528509383
git clone --depth 1 --no-tags https://github.com/fluxfocus/jdtt-logic1.git f:/verilog_sva_gh_scraper/data/full_repos/530227877
