// Seed: 2123519315
module module_0 ();
  tri0 id_2;
  wire id_3;
  initial
    if (id_2) id_1 = -1;
    else id_1 <= {-1 ^ 1{1, id_2}} == 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    output logic id_3,
    output supply1 id_4,
    input supply0 id_5
);
  initial id_3 <= "";
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
  wire id_8;
  assign id_3 = 1'd0;
  wire id_9;
endmodule
