{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "95162bab60fa7524",
        "type": "tabs",
        "children": [
          {
            "id": "58729fb53e3b5016",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Digital Circuit/DDCA(ETHz & Book)/HDL and Verilog.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 297.5
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Digital Circuit/DDCA(ETHz & Book)/HDL and Verilog.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Digital Circuit/DDCA(ETHz & Book)/HDL and Verilog.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Digital Circuit/DDCA(ETHz & Book)/HDL and Verilog.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "58729fb53e3b5016",
  "lastOpenFiles": [
    "Digital Circuit/DDCA(ETHz & Book)/img/Pasted image 20230630131328.png",
    "Digital Circuit/DDCA(ETHz & Book)/img/Pasted image 20230629164646.png",
    "Digital Circuit/DDCA(ETHz & Book)/img/Pasted image 20230629164454.png",
    "Pasted image 20230629164346.png.md",
    "Digital Circuit/DDCA(ETHz & Book)/HDL and Verilog.md",
    "Digital Circuit/DDCA(ETHz & Book)/img/Pasted image 20230629164346.png",
    "Digital Circuit/DDCA(ETHz & Book)/img/Pasted image 20230629163606.png",
    "Digital Circuit/DDCA(ETHz & Book)/Sequential Logic and FSM.md",
    "Computer Architecture/Modern Processor Design/Advanced Instruction Flow Techniques.md",
    "Analog Circuit/CMOS超大规模集成电路设计/延时/路径逻辑努力.md",
    "Digital Circuit/DDCA(ETHz & Book)/img/Pasted image 20230627161318.png",
    "Digital Circuit/DDCA(ETHz & Book)/img/Pasted image 20230627134502.png",
    "Digital Circuit/DDCA(ETHz & Book)/img/Pasted image 20230627133730.png",
    "Digital Circuit/DDCA(ETHz & Book)/img",
    "Digital Circuit/DDCA(ETHz & Book)",
    "Digital Circuit",
    "Computer Architecture/Modern Processor Design/img/Pasted image 20230615174017.png",
    "Computer Architecture/Modern Processor Design/img/Pasted image 20230615173610.png",
    "Computer Architecture/Modern Processor Design/img/Pasted image 20230615165045.png",
    "Computer Architecture/Modern Processor Design/Intel P6.md",
    "Computer Architecture/Modern Processor Design/PowerPC 620.md",
    "Computer Architecture/Modern Processor Design/img",
    "Computer Architecture/Modern Processor Design",
    "Advanced Signal Processing/hw/Assignment 6.md",
    "Advanced Signal Processing/hw/Assignment 5.md",
    "PaperReading/core/Complexity-Effective Superscalar Processors.md",
    "PaperReading/IQ/A Scalable Instruction Queue Design Using Dependence Chains.md",
    "PaperReading/core/img",
    "PaperReading/core",
    "PaperReading/IQ/Power-and complexity-aware issue queue designs.md",
    "PaperReading/zlt/Discerning the Dominant Out-of-Order Performance Advantage --- Is it Speculation or Dynamism?.md",
    "PaperReading/IQ/On Pipelining Dynamic Instruction Scheduling Logic.md",
    "PaperReading/IQ/Exploring Wakeup-Free Instruction Scheduling.md",
    "PaperReading/IQ/Cyclone --- A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay.md",
    "PaperReading/Brief.md",
    "PaperReading/LSQ/LSQ Brief.md",
    "PaperReading/IQ/img",
    "PaperReading/LSQ/The Predictability of Data Values.md",
    "PaperReading/LSQ/Value locality and load value prediction.md",
    "PaperReading/LSQ/Using Virtual Load Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions.md",
    "PaperReading/LSQ/Store Vulnerability Window (SVW) --- Re-Execution Filtering for Enhanced Load Optimization.md",
    "PaperReading/LSQ/Store vectors for scalable memory dependence prediction and scheduling.md",
    "PaperReading/LSQ/Scalable Hardware Memory Disambiguation for High ILP Processors.md",
    "PaperReading/LSQ/Reducing Design Complexity of the Load Store Queue.md",
    "PaperReading/IQ",
    "Untitled.canvas",
    "PaperReading/BPU/img"
  ]
}