// Seed: 3035673966
module module_0 (
    input wor id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    input supply1 id_5
    , id_10,
    input tri1 id_6,
    input wor id_7,
    input wor id_8
);
  wire id_11, id_12;
  assign id_4 = id_2;
  wire id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input wire id_3,
    inout wire id_4,
    input wire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri0 void id_10,
    output wor id_11,
    output supply1 id_12,
    input wire id_13,
    input wor id_14,
    input supply0 id_15
);
  module_0(
      id_15, id_10, id_14, id_5, id_0, id_3, id_8, id_4, id_14
  );
endmodule
