# Wed Mar 10 11:55:12 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\Test403_impl1_scck.rpt 
See clock summary report "C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\Test403\impl1\Test403_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_28s_2s_0s_0s_5s_28s_28s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist Top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)



Clock Summary
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       System                                    200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                          
0 -       Top|Clk                                   200.0 MHz     5.000         inferred     Inferred_clkgroup_2     274  
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     5.000         inferred     Inferred_clkgroup_1     242  
                                                                                                                          
0 -       Top|Clk_FPGA                              200.0 MHz     5.000         inferred     Inferred_clkgroup_0     24   
==========================================================================================================================



Clock Load Summary
***********************

                                          Clock     Source                                                 Clock Pin                                                   Non-clock Pin                                                      Non-clock Pin                                                     
Clock                                     Load      Pin                                                    Seq Example                                                 Seq Example                                                        Comb Example                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    0         -                                                      -                                                           -                                                                  -                                                                 
                                                                                                                                                                                                                                                                                                            
Top|Clk                                   274       Clk(port)                                              top_reveal_coretop_instance.core0.tm_u.sample_en_d.C        top_reveal_coretop_instance.core0.tm_u.trace_din_d[27:0].D[27]     Clkanalys.I[0](keepbuf)                                           
                                                                                                                                                                                                                                                                                                            
reveal_coretop|jtck_inferred_clock[0]     242       top_reveal_coretop_instance.jtag0.jtck(jtagconn16)     top_reveal_coretop_instance.core0.tm_u.tm_first_rd_d1.C     -                                                                  top_reveal_coretop_instance.core0.tm_u.genblk4\.un1_jtck.I[0](inv)
                                                                                                                                                                                                                                                                                                            
Top|Clk_FPGA                              24        Clk_FPGA(port)                                         sLed.C                                                      -                                                                  -                                                                 
============================================================================================================================================================================================================================================================================================================

@W: MT529 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\test403\impl1\reveal_workspace\tmpreveal\top_rvl_top.vhd":220:8:220:9|Found inferred clock Top|Clk_FPGA which controls 24 sequential elements including cpt[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 512 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       Clk                                        port                   246        ENCRYPTED      
@KP:ckid0_1       top_reveal_coretop_instance.jtag0.jtck     jtagconn16             242        ENCRYPTED      
@KP:ckid0_2       Clk_FPGA                                   port                   24         cpt[22:0]      
==============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 95MB peak: 178MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 10 11:55:14 2021

###########################################################]
