// Seed: 3067598477
module module_0 (
    input logic   id_0,
    input supply1 id_1,
    input logic   id_2
);
  assign id_4 = 1;
  always begin
    id_4 <= id_2;
    id_4 = 'b0;
    begin
      id_4 <= id_0;
    end
  end
endmodule
module module_1 (
    input wire  id_0,
    input tri0  id_1,
    input logic id_2
);
  assign id_4 = id_4;
  always begin
    id_4 = id_2;
  end
  module_0(
      id_2, id_0, id_4
  );
  reg id_5 = 1;
  always #1 id_5 <= 1;
  wire  id_6;
  tri1  id_7;
  logic id_8;
  assign id_7 = 1;
  always begin
    $display;
    id_8 <= id_5;
  end
  wire id_9;
  wire id_10;
  assign id_4 = id_8;
endmodule
