<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › sn › pic.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pic.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1992 - 1997, 2000-2003 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_IA64_SN_PCI_PIC_H</span>
<span class="cp">#define _ASM_IA64_SN_PCI_PIC_H</span>

<span class="cm">/*</span>
<span class="cm"> * PIC AS DEVICE ZERO</span>
<span class="cm"> * ------------------</span>
<span class="cm"> *</span>
<span class="cm"> * PIC handles PCI/X busses.  PCI/X requires that the &#39;bridge&#39; (i.e. PIC)</span>
<span class="cm"> * be designated as &#39;device 0&#39;.   That is a departure from earlier SGI</span>
<span class="cm"> * PCI bridges.  Because of that we use config space 1 to access the</span>
<span class="cm"> * config space of the first actual PCI device on the bus.</span>
<span class="cm"> * Here&#39;s what the PIC manual says:</span>
<span class="cm"> *</span>
<span class="cm"> *     The current PCI-X bus specification now defines that the parent</span>
<span class="cm"> *     hosts bus bridge (PIC for example) must be device 0 on bus 0. PIC</span>
<span class="cm"> *     reduced the total number of devices from 8 to 4 and removed the</span>
<span class="cm"> *     device registers and windows, now only supporting devices 0,1,2, and</span>
<span class="cm"> *     3. PIC did leave all 8 configuration space windows. The reason was</span>
<span class="cm"> *     there was nothing to gain by removing them. Here in lies the problem.</span>
<span class="cm"> *     The device numbering we do using 0 through 3 is unrelated to the device</span>
<span class="cm"> *     numbering which PCI-X requires in configuration space. In the past we</span>
<span class="cm"> *     correlated Configs pace and our device space 0 &lt;-&gt; 0, 1 &lt;-&gt; 1, etc.</span>
<span class="cm"> *     PCI-X requires we start a 1, not 0 and currently the PX brick</span>
<span class="cm"> *     does associate our:</span>
<span class="cm"> *</span>
<span class="cm"> *         device 0 with configuration space window 1,</span>
<span class="cm"> *         device 1 with configuration space window 2,</span>
<span class="cm"> *         device 2 with configuration space window 3,</span>
<span class="cm"> *         device 3 with configuration space window 4.</span>
<span class="cm"> *</span>
<span class="cm"> * The net effect is that all config space access are off-by-one with</span>
<span class="cm"> * relation to other per-slot accesses on the PIC.</span>
<span class="cm"> * Here is a table that shows some of that:</span>
<span class="cm"> *</span>
<span class="cm"> *                               Internal Slot#</span>
<span class="cm"> *           |</span>
<span class="cm"> *           |     0         1        2         3</span>
<span class="cm"> * ----------|---------------------------------------</span>
<span class="cm"> * config    |  0x21000   0x22000  0x23000   0x24000</span>
<span class="cm"> *           |</span>
<span class="cm"> * even rrb  |  0[0]      n/a      1[0]      n/a	[] == implied even/odd</span>
<span class="cm"> *           |</span>
<span class="cm"> * odd rrb   |  n/a       0[1]     n/a       1[1]</span>
<span class="cm"> *           |</span>
<span class="cm"> * int dev   |  00       01        10        11</span>
<span class="cm"> *           |</span>
<span class="cm"> * ext slot# |  1        2         3         4</span>
<span class="cm"> * ----------|---------------------------------------</span>
<span class="cm"> */</span>

<span class="cp">#define PIC_ATE_TARGETID_SHFT           8</span>
<span class="cp">#define PIC_HOST_INTR_ADDR              0x0000FFFFFFFFFFFFUL</span>
<span class="cp">#define PIC_PCI64_ATTR_TARG_SHFT        60</span>


<span class="cm">/*****************************************************************************</span>
<span class="cm"> *********************** PIC MMR structure mapping ***************************</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cm">/* NOTE: PIC WAR. PV#854697.  PIC does not allow writes just to [31:0]</span>
<span class="cm"> * of a 64-bit register.  When writing PIC registers, always write the</span>
<span class="cm"> * entire 64 bits.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">pic</span> <span class="p">{</span>

    <span class="cm">/* 0x000000-0x00FFFF -- Local Registers */</span>

    <span class="cm">/* 0x000000-0x000057 -- Standard Widget Configuration */</span>
    <span class="n">u64</span>		<span class="n">p_wid_id</span><span class="p">;</span>			<span class="cm">/* 0x000000 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_stat</span><span class="p">;</span>			<span class="cm">/* 0x000008 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_err_upper</span><span class="p">;</span>		<span class="cm">/* 0x000010 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_err_lower</span><span class="p">;</span>		<span class="cm">/* 0x000018 */</span>
    <span class="cp">#define p_wid_err p_wid_err_lower</span>
    <span class="n">u64</span>		<span class="n">p_wid_control</span><span class="p">;</span>			<span class="cm">/* 0x000020 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_req_timeout</span><span class="p">;</span>		<span class="cm">/* 0x000028 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_int_upper</span><span class="p">;</span>		<span class="cm">/* 0x000030 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_int_lower</span><span class="p">;</span>		<span class="cm">/* 0x000038 */</span>
    <span class="cp">#define p_wid_int p_wid_int_lower</span>
    <span class="n">u64</span>		<span class="n">p_wid_err_cmdword</span><span class="p">;</span>		<span class="cm">/* 0x000040 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_llp</span><span class="p">;</span>			<span class="cm">/* 0x000048 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_tflush</span><span class="p">;</span>			<span class="cm">/* 0x000050 */</span>

    <span class="cm">/* 0x000058-0x00007F -- Bridge-specific Widget Configuration */</span>
    <span class="n">u64</span>		<span class="n">p_wid_aux_err</span><span class="p">;</span>			<span class="cm">/* 0x000058 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_resp_upper</span><span class="p">;</span>		<span class="cm">/* 0x000060 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_resp_lower</span><span class="p">;</span>		<span class="cm">/* 0x000068 */</span>
    <span class="cp">#define p_wid_resp p_wid_resp_lower</span>
    <span class="n">u64</span>		<span class="n">p_wid_tst_pin_ctrl</span><span class="p">;</span>		<span class="cm">/* 0x000070 */</span>
    <span class="n">u64</span>		<span class="n">p_wid_addr_lkerr</span><span class="p">;</span>		<span class="cm">/* 0x000078 */</span>

    <span class="cm">/* 0x000080-0x00008F -- PMU &amp; MAP */</span>
    <span class="n">u64</span>		<span class="n">p_dir_map</span><span class="p">;</span>			<span class="cm">/* 0x000080 */</span>
    <span class="n">u64</span>		<span class="n">_pad_000088</span><span class="p">;</span>			<span class="cm">/* 0x000088 */</span>

    <span class="cm">/* 0x000090-0x00009F -- SSRAM */</span>
    <span class="n">u64</span>		<span class="n">p_map_fault</span><span class="p">;</span>			<span class="cm">/* 0x000090 */</span>
    <span class="n">u64</span>		<span class="n">_pad_000098</span><span class="p">;</span>			<span class="cm">/* 0x000098 */</span>

    <span class="cm">/* 0x0000A0-0x0000AF -- Arbitration */</span>
    <span class="n">u64</span>		<span class="n">p_arb</span><span class="p">;</span>				<span class="cm">/* 0x0000A0 */</span>
    <span class="n">u64</span>		<span class="n">_pad_0000A8</span><span class="p">;</span>			<span class="cm">/* 0x0000A8 */</span>

    <span class="cm">/* 0x0000B0-0x0000BF -- Number In A Can or ATE Parity Error */</span>
    <span class="n">u64</span>		<span class="n">p_ate_parity_err</span><span class="p">;</span>		<span class="cm">/* 0x0000B0 */</span>
    <span class="n">u64</span>		<span class="n">_pad_0000B8</span><span class="p">;</span>			<span class="cm">/* 0x0000B8 */</span>

    <span class="cm">/* 0x0000C0-0x0000FF -- PCI/GIO */</span>
    <span class="n">u64</span>		<span class="n">p_bus_timeout</span><span class="p">;</span>			<span class="cm">/* 0x0000C0 */</span>
    <span class="n">u64</span>		<span class="n">p_pci_cfg</span><span class="p">;</span>			<span class="cm">/* 0x0000C8 */</span>
    <span class="n">u64</span>		<span class="n">p_pci_err_upper</span><span class="p">;</span>		<span class="cm">/* 0x0000D0 */</span>
    <span class="n">u64</span>		<span class="n">p_pci_err_lower</span><span class="p">;</span>		<span class="cm">/* 0x0000D8 */</span>
    <span class="cp">#define p_pci_err p_pci_err_lower</span>
    <span class="n">u64</span>		<span class="n">_pad_0000E0</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x0000{E0..F8} */</span>

    <span class="cm">/* 0x000100-0x0001FF -- Interrupt */</span>
    <span class="n">u64</span>		<span class="n">p_int_status</span><span class="p">;</span>			<span class="cm">/* 0x000100 */</span>
    <span class="n">u64</span>		<span class="n">p_int_enable</span><span class="p">;</span>			<span class="cm">/* 0x000108 */</span>
    <span class="n">u64</span>		<span class="n">p_int_rst_stat</span><span class="p">;</span>			<span class="cm">/* 0x000110 */</span>
    <span class="n">u64</span>		<span class="n">p_int_mode</span><span class="p">;</span>			<span class="cm">/* 0x000118 */</span>
    <span class="n">u64</span>		<span class="n">p_int_device</span><span class="p">;</span>			<span class="cm">/* 0x000120 */</span>
    <span class="n">u64</span>		<span class="n">p_int_host_err</span><span class="p">;</span>			<span class="cm">/* 0x000128 */</span>
    <span class="n">u64</span>		<span class="n">p_int_addr</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>			<span class="cm">/* 0x0001{30,,,68} */</span>
    <span class="n">u64</span>		<span class="n">p_err_int_view</span><span class="p">;</span>			<span class="cm">/* 0x000170 */</span>
    <span class="n">u64</span>		<span class="n">p_mult_int</span><span class="p">;</span>			<span class="cm">/* 0x000178 */</span>
    <span class="n">u64</span>		<span class="n">p_force_always</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>		<span class="cm">/* 0x0001{80,,,B8} */</span>
    <span class="n">u64</span>		<span class="n">p_force_pin</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>			<span class="cm">/* 0x0001{C0,,,F8} */</span>

    <span class="cm">/* 0x000200-0x000298 -- Device */</span>
    <span class="n">u64</span>		<span class="n">p_device</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x0002{00,,,18} */</span>
    <span class="n">u64</span>		<span class="n">_pad_000220</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x0002{20,,,38} */</span>
    <span class="n">u64</span>		<span class="n">p_wr_req_buf</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>		<span class="cm">/* 0x0002{40,,,58} */</span>
    <span class="n">u64</span>		<span class="n">_pad_000260</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x0002{60,,,78} */</span>
    <span class="n">u64</span>		<span class="n">p_rrb_map</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>			<span class="cm">/* 0x0002{80,,,88} */</span>
    <span class="cp">#define p_even_resp p_rrb_map[0]			</span><span class="cm">/* 0x000280 */</span><span class="cp"></span>
    <span class="cp">#define p_odd_resp  p_rrb_map[1]			</span><span class="cm">/* 0x000288 */</span><span class="cp"></span>
    <span class="n">u64</span>		<span class="n">p_resp_status</span><span class="p">;</span>			<span class="cm">/* 0x000290 */</span>
    <span class="n">u64</span>		<span class="n">p_resp_clear</span><span class="p">;</span>			<span class="cm">/* 0x000298 */</span>

    <span class="n">u64</span>		<span class="n">_pad_0002A0</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>		<span class="cm">/* 0x0002{A0..F8} */</span>

    <span class="cm">/* 0x000300-0x0003F8 -- Buffer Address Match Registers */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">upper</span><span class="p">;</span>				<span class="cm">/* 0x0003{00,,,F0} */</span>
	<span class="n">u64</span>	<span class="n">lower</span><span class="p">;</span>				<span class="cm">/* 0x0003{08,,,F8} */</span>
    <span class="p">}</span> <span class="n">p_buf_addr_match</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>

    <span class="cm">/* 0x000400-0x0005FF -- Performance Monitor Registers (even only) */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">flush_w_touch</span><span class="p">;</span>			<span class="cm">/* 0x000{400,,,5C0} */</span>
	<span class="n">u64</span>	<span class="n">flush_wo_touch</span><span class="p">;</span>			<span class="cm">/* 0x000{408,,,5C8} */</span>
	<span class="n">u64</span>	<span class="n">inflight</span><span class="p">;</span>			<span class="cm">/* 0x000{410,,,5D0} */</span>
	<span class="n">u64</span>	<span class="n">prefetch</span><span class="p">;</span>			<span class="cm">/* 0x000{418,,,5D8} */</span>
	<span class="n">u64</span>	<span class="n">total_pci_retry</span><span class="p">;</span>		<span class="cm">/* 0x000{420,,,5E0} */</span>
	<span class="n">u64</span>	<span class="n">max_pci_retry</span><span class="p">;</span>			<span class="cm">/* 0x000{428,,,5E8} */</span>
	<span class="n">u64</span>	<span class="n">max_latency</span><span class="p">;</span>			<span class="cm">/* 0x000{430,,,5F0} */</span>
	<span class="n">u64</span>	<span class="n">clear_all</span><span class="p">;</span>			<span class="cm">/* 0x000{438,,,5F8} */</span>
    <span class="p">}</span> <span class="n">p_buf_count</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>


    <span class="cm">/* 0x000600-0x0009FF -- PCI/X registers */</span>
    <span class="n">u64</span>		<span class="n">p_pcix_bus_err_addr</span><span class="p">;</span>		<span class="cm">/* 0x000600 */</span>
    <span class="n">u64</span>		<span class="n">p_pcix_bus_err_attr</span><span class="p">;</span>		<span class="cm">/* 0x000608 */</span>
    <span class="n">u64</span>		<span class="n">p_pcix_bus_err_data</span><span class="p">;</span>		<span class="cm">/* 0x000610 */</span>
    <span class="n">u64</span>		<span class="n">p_pcix_pio_split_addr</span><span class="p">;</span>		<span class="cm">/* 0x000618 */</span>
    <span class="n">u64</span>		<span class="n">p_pcix_pio_split_attr</span><span class="p">;</span>		<span class="cm">/* 0x000620 */</span>
    <span class="n">u64</span>		<span class="n">p_pcix_dma_req_err_attr</span><span class="p">;</span>	<span class="cm">/* 0x000628 */</span>
    <span class="n">u64</span>		<span class="n">p_pcix_dma_req_err_addr</span><span class="p">;</span>	<span class="cm">/* 0x000630 */</span>
    <span class="n">u64</span>		<span class="n">p_pcix_timeout</span><span class="p">;</span>			<span class="cm">/* 0x000638 */</span>

    <span class="n">u64</span>		<span class="n">_pad_000640</span><span class="p">[</span><span class="mi">120</span><span class="p">];</span>		<span class="cm">/* 0x000{640,,,9F8} */</span>

    <span class="cm">/* 0x000A00-0x000BFF -- PCI/X Read&amp;Write Buffer */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">p_buf_addr</span><span class="p">;</span>			<span class="cm">/* 0x000{A00,,,AF0} */</span>
	<span class="n">u64</span>	<span class="n">p_buf_attr</span><span class="p">;</span>			<span class="cm">/* 0X000{A08,,,AF8} */</span>
    <span class="p">}</span> <span class="n">p_pcix_read_buf_64</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>

    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">p_buf_addr</span><span class="p">;</span>			<span class="cm">/* 0x000{B00,,,BE0} */</span>
	<span class="n">u64</span>	<span class="n">p_buf_attr</span><span class="p">;</span>			<span class="cm">/* 0x000{B08,,,BE8} */</span>
	<span class="n">u64</span>	<span class="n">p_buf_valid</span><span class="p">;</span>			<span class="cm">/* 0x000{B10,,,BF0} */</span>
	<span class="n">u64</span>	<span class="n">__pad1</span><span class="p">;</span>				<span class="cm">/* 0x000{B18,,,BF8} */</span>
    <span class="p">}</span> <span class="n">p_pcix_write_buf_64</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>

    <span class="cm">/* End of Local Registers -- Start of Address Map space */</span>

    <span class="kt">char</span>		<span class="n">_pad_000c00</span><span class="p">[</span><span class="mh">0x010000</span> <span class="o">-</span> <span class="mh">0x000c00</span><span class="p">];</span>

    <span class="cm">/* 0x010000-0x011fff -- Internal ATE RAM (Auto Parity Generation) */</span>
    <span class="n">u64</span>		<span class="n">p_int_ate_ram</span><span class="p">[</span><span class="mi">1024</span><span class="p">];</span>		<span class="cm">/* 0x010000-0x011fff */</span>

    <span class="cm">/* 0x012000-0x013fff -- Internal ATE RAM (Manual Parity Generation) */</span>
    <span class="n">u64</span>		<span class="n">p_int_ate_ram_mp</span><span class="p">[</span><span class="mi">1024</span><span class="p">];</span>		<span class="cm">/* 0x012000-0x013fff */</span>

    <span class="kt">char</span>		<span class="n">_pad_014000</span><span class="p">[</span><span class="mh">0x18000</span> <span class="o">-</span> <span class="mh">0x014000</span><span class="p">];</span>

    <span class="cm">/* 0x18000-0x197F8 -- PIC Write Request Ram */</span>
    <span class="n">u64</span>		<span class="n">p_wr_req_lower</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>		<span class="cm">/* 0x18000 - 0x187F8 */</span>
    <span class="n">u64</span>		<span class="n">p_wr_req_upper</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>		<span class="cm">/* 0x18800 - 0x18FF8 */</span>
    <span class="n">u64</span>		<span class="n">p_wr_req_parity</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>		<span class="cm">/* 0x19000 - 0x197F8 */</span>

    <span class="kt">char</span>		<span class="n">_pad_019800</span><span class="p">[</span><span class="mh">0x20000</span> <span class="o">-</span> <span class="mh">0x019800</span><span class="p">];</span>

    <span class="cm">/* 0x020000-0x027FFF -- PCI Device Configuration Spaces */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>		<span class="n">c</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>			<span class="cm">/* 0x02{0000,,,7FFF} */</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>			<span class="cm">/* 0x02{0000,,,7FFF} */</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x02{0000,,,7FFF} */</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>			<span class="cm">/* 0x02{0000,,,7FFF} */</span>
	<span class="k">union</span> <span class="p">{</span>
	    <span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	    <span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	    <span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	    <span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">f</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">p_type0_cfg_dev</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>				<span class="cm">/* 0x02{0000,,,7FFF} */</span>

    <span class="cm">/* 0x028000-0x028FFF -- PCI Type 1 Configuration Space */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>		<span class="n">c</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>			<span class="cm">/* 0x028000-0x029000 */</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>			<span class="cm">/* 0x028000-0x029000 */</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>			<span class="cm">/* 0x028000-0x029000 */</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x1000</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>			<span class="cm">/* 0x028000-0x029000 */</span>
	<span class="k">union</span> <span class="p">{</span>
	    <span class="n">u8</span>	<span class="n">c</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	    <span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	    <span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	    <span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mh">0x100</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">f</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">p_type1_cfg</span><span class="p">;</span>					<span class="cm">/* 0x028000-0x029000 */</span>

    <span class="kt">char</span>		<span class="n">_pad_029000</span><span class="p">[</span><span class="mh">0x030000</span><span class="o">-</span><span class="mh">0x029000</span><span class="p">];</span>

    <span class="cm">/* 0x030000-0x030007 -- PCI Interrupt Acknowledge Cycle */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>		<span class="n">c</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">p_pci_iack</span><span class="p">;</span>					<span class="cm">/* 0x030000-0x030007 */</span>

    <span class="kt">char</span>		<span class="n">_pad_030007</span><span class="p">[</span><span class="mh">0x040000</span><span class="o">-</span><span class="mh">0x030008</span><span class="p">];</span>

    <span class="cm">/* 0x040000-0x030007 -- PCIX Special Cycle */</span>
    <span class="k">union</span> <span class="p">{</span>
	<span class="n">u8</span>		<span class="n">c</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u16</span>	<span class="n">s</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">l</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>
	<span class="n">u64</span>	<span class="n">d</span><span class="p">[</span><span class="mi">8</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
    <span class="p">}</span> <span class="n">p_pcix_cycle</span><span class="p">;</span>					<span class="cm">/* 0x040000-0x040007 */</span>
<span class="p">};</span>

<span class="cp">#endif                          </span><span class="cm">/* _ASM_IA64_SN_PCI_PIC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
