<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › ipic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ipic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/powerpc/sysdev/ipic.c</span>
<span class="cm"> *</span>
<span class="cm"> * IPIC routines implementations.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005 Freescale Semiconductor, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/reboot.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/fsl_devices.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/ipic.h&gt;</span>

<span class="cp">#include &quot;ipic.h&quot;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span> <span class="n">primary_ipic</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ipic_level_irq_chip</span><span class="p">,</span> <span class="n">ipic_edge_irq_chip</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">ipic_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ipic_info</span> <span class="n">ipic_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">21</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">25</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">13</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">28</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">29</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">15</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">31</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">17</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ack</span>	<span class="o">=</span> <span class="n">IPIC_SEPNR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SEFCR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ack</span>	<span class="o">=</span> <span class="n">IPIC_SEPNR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SEFCR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">19</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ack</span>	<span class="o">=</span> <span class="n">IPIC_SEPNR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SEFCR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">20</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ack</span>	<span class="o">=</span> <span class="n">IPIC_SEPNR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SEFCR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">21</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ack</span>	<span class="o">=</span> <span class="n">IPIC_SEPNR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SEFCR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">22</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ack</span>	<span class="o">=</span> <span class="n">IPIC_SEPNR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SEFCR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">23</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">ack</span>	<span class="o">=</span> <span class="n">IPIC_SEPNR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SEFCR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">33</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">34</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">35</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">36</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">37</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">38</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">39</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">40</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">41</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">42</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">43</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">44</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">45</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">46</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">47</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_H</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">48</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SEFCR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">64</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">65</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">66</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">67</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">68</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">69</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">70</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">71</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio_mask</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">72</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">73</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">74</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">75</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">76</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">77</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">78</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">79</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">80</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">81</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">17</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">82</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">83</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">84</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">85</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">21</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">86</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">22</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">87</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">23</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">88</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">89</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">25</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">90</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">26</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">91</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">27</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">94</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">prio</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">force</span>	<span class="o">=</span> <span class="n">IPIC_SIFCR_L</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">ipic_read</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ipic_write</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">),</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span> <span class="nf">ipic_from_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">primary_ipic</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipic_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">ipic_from_irq</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">bit</span><span class="p">));</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipic_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">ipic_from_irq</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">bit</span><span class="p">));</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="cm">/* mb() can&#39;t guarantee that masking is finished.  But it does finish</span>
<span class="cm">	 * for nearly all cases. */</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipic_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">ipic_from_irq</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">bit</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">ack</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="cm">/* mb() can&#39;t guarantee that ack is finished.  But it does finish</span>
<span class="cm">	 * for nearly all cases. */</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipic_mask_irq_and_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">ipic_from_irq</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">bit</span><span class="p">));</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">mask</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">bit</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">ack</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="cm">/* mb() can&#39;t guarantee that ack is finished.  But it does finish</span>
<span class="cm">	 * for nearly all cases. */</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipic_set_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">ipic_from_irq</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vold</span><span class="p">,</span> <span class="n">vnew</span><span class="p">,</span> <span class="n">edibit</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">)</span>
		<span class="n">flow_type</span> <span class="o">=</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">;</span>

	<span class="cm">/* ipic supports only low assertion and high-to-low change senses</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQ_TYPE_LEVEL_LOW</span> <span class="o">|</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;ipic: sense type 0x%x not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">flow_type</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* ipic supports only edge mode on external interrupts */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">ack</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;ipic: edge sense not supported on internal &quot;</span>
				<span class="s">&quot;interrupts</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="n">irqd_set_trigger_type</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="n">flow_type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">)</span>  <span class="p">{</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">d</span><span class="o">-&gt;</span><span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ipic_level_irq_chip</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
		<span class="n">d</span><span class="o">-&gt;</span><span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ipic_edge_irq_chip</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* only EXT IRQ senses are programmable on ipic</span>
<span class="cm">	 * internal IRQ senses are LEVEL_LOW</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">src</span> <span class="o">==</span> <span class="n">IPIC_IRQ_EXT0</span><span class="p">)</span>
		<span class="n">edibit</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">src</span> <span class="o">&gt;=</span> <span class="n">IPIC_IRQ_EXT1</span> <span class="o">&amp;&amp;</span> <span class="n">src</span> <span class="o">&lt;=</span> <span class="n">IPIC_IRQ_EXT7</span><span class="p">)</span>
			<span class="n">edibit</span> <span class="o">=</span> <span class="p">(</span><span class="mi">14</span> <span class="o">-</span> <span class="p">(</span><span class="n">src</span> <span class="o">-</span> <span class="n">IPIC_IRQ_EXT1</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">vold</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SECNR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_SENSE_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">vnew</span> <span class="o">=</span> <span class="n">vold</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">edibit</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">vnew</span> <span class="o">=</span> <span class="n">vold</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">edibit</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vold</span> <span class="o">!=</span> <span class="n">vnew</span><span class="p">)</span>
		<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SECNR</span><span class="p">,</span> <span class="n">vnew</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_SET_MASK_OK_NOCOPY</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* level interrupts and edge interrupts have different ack operations */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ipic_level_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;IPIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">ipic_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">ipic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">ipic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">ipic_set_irq_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ipic_edge_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;IPIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">ipic_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">ipic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">ipic_mask_irq_and_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">ipic_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">ipic_set_irq_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipic_host_match</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Exact match, unless ipic node is NULL */</span>
	<span class="k">return</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">of_node</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">of_node</span> <span class="o">==</span> <span class="n">node</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipic_host_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
			 <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>

	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">ipic</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ipic_level_irq_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="cm">/* Set default irq type */</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">ipic_host_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">match</span>	<span class="o">=</span> <span class="n">ipic_host_match</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map</span>	<span class="o">=</span> <span class="n">ipic_host_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span>	<span class="o">=</span> <span class="n">irq_domain_xlate_onetwocell</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span> <span class="n">__init</span> <span class="nf">ipic_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span>	<span class="o">*</span><span class="n">ipic</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ipic</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">ipic</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ipic</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">ipic</span><span class="o">-&gt;</span><span class="n">irqhost</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">NR_IPIC_INTS</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">ipic_host_ops</span><span class="p">,</span> <span class="n">ipic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">irqhost</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">ipic</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">));</span>

	<span class="cm">/* init hw */</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SICNR</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* default priority scheme is grouped. If spread mode is required</span>
<span class="cm">	 * configure SICFR accordingly */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IPIC_SPREADMODE_GRP_A</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">SICFR_IPSA</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IPIC_SPREADMODE_GRP_B</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">SICFR_IPSB</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IPIC_SPREADMODE_GRP_C</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">SICFR_IPSC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IPIC_SPREADMODE_GRP_D</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">SICFR_IPSD</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IPIC_SPREADMODE_MIX_A</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">SICFR_MPSA</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IPIC_SPREADMODE_MIX_B</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">SICFR_MPSB</span><span class="p">;</span>

	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SICFR</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="cm">/* handle MCP route */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IPIC_DISABLE_MCP_OUT</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">SERCR_MCPR</span><span class="p">;</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERCR</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="cm">/* handle routing of IRQ0 to MCP */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SEMSR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IPIC_IRQ0_MCP</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">SEMSR_SIRQ0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SEMSR_SIRQ0</span><span class="p">;</span>

	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="n">primary_ipic</span> <span class="o">=</span> <span class="n">ipic</span><span class="p">;</span>
	<span class="n">irq_set_default_host</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">irqhost</span><span class="p">);</span>

	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">printk</span> <span class="p">(</span><span class="s">&quot;IPIC (%d IRQ sources) at %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">NR_IPIC_INTS</span><span class="p">,</span>
			<span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ipic</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ipic_set_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">priority</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">ipic_from_irq</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">virq_to_hw</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priority</span> <span class="o">&gt;</span> <span class="mi">7</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">src</span> <span class="o">&gt;</span> <span class="mi">127</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">prio</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">prio</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priority</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">20</span> <span class="o">+</span> <span class="p">(</span><span class="mi">3</span> <span class="o">-</span> <span class="n">priority</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">));</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">prio_mask</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">20</span> <span class="o">+</span> <span class="p">(</span><span class="mi">3</span> <span class="o">-</span> <span class="n">priority</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="mi">7</span> <span class="o">-</span> <span class="n">priority</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">));</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">prio_mask</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">+</span> <span class="p">(</span><span class="mi">7</span> <span class="o">-</span> <span class="n">priority</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">ipic_info</span><span class="p">[</span><span class="n">src</span><span class="p">].</span><span class="n">prio</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ipic_set_highest_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">ipic_from_irq</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span> <span class="o">=</span> <span class="n">virq_to_hw</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SICFR</span><span class="p">);</span>

	<span class="cm">/* clear and set HPI */</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="mh">0x7f000000</span><span class="p">;</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">src</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>

	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SICFR</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ipic_set_default_priority</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span> <span class="n">IPIC_PRIORITY_DEFAULT</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIPRR_B</span><span class="p">,</span> <span class="n">IPIC_PRIORITY_DEFAULT</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIPRR_C</span><span class="p">,</span> <span class="n">IPIC_PRIORITY_DEFAULT</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span> <span class="n">IPIC_PRIORITY_DEFAULT</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span> <span class="n">IPIC_PRIORITY_DEFAULT</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span> <span class="n">IPIC_PRIORITY_DEFAULT</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ipic_enable_mcp</span><span class="p">(</span><span class="k">enum</span> <span class="n">ipic_mcp_irq</span> <span class="n">mcp_irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">primary_ipic</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">mcp_irq</span><span class="p">));</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ipic_disable_mcp</span><span class="p">(</span><span class="k">enum</span> <span class="n">ipic_mcp_irq</span> <span class="n">mcp_irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">primary_ipic</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">mcp_irq</span><span class="p">));</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">ipic_get_mcp_status</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ipic_clear_mcp_status</span><span class="p">(</span><span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Return an interrupt vector or NO_IRQ if no interrupt is pending. */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">ipic_get_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">primary_ipic</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cp">#define IPIC_SIVCR_VECTOR_MASK	0x7f</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIVCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">IPIC_SIVCR_VECTOR_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>    <span class="cm">/* 0 --&gt; no irq is pending */</span>
		<span class="k">return</span> <span class="n">NO_IRQ</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">irqhost</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SUSPEND</span>
<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">sicfr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">siprr</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">simsr</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">sicnr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">smprr</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">semsr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">secnr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sermr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sercr</span><span class="p">;</span>
<span class="p">}</span> <span class="n">ipic_saved_state</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipic_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">primary_ipic</span><span class="p">;</span>

	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">sicfr</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SICFR</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">siprr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIPRR_A</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">siprr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIPRR_D</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">simsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIMSR_H</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">simsr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIMSR_L</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">sicnr</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SICNR</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">smprr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SMPRR_A</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">smprr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SMPRR_B</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">semsr</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SEMSR</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">secnr</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SECNR</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">sermr</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">);</span>
	<span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">sercr</span> <span class="o">=</span> <span class="n">ipic_read</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERCR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fsl_deep_sleep</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/* In deep sleep, make sure there can be no</span>
<span class="cm">		 * pending interrupts, as this can cause</span>
<span class="cm">		 * problems on 831x.</span>
<span class="cm">		 */</span>
		<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipic_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipic</span> <span class="o">*</span><span class="n">ipic</span> <span class="o">=</span> <span class="n">primary_ipic</span><span class="p">;</span>

	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SICFR</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">sicfr</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIPRR_A</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">siprr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIPRR_D</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">siprr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIMSR_H</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">simsr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SIMSR_L</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">simsr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SICNR</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">sicnr</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SMPRR_A</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">smprr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SMPRR_B</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">smprr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SEMSR</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">semsr</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SECNR</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">secnr</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERMR</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">sermr</span><span class="p">);</span>
	<span class="n">ipic_write</span><span class="p">(</span><span class="n">ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">IPIC_SERCR</span><span class="p">,</span> <span class="n">ipic_saved_state</span><span class="p">.</span><span class="n">sercr</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define ipic_suspend NULL</span>
<span class="cp">#define ipic_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">ipic_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">ipic_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">ipic_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">init_ipic_syscore</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">primary_ipic</span> <span class="o">||</span> <span class="o">!</span><span class="n">primary_ipic</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Registering ipic system core operations</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipic_syscore_ops</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">init_ipic_syscore</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
