0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/ignac/Downloads/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_alu.v,1768774412,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_alu_control.v,,tb_alu,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_alu_control.v,1768774295,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_control_unit.v,,tb_alu_control,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_control_unit.v,1769002795,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_dmem_rv32.v,,tb_control_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_debug_unit_uart.v,1768925069,verilog,,,,tb_debug_unit_uart,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_dmem_rv32.v,1769005585,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_ex_mem_reg.v,,tb_dmem_rv32,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_ex_mem_reg.v,1768778885,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_ex_stage.v,,tb_ex_mem_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_ex_stage.v,1768777032,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_forwarding_unit.v,,tb_ex_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_forwarding_unit.v,1768827927,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_hazard_detection_unit.v,,tb_forwarding_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_hazard_detection_unit.v,1768830118,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_id_ex_reg.v,,tb_hazard_detection_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_id_ex_reg.v,1769003477,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_id_stage.v,,tb_id_ex_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_id_stage.v,1769003046,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_if_id.v,,tb_id_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_if_id.v,1768769928,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_if_stage.v,,tb_if_id,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_if_stage.v,1769000623,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_imm_gen.v,,tb_if_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_imm_gen.v,1769002633,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_mem_stage.v,,tb_imm_gen,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_mem_stage.v,1769006235,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_mem_wb_reg.v,,tb_mem_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_mem_wb_reg.v,1768779727,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_regfile.v,,tb_mem_wb_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_regfile.v,1769002141,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_top.v,,tb_regfile,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_top.v,1769007410,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_wb_stage.v,,tb_top,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_top_debug_serial.v,1769027576,verilog,,,,tb_top_debug_system,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_wb_stage.v,1769006204,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/top.v,,tb_wb_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/alu.v,1768845383,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/alu_control.v,,alu,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/alu_control.v,1768773790,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/control_unit.v,,alu_control,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/control_unit.v,1768860521,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v,,control_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v,1769025693,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/debug_unit_uart.v,,cpu_top,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/debug_unit_uart.v,1769025557,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/dmem_rv32.v,,debug_unit_uart,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/dmem_rv32.v,1769025155,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_mem_reg.v,,dmem_rv32,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_mem_reg.v,1768922101,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_stage.v,,ex_mem_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_stage.v,1768862324,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/forwarding_unit.v,,ex_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/forwarding_unit.v,1768827870,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v,,forwarding_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v,1768830080,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_ex_reg.v,,hazard_detection_unit,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_ex_reg.v,1768921928,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_stage.v,,id_ex_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_stage.v,1769024221,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_id_reg.v,,id_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_id_reg.v,1769001998,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_stage.v,,if_id_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_stage.v,1769000101,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imem_simple.v,,if_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imem_simple.v,1768913092,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imm_gen.v,,imem_simple,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imm_gen.v,1769002514,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_stage.v,,imm_gen,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_stage.v,1769025373,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_wb_reg.v,,mem_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_wb_reg.v,1768922855,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mod_m_counter.v,,mem_wb_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mod_m_counter.v,1768852095,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/pc_reg.v,,mod_m_counter,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/pc_reg.v,1768999473,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/regfile.v,,pc_reg,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/regfile.v,1769024114,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/top_debug_system.v,,regfile,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/top_debug_system.v,1769024870,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/uart_rx.v,,top_debug_system,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/uart_rx.v,1768852028,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/uart_tx.v,,uart_rx,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/uart_tx.v,1768852051,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/wb_stage.v,,uart_tx,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/wb_stage.v,1768861119,verilog,,C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_top_debug_serial.v,,wb_stage,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
