/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Channel_1 */
#define Channel_1__0__DR CYREG_GPIO_PRT1_DR
#define Channel_1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Channel_1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Channel_1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Channel_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Channel_1__0__HSIOM_MASK 0x00000F00u
#define Channel_1__0__HSIOM_SHIFT 8u
#define Channel_1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_1__0__INTR CYREG_GPIO_PRT1_INTR
#define Channel_1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Channel_1__0__MASK 0x04u
#define Channel_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Channel_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Channel_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Channel_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Channel_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Channel_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Channel_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Channel_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Channel_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Channel_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Channel_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Channel_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Channel_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Channel_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Channel_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Channel_1__0__PC CYREG_GPIO_PRT1_PC
#define Channel_1__0__PC2 CYREG_GPIO_PRT1_PC2
#define Channel_1__0__PORT 1u
#define Channel_1__0__PS CYREG_GPIO_PRT1_PS
#define Channel_1__0__SHIFT 2u
#define Channel_1__DR CYREG_GPIO_PRT1_DR
#define Channel_1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Channel_1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Channel_1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Channel_1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_1__INTR CYREG_GPIO_PRT1_INTR
#define Channel_1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Channel_1__MASK 0x04u
#define Channel_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Channel_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Channel_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Channel_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Channel_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Channel_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Channel_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Channel_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Channel_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Channel_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Channel_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Channel_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Channel_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Channel_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Channel_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Channel_1__PC CYREG_GPIO_PRT1_PC
#define Channel_1__PC2 CYREG_GPIO_PRT1_PC2
#define Channel_1__PORT 1u
#define Channel_1__PS CYREG_GPIO_PRT1_PS
#define Channel_1__SHIFT 2u

/* Channel_2 */
#define Channel_2__0__DR CYREG_GPIO_PRT1_DR
#define Channel_2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Channel_2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Channel_2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Channel_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Channel_2__0__HSIOM_MASK 0x000F0000u
#define Channel_2__0__HSIOM_SHIFT 16u
#define Channel_2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_2__0__INTR CYREG_GPIO_PRT1_INTR
#define Channel_2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Channel_2__0__MASK 0x10u
#define Channel_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Channel_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Channel_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Channel_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Channel_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Channel_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Channel_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Channel_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Channel_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Channel_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Channel_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Channel_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Channel_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Channel_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Channel_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Channel_2__0__PC CYREG_GPIO_PRT1_PC
#define Channel_2__0__PC2 CYREG_GPIO_PRT1_PC2
#define Channel_2__0__PORT 1u
#define Channel_2__0__PS CYREG_GPIO_PRT1_PS
#define Channel_2__0__SHIFT 4u
#define Channel_2__DR CYREG_GPIO_PRT1_DR
#define Channel_2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Channel_2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Channel_2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Channel_2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_2__INTR CYREG_GPIO_PRT1_INTR
#define Channel_2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Channel_2__MASK 0x10u
#define Channel_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Channel_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Channel_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Channel_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Channel_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Channel_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Channel_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Channel_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Channel_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Channel_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Channel_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Channel_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Channel_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Channel_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Channel_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Channel_2__PC CYREG_GPIO_PRT1_PC
#define Channel_2__PC2 CYREG_GPIO_PRT1_PC2
#define Channel_2__PORT 1u
#define Channel_2__PS CYREG_GPIO_PRT1_PS
#define Channel_2__SHIFT 4u

/* Channel_3 */
#define Channel_3__0__DR CYREG_GPIO_PRT1_DR
#define Channel_3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Channel_3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Channel_3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Channel_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Channel_3__0__HSIOM_MASK 0x0F000000u
#define Channel_3__0__HSIOM_SHIFT 24u
#define Channel_3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_3__0__INTR CYREG_GPIO_PRT1_INTR
#define Channel_3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Channel_3__0__MASK 0x40u
#define Channel_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Channel_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Channel_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Channel_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Channel_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Channel_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Channel_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Channel_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Channel_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Channel_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Channel_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Channel_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Channel_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Channel_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Channel_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Channel_3__0__PC CYREG_GPIO_PRT1_PC
#define Channel_3__0__PC2 CYREG_GPIO_PRT1_PC2
#define Channel_3__0__PORT 1u
#define Channel_3__0__PS CYREG_GPIO_PRT1_PS
#define Channel_3__0__SHIFT 6u
#define Channel_3__DR CYREG_GPIO_PRT1_DR
#define Channel_3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Channel_3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Channel_3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Channel_3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_3__INTR CYREG_GPIO_PRT1_INTR
#define Channel_3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Channel_3__INTSTAT CYREG_GPIO_PRT1_INTR
#define Channel_3__MASK 0x40u
#define Channel_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Channel_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Channel_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Channel_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Channel_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Channel_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Channel_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Channel_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Channel_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Channel_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Channel_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Channel_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Channel_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Channel_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Channel_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Channel_3__PC CYREG_GPIO_PRT1_PC
#define Channel_3__PC2 CYREG_GPIO_PRT1_PC2
#define Channel_3__PORT 1u
#define Channel_3__PS CYREG_GPIO_PRT1_PS
#define Channel_3__SHIFT 6u

/* Channel_4 */
#define Channel_4__0__DR CYREG_GPIO_PRT2_DR
#define Channel_4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Channel_4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Channel_4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Channel_4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Channel_4__0__HSIOM_MASK 0x0000000Fu
#define Channel_4__0__HSIOM_SHIFT 0u
#define Channel_4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_4__0__INTR CYREG_GPIO_PRT2_INTR
#define Channel_4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Channel_4__0__MASK 0x01u
#define Channel_4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Channel_4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Channel_4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Channel_4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Channel_4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Channel_4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Channel_4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Channel_4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Channel_4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Channel_4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Channel_4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Channel_4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Channel_4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Channel_4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Channel_4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Channel_4__0__PC CYREG_GPIO_PRT2_PC
#define Channel_4__0__PC2 CYREG_GPIO_PRT2_PC2
#define Channel_4__0__PORT 2u
#define Channel_4__0__PS CYREG_GPIO_PRT2_PS
#define Channel_4__0__SHIFT 0u
#define Channel_4__DR CYREG_GPIO_PRT2_DR
#define Channel_4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Channel_4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Channel_4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Channel_4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_4__INTR CYREG_GPIO_PRT2_INTR
#define Channel_4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_4__INTSTAT CYREG_GPIO_PRT2_INTR
#define Channel_4__MASK 0x01u
#define Channel_4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Channel_4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Channel_4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Channel_4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Channel_4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Channel_4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Channel_4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Channel_4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Channel_4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Channel_4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Channel_4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Channel_4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Channel_4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Channel_4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Channel_4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Channel_4__PC CYREG_GPIO_PRT2_PC
#define Channel_4__PC2 CYREG_GPIO_PRT2_PC2
#define Channel_4__PORT 2u
#define Channel_4__PS CYREG_GPIO_PRT2_PS
#define Channel_4__SHIFT 0u

/* Channel_5 */
#define Channel_5__0__DR CYREG_GPIO_PRT2_DR
#define Channel_5__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Channel_5__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Channel_5__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Channel_5__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Channel_5__0__HSIOM_MASK 0x00000F00u
#define Channel_5__0__HSIOM_SHIFT 8u
#define Channel_5__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_5__0__INTR CYREG_GPIO_PRT2_INTR
#define Channel_5__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_5__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Channel_5__0__MASK 0x04u
#define Channel_5__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Channel_5__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Channel_5__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Channel_5__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Channel_5__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Channel_5__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Channel_5__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Channel_5__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Channel_5__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Channel_5__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Channel_5__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Channel_5__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Channel_5__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Channel_5__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Channel_5__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Channel_5__0__PC CYREG_GPIO_PRT2_PC
#define Channel_5__0__PC2 CYREG_GPIO_PRT2_PC2
#define Channel_5__0__PORT 2u
#define Channel_5__0__PS CYREG_GPIO_PRT2_PS
#define Channel_5__0__SHIFT 2u
#define Channel_5__DR CYREG_GPIO_PRT2_DR
#define Channel_5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Channel_5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Channel_5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Channel_5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_5__INTR CYREG_GPIO_PRT2_INTR
#define Channel_5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_5__INTSTAT CYREG_GPIO_PRT2_INTR
#define Channel_5__MASK 0x04u
#define Channel_5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Channel_5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Channel_5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Channel_5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Channel_5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Channel_5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Channel_5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Channel_5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Channel_5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Channel_5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Channel_5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Channel_5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Channel_5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Channel_5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Channel_5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Channel_5__PC CYREG_GPIO_PRT2_PC
#define Channel_5__PC2 CYREG_GPIO_PRT2_PC2
#define Channel_5__PORT 2u
#define Channel_5__PS CYREG_GPIO_PRT2_PS
#define Channel_5__SHIFT 2u

/* Channel_6 */
#define Channel_6__0__DR CYREG_GPIO_PRT2_DR
#define Channel_6__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Channel_6__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Channel_6__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Channel_6__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Channel_6__0__HSIOM_MASK 0x000F0000u
#define Channel_6__0__HSIOM_SHIFT 16u
#define Channel_6__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_6__0__INTR CYREG_GPIO_PRT2_INTR
#define Channel_6__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_6__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Channel_6__0__MASK 0x10u
#define Channel_6__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Channel_6__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Channel_6__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Channel_6__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Channel_6__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Channel_6__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Channel_6__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Channel_6__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Channel_6__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Channel_6__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Channel_6__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Channel_6__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Channel_6__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Channel_6__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Channel_6__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Channel_6__0__PC CYREG_GPIO_PRT2_PC
#define Channel_6__0__PC2 CYREG_GPIO_PRT2_PC2
#define Channel_6__0__PORT 2u
#define Channel_6__0__PS CYREG_GPIO_PRT2_PS
#define Channel_6__0__SHIFT 4u
#define Channel_6__DR CYREG_GPIO_PRT2_DR
#define Channel_6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Channel_6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Channel_6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Channel_6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_6__INTR CYREG_GPIO_PRT2_INTR
#define Channel_6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_6__INTSTAT CYREG_GPIO_PRT2_INTR
#define Channel_6__MASK 0x10u
#define Channel_6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Channel_6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Channel_6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Channel_6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Channel_6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Channel_6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Channel_6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Channel_6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Channel_6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Channel_6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Channel_6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Channel_6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Channel_6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Channel_6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Channel_6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Channel_6__PC CYREG_GPIO_PRT2_PC
#define Channel_6__PC2 CYREG_GPIO_PRT2_PC2
#define Channel_6__PORT 2u
#define Channel_6__PS CYREG_GPIO_PRT2_PS
#define Channel_6__SHIFT 4u

/* Channel_7 */
#define Channel_7__0__DR CYREG_GPIO_PRT2_DR
#define Channel_7__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Channel_7__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Channel_7__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Channel_7__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Channel_7__0__HSIOM_MASK 0x0F000000u
#define Channel_7__0__HSIOM_SHIFT 24u
#define Channel_7__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_7__0__INTR CYREG_GPIO_PRT2_INTR
#define Channel_7__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_7__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Channel_7__0__MASK 0x40u
#define Channel_7__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Channel_7__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Channel_7__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Channel_7__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Channel_7__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Channel_7__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Channel_7__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Channel_7__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Channel_7__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Channel_7__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Channel_7__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Channel_7__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Channel_7__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Channel_7__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Channel_7__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Channel_7__0__PC CYREG_GPIO_PRT2_PC
#define Channel_7__0__PC2 CYREG_GPIO_PRT2_PC2
#define Channel_7__0__PORT 2u
#define Channel_7__0__PS CYREG_GPIO_PRT2_PS
#define Channel_7__0__SHIFT 6u
#define Channel_7__DR CYREG_GPIO_PRT2_DR
#define Channel_7__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Channel_7__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Channel_7__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Channel_7__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_7__INTR CYREG_GPIO_PRT2_INTR
#define Channel_7__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Channel_7__INTSTAT CYREG_GPIO_PRT2_INTR
#define Channel_7__MASK 0x40u
#define Channel_7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Channel_7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Channel_7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Channel_7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Channel_7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Channel_7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Channel_7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Channel_7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Channel_7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Channel_7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Channel_7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Channel_7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Channel_7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Channel_7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Channel_7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Channel_7__PC CYREG_GPIO_PRT2_PC
#define Channel_7__PC2 CYREG_GPIO_PRT2_PC2
#define Channel_7__PORT 2u
#define Channel_7__PS CYREG_GPIO_PRT2_PS
#define Channel_7__SHIFT 6u

/* Channel_8 */
#define Channel_8__0__DR CYREG_GPIO_PRT3_DR
#define Channel_8__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Channel_8__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Channel_8__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Channel_8__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Channel_8__0__HSIOM_MASK 0x000F0000u
#define Channel_8__0__HSIOM_SHIFT 16u
#define Channel_8__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Channel_8__0__INTR CYREG_GPIO_PRT3_INTR
#define Channel_8__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Channel_8__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Channel_8__0__MASK 0x10u
#define Channel_8__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Channel_8__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Channel_8__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Channel_8__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Channel_8__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Channel_8__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Channel_8__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Channel_8__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Channel_8__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Channel_8__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Channel_8__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Channel_8__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Channel_8__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Channel_8__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Channel_8__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Channel_8__0__PC CYREG_GPIO_PRT3_PC
#define Channel_8__0__PC2 CYREG_GPIO_PRT3_PC2
#define Channel_8__0__PORT 3u
#define Channel_8__0__PS CYREG_GPIO_PRT3_PS
#define Channel_8__0__SHIFT 4u
#define Channel_8__DR CYREG_GPIO_PRT3_DR
#define Channel_8__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Channel_8__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Channel_8__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Channel_8__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Channel_8__INTR CYREG_GPIO_PRT3_INTR
#define Channel_8__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Channel_8__INTSTAT CYREG_GPIO_PRT3_INTR
#define Channel_8__MASK 0x10u
#define Channel_8__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Channel_8__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Channel_8__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Channel_8__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Channel_8__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Channel_8__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Channel_8__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Channel_8__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Channel_8__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Channel_8__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Channel_8__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Channel_8__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Channel_8__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Channel_8__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Channel_8__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Channel_8__PC CYREG_GPIO_PRT3_PC
#define Channel_8__PC2 CYREG_GPIO_PRT3_PC2
#define Channel_8__PORT 3u
#define Channel_8__PS CYREG_GPIO_PRT3_PS
#define Channel_8__SHIFT 4u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL18
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_2__DIV_ID 0x00000042u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Counter_1 */
#define Counter_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Counter_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Counter_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Counter_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Counter_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Counter_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Counter_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Counter_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Counter_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Counter_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Counter_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Counter_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Counter_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Counter_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Counter_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Counter_2 */
#define Counter_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT4_CC
#define Counter_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT4_CC_BUFF
#define Counter_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT4_COUNTER
#define Counter_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT4_CTRL
#define Counter_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT4_INTR
#define Counter_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT4_INTR_MASK
#define Counter_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT4_INTR_MASKED
#define Counter_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT4_INTR_SET
#define Counter_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT4_PERIOD
#define Counter_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT4_PERIOD_BUFF
#define Counter_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT4_STATUS
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x10u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 4u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x1000u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 12u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x10000000u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 28u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x100000u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 20u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x10u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 4u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x10u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 4u
#define Counter_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 4u
#define Counter_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT4_TR_CTRL0
#define Counter_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT4_TR_CTRL1
#define Counter_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT4_TR_CTRL2

/* Counter_3 */
#define Counter_3_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT7_CC
#define Counter_3_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT7_CC_BUFF
#define Counter_3_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT7_COUNTER
#define Counter_3_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT7_CTRL
#define Counter_3_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT7_INTR
#define Counter_3_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT7_INTR_MASK
#define Counter_3_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT7_INTR_MASKED
#define Counter_3_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT7_INTR_SET
#define Counter_3_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT7_PERIOD
#define Counter_3_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT7_PERIOD_BUFF
#define Counter_3_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT7_STATUS
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x80u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 7u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x8000u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 15u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x80000000u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 31u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x800000u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 23u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x80u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 7u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x80u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 7u
#define Counter_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER 7u
#define Counter_3_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT7_TR_CTRL0
#define Counter_3_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT7_TR_CTRL1
#define Counter_3_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT7_TR_CTRL2

/* Counter_4 */
#define Counter_4_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT5_CC
#define Counter_4_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT5_CC_BUFF
#define Counter_4_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT5_COUNTER
#define Counter_4_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT5_CTRL
#define Counter_4_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT5_INTR
#define Counter_4_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT5_INTR_MASK
#define Counter_4_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT5_INTR_MASKED
#define Counter_4_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT5_INTR_SET
#define Counter_4_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT5_PERIOD
#define Counter_4_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT5_PERIOD_BUFF
#define Counter_4_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT5_STATUS
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x20u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 5u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x2000u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 13u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x20000000u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 29u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x200000u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 21u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x20u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 5u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x20u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 5u
#define Counter_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER 5u
#define Counter_4_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT5_TR_CTRL0
#define Counter_4_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT5_TR_CTRL1
#define Counter_4_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT5_TR_CTRL2

/* Counter_5 */
#define Counter_5_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Counter_5_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Counter_5_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Counter_5_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Counter_5_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Counter_5_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Counter_5_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Counter_5_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Counter_5_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Counter_5_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Counter_5_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Counter_5_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Counter_5_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Counter_5_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Counter_5_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Counter_6 */
#define Counter_6_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define Counter_6_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define Counter_6_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define Counter_6_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define Counter_6_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define Counter_6_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define Counter_6_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define Counter_6_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define Counter_6_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define Counter_6_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define Counter_6_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define Counter_6_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define Counter_6_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define Counter_6_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define Counter_6_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Counter_7 */
#define Counter_7_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define Counter_7_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define Counter_7_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define Counter_7_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define Counter_7_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define Counter_7_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define Counter_7_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define Counter_7_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define Counter_7_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define Counter_7_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define Counter_7_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define Counter_7_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define Counter_7_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define Counter_7_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define Counter_7_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* ExamplaryCounter */
#define ExamplaryCounter_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT6_CC
#define ExamplaryCounter_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT6_CC_BUFF
#define ExamplaryCounter_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT6_COUNTER
#define ExamplaryCounter_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT6_CTRL
#define ExamplaryCounter_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT6_INTR
#define ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT6_INTR_MASK
#define ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT6_INTR_MASKED
#define ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT6_INTR_SET
#define ExamplaryCounter_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT6_PERIOD
#define ExamplaryCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT6_PERIOD_BUFF
#define ExamplaryCounter_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT6_STATUS
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x40u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 6u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x4000u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 14u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x40000000u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 30u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x400000u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 22u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x40u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 6u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x40u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 6u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER 6u
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT6_TR_CTRL0
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT6_TR_CTRL1
#define ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT6_TR_CTRL2

/* Led */
#define Led__0__DR CYREG_GPIO_PRT0_DR
#define Led__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Led__0__HSIOM_MASK 0x0000000Fu
#define Led__0__HSIOM_SHIFT 0u
#define Led__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__0__INTR CYREG_GPIO_PRT0_INTR
#define Led__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__0__MASK 0x01u
#define Led__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__0__PC CYREG_GPIO_PRT0_PC
#define Led__0__PC2 CYREG_GPIO_PRT0_PC2
#define Led__0__PORT 0u
#define Led__0__PS CYREG_GPIO_PRT0_PS
#define Led__0__SHIFT 0u
#define Led__1__DR CYREG_GPIO_PRT0_DR
#define Led__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define Led__1__HSIOM_MASK 0x000000F0u
#define Led__1__HSIOM_SHIFT 4u
#define Led__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__1__INTR CYREG_GPIO_PRT0_INTR
#define Led__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__1__MASK 0x02u
#define Led__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__1__PC CYREG_GPIO_PRT0_PC
#define Led__1__PC2 CYREG_GPIO_PRT0_PC2
#define Led__1__PORT 0u
#define Led__1__PS CYREG_GPIO_PRT0_PS
#define Led__1__SHIFT 1u
#define Led__2__DR CYREG_GPIO_PRT0_DR
#define Led__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define Led__2__HSIOM_MASK 0x00000F00u
#define Led__2__HSIOM_SHIFT 8u
#define Led__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__2__INTR CYREG_GPIO_PRT0_INTR
#define Led__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__2__MASK 0x04u
#define Led__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__2__PC CYREG_GPIO_PRT0_PC
#define Led__2__PC2 CYREG_GPIO_PRT0_PC2
#define Led__2__PORT 0u
#define Led__2__PS CYREG_GPIO_PRT0_PS
#define Led__2__SHIFT 2u
#define Led__3__DR CYREG_GPIO_PRT0_DR
#define Led__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define Led__3__HSIOM_MASK 0x0000F000u
#define Led__3__HSIOM_SHIFT 12u
#define Led__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__3__INTR CYREG_GPIO_PRT0_INTR
#define Led__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__3__MASK 0x08u
#define Led__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__3__PC CYREG_GPIO_PRT0_PC
#define Led__3__PC2 CYREG_GPIO_PRT0_PC2
#define Led__3__PORT 0u
#define Led__3__PS CYREG_GPIO_PRT0_PS
#define Led__3__SHIFT 3u
#define Led__4__DR CYREG_GPIO_PRT0_DR
#define Led__4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define Led__4__HSIOM_MASK 0x000F0000u
#define Led__4__HSIOM_SHIFT 16u
#define Led__4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__4__INTR CYREG_GPIO_PRT0_INTR
#define Led__4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__4__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__4__MASK 0x10u
#define Led__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__4__PC CYREG_GPIO_PRT0_PC
#define Led__4__PC2 CYREG_GPIO_PRT0_PC2
#define Led__4__PORT 0u
#define Led__4__PS CYREG_GPIO_PRT0_PS
#define Led__4__SHIFT 4u
#define Led__5__DR CYREG_GPIO_PRT0_DR
#define Led__5__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__5__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__5__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define Led__5__HSIOM_MASK 0x00F00000u
#define Led__5__HSIOM_SHIFT 20u
#define Led__5__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__5__INTR CYREG_GPIO_PRT0_INTR
#define Led__5__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__5__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__5__MASK 0x20u
#define Led__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__5__PC CYREG_GPIO_PRT0_PC
#define Led__5__PC2 CYREG_GPIO_PRT0_PC2
#define Led__5__PORT 0u
#define Led__5__PS CYREG_GPIO_PRT0_PS
#define Led__5__SHIFT 5u
#define Led__6__DR CYREG_GPIO_PRT0_DR
#define Led__6__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__6__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__6__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define Led__6__HSIOM_MASK 0x0F000000u
#define Led__6__HSIOM_SHIFT 24u
#define Led__6__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__6__INTR CYREG_GPIO_PRT0_INTR
#define Led__6__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__6__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__6__MASK 0x40u
#define Led__6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__6__PC CYREG_GPIO_PRT0_PC
#define Led__6__PC2 CYREG_GPIO_PRT0_PC2
#define Led__6__PORT 0u
#define Led__6__PS CYREG_GPIO_PRT0_PS
#define Led__6__SHIFT 6u
#define Led__7__DR CYREG_GPIO_PRT0_DR
#define Led__7__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__7__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__7__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__7__HSIOM CYREG_HSIOM_PORT_SEL0
#define Led__7__HSIOM_MASK 0xF0000000u
#define Led__7__HSIOM_SHIFT 28u
#define Led__7__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__7__INTR CYREG_GPIO_PRT0_INTR
#define Led__7__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__7__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__7__MASK 0x80u
#define Led__7__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__7__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__7__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__7__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__7__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__7__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__7__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__7__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__7__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__7__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__7__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__7__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__7__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__7__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__7__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__7__PC CYREG_GPIO_PRT0_PC
#define Led__7__PC2 CYREG_GPIO_PRT0_PC2
#define Led__7__PORT 0u
#define Led__7__PS CYREG_GPIO_PRT0_PS
#define Led__7__SHIFT 7u
#define Led__DR CYREG_GPIO_PRT0_DR
#define Led__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Led__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Led__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Led__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__INTR CYREG_GPIO_PRT0_INTR
#define Led__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Led__INTSTAT CYREG_GPIO_PRT0_INTR
#define Led__MASK 0xFFu
#define Led__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Led__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Led__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Led__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Led__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Led__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Led__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Led__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Led__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Led__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Led__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Led__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Led__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Led__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Led__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Led__PC CYREG_GPIO_PRT0_PC
#define Led__PC2 CYREG_GPIO_PRT0_PC2
#define Led__PORT 0u
#define Led__PS CYREG_GPIO_PRT0_PS
#define Led__SHIFT 0u

/* PinAddr1 */
#define PinAddr1__0__DR CYREG_GPIO_PRT2_DR
#define PinAddr1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PinAddr1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PinAddr1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PinAddr1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PinAddr1__0__HSIOM_MASK 0x000000F0u
#define PinAddr1__0__HSIOM_SHIFT 4u
#define PinAddr1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr1__0__INTR CYREG_GPIO_PRT2_INTR
#define PinAddr1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define PinAddr1__0__MASK 0x02u
#define PinAddr1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinAddr1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinAddr1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinAddr1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinAddr1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinAddr1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinAddr1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinAddr1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinAddr1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinAddr1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinAddr1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinAddr1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinAddr1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinAddr1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinAddr1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinAddr1__0__PC CYREG_GPIO_PRT2_PC
#define PinAddr1__0__PC2 CYREG_GPIO_PRT2_PC2
#define PinAddr1__0__PORT 2u
#define PinAddr1__0__PS CYREG_GPIO_PRT2_PS
#define PinAddr1__0__SHIFT 1u
#define PinAddr1__DR CYREG_GPIO_PRT2_DR
#define PinAddr1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PinAddr1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PinAddr1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PinAddr1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr1__INTR CYREG_GPIO_PRT2_INTR
#define PinAddr1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr1__INTSTAT CYREG_GPIO_PRT2_INTR
#define PinAddr1__MASK 0x02u
#define PinAddr1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinAddr1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinAddr1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinAddr1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinAddr1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinAddr1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinAddr1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinAddr1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinAddr1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinAddr1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinAddr1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinAddr1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinAddr1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinAddr1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinAddr1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinAddr1__PC CYREG_GPIO_PRT2_PC
#define PinAddr1__PC2 CYREG_GPIO_PRT2_PC2
#define PinAddr1__PORT 2u
#define PinAddr1__PS CYREG_GPIO_PRT2_PS
#define PinAddr1__SHIFT 1u

/* PinAddr2 */
#define PinAddr2__0__DR CYREG_GPIO_PRT2_DR
#define PinAddr2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PinAddr2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PinAddr2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PinAddr2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PinAddr2__0__HSIOM_MASK 0x0000F000u
#define PinAddr2__0__HSIOM_SHIFT 12u
#define PinAddr2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr2__0__INTR CYREG_GPIO_PRT2_INTR
#define PinAddr2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define PinAddr2__0__MASK 0x08u
#define PinAddr2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinAddr2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinAddr2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinAddr2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinAddr2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinAddr2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinAddr2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinAddr2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinAddr2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinAddr2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinAddr2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinAddr2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinAddr2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinAddr2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinAddr2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinAddr2__0__PC CYREG_GPIO_PRT2_PC
#define PinAddr2__0__PC2 CYREG_GPIO_PRT2_PC2
#define PinAddr2__0__PORT 2u
#define PinAddr2__0__PS CYREG_GPIO_PRT2_PS
#define PinAddr2__0__SHIFT 3u
#define PinAddr2__DR CYREG_GPIO_PRT2_DR
#define PinAddr2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PinAddr2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PinAddr2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PinAddr2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr2__INTR CYREG_GPIO_PRT2_INTR
#define PinAddr2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr2__INTSTAT CYREG_GPIO_PRT2_INTR
#define PinAddr2__MASK 0x08u
#define PinAddr2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinAddr2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinAddr2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinAddr2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinAddr2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinAddr2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinAddr2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinAddr2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinAddr2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinAddr2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinAddr2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinAddr2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinAddr2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinAddr2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinAddr2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinAddr2__PC CYREG_GPIO_PRT2_PC
#define PinAddr2__PC2 CYREG_GPIO_PRT2_PC2
#define PinAddr2__PORT 2u
#define PinAddr2__PS CYREG_GPIO_PRT2_PS
#define PinAddr2__SHIFT 3u

/* PinAddr3 */
#define PinAddr3__0__DR CYREG_GPIO_PRT2_DR
#define PinAddr3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PinAddr3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PinAddr3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PinAddr3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PinAddr3__0__HSIOM_MASK 0x00F00000u
#define PinAddr3__0__HSIOM_SHIFT 20u
#define PinAddr3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr3__0__INTR CYREG_GPIO_PRT2_INTR
#define PinAddr3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define PinAddr3__0__MASK 0x20u
#define PinAddr3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinAddr3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinAddr3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinAddr3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinAddr3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinAddr3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinAddr3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinAddr3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinAddr3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinAddr3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinAddr3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinAddr3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinAddr3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinAddr3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinAddr3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinAddr3__0__PC CYREG_GPIO_PRT2_PC
#define PinAddr3__0__PC2 CYREG_GPIO_PRT2_PC2
#define PinAddr3__0__PORT 2u
#define PinAddr3__0__PS CYREG_GPIO_PRT2_PS
#define PinAddr3__0__SHIFT 5u
#define PinAddr3__DR CYREG_GPIO_PRT2_DR
#define PinAddr3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PinAddr3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PinAddr3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PinAddr3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr3__INTR CYREG_GPIO_PRT2_INTR
#define PinAddr3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr3__INTSTAT CYREG_GPIO_PRT2_INTR
#define PinAddr3__MASK 0x20u
#define PinAddr3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinAddr3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinAddr3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinAddr3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinAddr3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinAddr3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinAddr3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinAddr3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinAddr3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinAddr3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinAddr3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinAddr3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinAddr3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinAddr3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinAddr3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinAddr3__PC CYREG_GPIO_PRT2_PC
#define PinAddr3__PC2 CYREG_GPIO_PRT2_PC2
#define PinAddr3__PORT 2u
#define PinAddr3__PS CYREG_GPIO_PRT2_PS
#define PinAddr3__SHIFT 5u

/* PinAddr4 */
#define PinAddr4__0__DR CYREG_GPIO_PRT2_DR
#define PinAddr4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PinAddr4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PinAddr4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PinAddr4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PinAddr4__0__HSIOM_MASK 0xF0000000u
#define PinAddr4__0__HSIOM_SHIFT 28u
#define PinAddr4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr4__0__INTR CYREG_GPIO_PRT2_INTR
#define PinAddr4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define PinAddr4__0__MASK 0x80u
#define PinAddr4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinAddr4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinAddr4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinAddr4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinAddr4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinAddr4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinAddr4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinAddr4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinAddr4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinAddr4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinAddr4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinAddr4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinAddr4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinAddr4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinAddr4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinAddr4__0__PC CYREG_GPIO_PRT2_PC
#define PinAddr4__0__PC2 CYREG_GPIO_PRT2_PC2
#define PinAddr4__0__PORT 2u
#define PinAddr4__0__PS CYREG_GPIO_PRT2_PS
#define PinAddr4__0__SHIFT 7u
#define PinAddr4__DR CYREG_GPIO_PRT2_DR
#define PinAddr4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define PinAddr4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define PinAddr4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define PinAddr4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr4__INTR CYREG_GPIO_PRT2_INTR
#define PinAddr4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define PinAddr4__INTSTAT CYREG_GPIO_PRT2_INTR
#define PinAddr4__MASK 0x80u
#define PinAddr4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PinAddr4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PinAddr4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PinAddr4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PinAddr4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PinAddr4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PinAddr4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PinAddr4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PinAddr4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PinAddr4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PinAddr4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PinAddr4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PinAddr4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PinAddr4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PinAddr4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PinAddr4__PC CYREG_GPIO_PRT2_PC
#define PinAddr4__PC2 CYREG_GPIO_PRT2_PC2
#define PinAddr4__PORT 2u
#define PinAddr4__PS CYREG_GPIO_PRT2_PS
#define PinAddr4__SHIFT 7u

/* Timer_from_master_TimerUDB */
#define Timer_from_master_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_from_master_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_from_master_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Timer_from_master_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define Timer_from_master_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_from_master_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_from_master_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_from_master_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_from_master_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_from_master_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK1
#define Timer_from_master_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_from_master_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK1
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A01
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A11
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D01
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D11
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F01
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F11
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A1
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_UDB_W8_A01
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_UDB_W8_A11
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D1
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_UDB_W8_D01
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_UDB_W8_D11
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F1
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_UDB_W8_F01
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_UDB_W8_F11
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_from_master_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1

/* Transfer_enable */
#define Transfer_enable__0__DR CYREG_GPIO_PRT5_DR
#define Transfer_enable__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Transfer_enable__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Transfer_enable__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Transfer_enable__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define Transfer_enable__0__HSIOM_MASK 0x0000000Fu
#define Transfer_enable__0__HSIOM_SHIFT 0u
#define Transfer_enable__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Transfer_enable__0__INTR CYREG_GPIO_PRT5_INTR
#define Transfer_enable__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Transfer_enable__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define Transfer_enable__0__MASK 0x01u
#define Transfer_enable__0__PC CYREG_GPIO_PRT5_PC
#define Transfer_enable__0__PC2 CYREG_GPIO_PRT5_PC2
#define Transfer_enable__0__PORT 5u
#define Transfer_enable__0__PS CYREG_GPIO_PRT5_PS
#define Transfer_enable__0__SHIFT 0u
#define Transfer_enable__DR CYREG_GPIO_PRT5_DR
#define Transfer_enable__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define Transfer_enable__DR_INV CYREG_GPIO_PRT5_DR_INV
#define Transfer_enable__DR_SET CYREG_GPIO_PRT5_DR_SET
#define Transfer_enable__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define Transfer_enable__INTR CYREG_GPIO_PRT5_INTR
#define Transfer_enable__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define Transfer_enable__INTSTAT CYREG_GPIO_PRT5_INTR
#define Transfer_enable__MASK 0x01u
#define Transfer_enable__PC CYREG_GPIO_PRT5_PC
#define Transfer_enable__PC2 CYREG_GPIO_PRT5_PC2
#define Transfer_enable__PORT 5u
#define Transfer_enable__PS CYREG_GPIO_PRT5_PS
#define Transfer_enable__SHIFT 0u

/* UART_RS_485 */
#define UART_RS_485_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_RS_485_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_RS_485_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_RS_485_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_RS_485_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_RS_485_rx__0__HSIOM_GPIO 0u
#define UART_RS_485_rx__0__HSIOM_I2C 14u
#define UART_RS_485_rx__0__HSIOM_I2C_SCL 14u
#define UART_RS_485_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_RS_485_rx__0__HSIOM_SHIFT 0u
#define UART_RS_485_rx__0__HSIOM_SPI 15u
#define UART_RS_485_rx__0__HSIOM_SPI_MOSI 15u
#define UART_RS_485_rx__0__HSIOM_UART 9u
#define UART_RS_485_rx__0__HSIOM_UART_RX 9u
#define UART_RS_485_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_RS_485_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_RS_485_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_RS_485_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_RS_485_rx__0__MASK 0x01u
#define UART_RS_485_rx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_RS_485_rx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_RS_485_rx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_RS_485_rx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_RS_485_rx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_RS_485_rx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_RS_485_rx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_RS_485_rx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_RS_485_rx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_RS_485_rx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_RS_485_rx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_RS_485_rx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_RS_485_rx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_RS_485_rx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_RS_485_rx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_RS_485_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_RS_485_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_RS_485_rx__0__PORT 1u
#define UART_RS_485_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_RS_485_rx__0__SHIFT 0u
#define UART_RS_485_rx__DR CYREG_GPIO_PRT1_DR
#define UART_RS_485_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_RS_485_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_RS_485_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_RS_485_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_RS_485_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_RS_485_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_RS_485_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_RS_485_rx__MASK 0x01u
#define UART_RS_485_rx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_RS_485_rx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_RS_485_rx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_RS_485_rx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_RS_485_rx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_RS_485_rx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_RS_485_rx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_RS_485_rx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_RS_485_rx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_RS_485_rx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_RS_485_rx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_RS_485_rx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_RS_485_rx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_RS_485_rx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_RS_485_rx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_RS_485_rx__PC CYREG_GPIO_PRT1_PC
#define UART_RS_485_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_RS_485_rx__PORT 1u
#define UART_RS_485_rx__PS CYREG_GPIO_PRT1_PS
#define UART_RS_485_rx__SHIFT 0u
#define UART_RS_485_SCB__CTRL CYREG_SCB0_CTRL
#define UART_RS_485_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_RS_485_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_RS_485_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_RS_485_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_RS_485_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_RS_485_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_RS_485_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_RS_485_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_RS_485_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_RS_485_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_RS_485_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_RS_485_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_RS_485_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_RS_485_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_RS_485_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_RS_485_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_RS_485_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_RS_485_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_RS_485_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_RS_485_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_RS_485_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_RS_485_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_RS_485_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_RS_485_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_RS_485_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_RS_485_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_RS_485_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_RS_485_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_RS_485_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_RS_485_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_RS_485_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_RS_485_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_RS_485_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_RS_485_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_RS_485_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_RS_485_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_RS_485_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_RS_485_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_RS_485_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_RS_485_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_RS_485_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_RS_485_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_RS_485_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_RS_485_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_RS_485_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_RS_485_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_RS_485_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_RS_485_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_RS_485_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_RS_485_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_RS_485_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_RS_485_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_RS_485_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_RS_485_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_RS_485_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_RS_485_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_RS_485_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_RS_485_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_RS_485_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_RS_485_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_RS_485_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_RS_485_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_RS_485_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_RS_485_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_RS_485_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_RS_485_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_RS_485_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_RS_485_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_RS_485_SCB__SS0_POSISTION 0u
#define UART_RS_485_SCB__SS1_POSISTION 1u
#define UART_RS_485_SCB__SS2_POSISTION 2u
#define UART_RS_485_SCB__SS3_POSISTION 3u
#define UART_RS_485_SCB__STATUS CYREG_SCB0_STATUS
#define UART_RS_485_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_RS_485_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_RS_485_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_RS_485_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_RS_485_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_RS_485_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_RS_485_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_RS_485_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_RS_485_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_RS_485_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_RS_485_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_RS_485_SCB_IRQ__INTC_MASK 0x100u
#define UART_RS_485_SCB_IRQ__INTC_NUMBER 8u
#define UART_RS_485_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define UART_RS_485_SCB_IRQ__INTC_PRIOR_NUM 3u
#define UART_RS_485_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define UART_RS_485_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_RS_485_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define UART_RS_485_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define UART_RS_485_SCBCLK__DIV_ID 0x00000041u
#define UART_RS_485_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define UART_RS_485_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_RS_485_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_RS_485_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_RS_485_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_RS_485_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_RS_485_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_RS_485_tx__0__HSIOM_GPIO 0u
#define UART_RS_485_tx__0__HSIOM_I2C 14u
#define UART_RS_485_tx__0__HSIOM_I2C_SDA 14u
#define UART_RS_485_tx__0__HSIOM_MASK 0x000000F0u
#define UART_RS_485_tx__0__HSIOM_SHIFT 4u
#define UART_RS_485_tx__0__HSIOM_SPI 15u
#define UART_RS_485_tx__0__HSIOM_SPI_MISO 15u
#define UART_RS_485_tx__0__HSIOM_UART 9u
#define UART_RS_485_tx__0__HSIOM_UART_TX 9u
#define UART_RS_485_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_RS_485_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_RS_485_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_RS_485_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_RS_485_tx__0__MASK 0x02u
#define UART_RS_485_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define UART_RS_485_tx__0__OUT_SEL_SHIFT 2u
#define UART_RS_485_tx__0__OUT_SEL_VAL -1u
#define UART_RS_485_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_RS_485_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_RS_485_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_RS_485_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_RS_485_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_RS_485_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_RS_485_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_RS_485_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_RS_485_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_RS_485_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_RS_485_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_RS_485_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_RS_485_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_RS_485_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_RS_485_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_RS_485_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_RS_485_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_RS_485_tx__0__PORT 1u
#define UART_RS_485_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_RS_485_tx__0__SHIFT 1u
#define UART_RS_485_tx__DR CYREG_GPIO_PRT1_DR
#define UART_RS_485_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_RS_485_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_RS_485_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_RS_485_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_RS_485_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_RS_485_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_RS_485_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_RS_485_tx__MASK 0x02u
#define UART_RS_485_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_RS_485_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_RS_485_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_RS_485_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_RS_485_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_RS_485_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_RS_485_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_RS_485_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_RS_485_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_RS_485_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_RS_485_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_RS_485_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_RS_485_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_RS_485_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_RS_485_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_RS_485_tx__PC CYREG_GPIO_PRT1_PC
#define UART_RS_485_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_RS_485_tx__PORT 1u
#define UART_RS_485_tx__PS CYREG_GPIO_PRT1_PS
#define UART_RS_485_tx__SHIFT 1u

/* isr_CExamplary_OV */
#define isr_CExamplary_OV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_CExamplary_OV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_CExamplary_OV__INTC_MASK 0x2000000u
#define isr_CExamplary_OV__INTC_NUMBER 25u
#define isr_CExamplary_OV__INTC_PRIOR_MASK 0xC000u
#define isr_CExamplary_OV__INTC_PRIOR_NUM 0u
#define isr_CExamplary_OV__INTC_PRIOR_REG CYREG_CM0_IPR6
#define isr_CExamplary_OV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_CExamplary_OV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_Counter_1_OV */
#define isr_Counter_1_OV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Counter_1_OV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Counter_1_OV__INTC_MASK 0x100000u
#define isr_Counter_1_OV__INTC_NUMBER 20u
#define isr_Counter_1_OV__INTC_PRIOR_MASK 0xC0u
#define isr_Counter_1_OV__INTC_PRIOR_NUM 1u
#define isr_Counter_1_OV__INTC_PRIOR_REG CYREG_CM0_IPR5
#define isr_Counter_1_OV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Counter_1_OV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_Counter_2_OV */
#define isr_Counter_2_OV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Counter_2_OV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Counter_2_OV__INTC_MASK 0x800000u
#define isr_Counter_2_OV__INTC_NUMBER 23u
#define isr_Counter_2_OV__INTC_PRIOR_MASK 0xC0000000u
#define isr_Counter_2_OV__INTC_PRIOR_NUM 1u
#define isr_Counter_2_OV__INTC_PRIOR_REG CYREG_CM0_IPR5
#define isr_Counter_2_OV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Counter_2_OV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_Counter_3_OV */
#define isr_Counter_3_OV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Counter_3_OV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Counter_3_OV__INTC_MASK 0x4000000u
#define isr_Counter_3_OV__INTC_NUMBER 26u
#define isr_Counter_3_OV__INTC_PRIOR_MASK 0xC00000u
#define isr_Counter_3_OV__INTC_PRIOR_NUM 1u
#define isr_Counter_3_OV__INTC_PRIOR_REG CYREG_CM0_IPR6
#define isr_Counter_3_OV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Counter_3_OV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_Counter_4_OV */
#define isr_Counter_4_OV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Counter_4_OV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Counter_4_OV__INTC_MASK 0x1000000u
#define isr_Counter_4_OV__INTC_NUMBER 24u
#define isr_Counter_4_OV__INTC_PRIOR_MASK 0xC0u
#define isr_Counter_4_OV__INTC_PRIOR_NUM 1u
#define isr_Counter_4_OV__INTC_PRIOR_REG CYREG_CM0_IPR6
#define isr_Counter_4_OV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Counter_4_OV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_Counter_5_OV */
#define isr_Counter_5_OV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Counter_5_OV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Counter_5_OV__INTC_MASK 0x80000u
#define isr_Counter_5_OV__INTC_NUMBER 19u
#define isr_Counter_5_OV__INTC_PRIOR_MASK 0xC0000000u
#define isr_Counter_5_OV__INTC_PRIOR_NUM 1u
#define isr_Counter_5_OV__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_Counter_5_OV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Counter_5_OV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_Counter_6_OV */
#define isr_Counter_6_OV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Counter_6_OV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Counter_6_OV__INTC_MASK 0x200000u
#define isr_Counter_6_OV__INTC_NUMBER 21u
#define isr_Counter_6_OV__INTC_PRIOR_MASK 0xC000u
#define isr_Counter_6_OV__INTC_PRIOR_NUM 1u
#define isr_Counter_6_OV__INTC_PRIOR_REG CYREG_CM0_IPR5
#define isr_Counter_6_OV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Counter_6_OV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_Counter_7_OV */
#define isr_Counter_7_OV__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Counter_7_OV__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Counter_7_OV__INTC_MASK 0x400000u
#define isr_Counter_7_OV__INTC_NUMBER 22u
#define isr_Counter_7_OV__INTC_PRIOR_MASK 0xC00000u
#define isr_Counter_7_OV__INTC_PRIOR_NUM 1u
#define isr_Counter_7_OV__INTC_PRIOR_REG CYREG_CM0_IPR5
#define isr_Counter_7_OV__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Counter_7_OV__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_Timer_from_master */
#define isr_Timer_from_master__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Timer_from_master__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Timer_from_master__INTC_MASK 0x01u
#define isr_Timer_from_master__INTC_NUMBER 0u
#define isr_Timer_from_master__INTC_PRIOR_MASK 0xC0u
#define isr_Timer_from_master__INTC_PRIOR_NUM 2u
#define isr_Timer_from_master__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_Timer_from_master__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Timer_from_master__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "PSoC_4200M_Watter_measurement_relay"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
