
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.186393                       # Number of seconds simulated
sim_ticks                                186393022000                       # Number of ticks simulated
final_tick                               186393022000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 878995                       # Simulator instruction rate (inst/s)
host_op_rate                                   934465                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3750734352                       # Simulator tick rate (ticks/s)
host_mem_usage                                 654300                       # Number of bytes of host memory used
host_seconds                                    49.70                       # Real time elapsed on the host
sim_insts                                    43681717                       # Number of instructions simulated
sim_ops                                      46438300                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           68320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        73573472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           73641792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        68320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6223968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6223968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2299171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2301306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        194499                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             194499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             366537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          394722244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             395088782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        366537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           366537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        33391636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33391636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        33391636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            366537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         394722244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            428480418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2301306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     195927                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2301306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   195927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              128509888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18773696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2263232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                73641792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6269664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 293339                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                160533                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             45692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            336876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1076480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           184154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              137                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  186393021000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2301306                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               195927                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2007958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       249544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    524.043984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   333.249845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.163170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37068     14.85%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        63832     25.58%     40.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20276      8.13%     48.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12858      5.15%     53.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8448      3.39%     57.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9208      3.69%     60.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8807      3.53%     64.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6741      2.70%     67.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82306     32.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       249544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     938.706405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    699.423560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    685.473934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           193      9.02%      9.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          479     22.39%     31.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          413     19.31%     50.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          290     13.56%     64.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          229     10.71%     74.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          180      8.42%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          117      5.47%     88.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           91      4.25%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           53      2.48%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           33      1.54%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           23      1.08%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           13      0.61%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            7      0.33%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            5      0.23%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.09%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            4      0.19%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.532492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.510239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1536     71.81%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      3.79%     75.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              509     23.80%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.56%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2139                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  21775465250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             59424846500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                10039835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10844.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29594.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       689.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    395.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1760549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      74639.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1160200020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                616649550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             11502839880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              133496280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14715096240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          23604666720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            310664640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     58356278520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2243930400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     2020620.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           112645923960                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            604.346250                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         133821006000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    122822500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6224696000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      1336250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5843297500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   46224034250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 127976835500                       # Time in different power states
system.mem_ctrls_1.actEnergy                621579840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                330369930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2834044500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               51098580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15613085280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           9215428260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            506933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     52322112600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     17527598400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2281208100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           101317600740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            543.569709                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         164833284000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    696386000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6618932000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4445878750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  45644598750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   14244388750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 114742837750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        372786044                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681717                       # Number of instructions committed
system.cpu.committedOps                      46438300                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550915                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550915                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405338                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331328                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328405                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199993                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019314                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  372786044                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367989     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019298     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2299107                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.998128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11802728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2299171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.133471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            208000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.998128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          58706767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         58706767                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6847960                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6847960                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4764308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4764308                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      11612268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11612268                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     11612268                       # number of overall hits
system.cpu.dcache.overall_hits::total        11612268                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2201082                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2201082                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        98089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        98089                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2299171                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2299171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2299171                       # number of overall misses
system.cpu.dcache.overall_misses::total       2299171                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 126795120000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 126795120000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3827011000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3827011000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 130622131000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 130622131000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 130622131000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 130622131000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911439                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.243239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.243239                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020173                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.165272                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.165272                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.165272                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.165272                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57605.813868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57605.813868                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39015.700028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39015.700028                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56812.708146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56812.708146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56812.708146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56812.708146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       194499                       # number of writebacks
system.cpu.dcache.writebacks::total            194499                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2201082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2201082                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        98089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        98089                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2299171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2299171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2299171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2299171                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 124594038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 124594038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3728922000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3728922000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 128322960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 128322960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 128322960000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 128322960000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.243239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.243239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.020173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.165272                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.165272                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.165272                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.165272                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56605.813868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56605.813868                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38015.700028                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38015.700028                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55812.708146                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55812.708146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55812.708146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55812.708146                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1447                       # number of replacements
system.cpu.icache.tags.tagsinuse           624.276705                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43811884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20520.788759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   624.276705                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.609645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.609645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          688                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          87630173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         87630173                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     43811884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43811884                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      43811884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43811884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     43811884                       # number of overall hits
system.cpu.icache.overall_hits::total        43811884                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2135                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2135                       # number of overall misses
system.cpu.icache.overall_misses::total          2135                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    115578500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115578500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    115578500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115578500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    115578500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115578500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814019                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814019                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54135.128806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54135.128806                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54135.128806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54135.128806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54135.128806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54135.128806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1447                       # number of writebacks
system.cpu.icache.writebacks::total              1447                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2135                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2135                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2135                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2135                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2135                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    113443500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113443500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    113443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    113443500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113443500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53135.128806                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53135.128806                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53135.128806                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53135.128806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53135.128806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53135.128806                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       4601860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2300561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        15643                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 186393022000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2203217                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       194499                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1447                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2104608                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98089                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98089                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2201082                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         5717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6897449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6903166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       114624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     79797440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79912064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2301306                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006800                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.082184                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2285656     99.32%     99.32% # Request fanout histogram
system.membus.snoop_fanout::1                   15650      0.68%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2301306                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5018897500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6904750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         7458554750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
