/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/decod_2_a_4.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/decod_2_a_4.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity decod_2_a_4
-- Compiling architecture rtl of decod_2_a_4

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/selector4x8bits.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/selector4x8bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity selector4x8bits
-- Compiling architecture rtl of selector4x8bits

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/reg8bits.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P13/modelsim/reg8bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg8bits
-- Compiling architecture rtl of reg8bits

} {} {}}
