{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733944022594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733944022594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 16:07:02 2024 " "Processing started: Wed Dec 11 16:07:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733944022594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944022594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944022594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733944022710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733944022710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to7seg " "Found entity 1: decoder_3to7seg" {  } { { "decoder_3to7seg.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/decoder_3to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to7seg " "Found entity 1: decoder_2to7seg" {  } { { "decoder_2to7seg.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/decoder_2to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027785 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Display.v(22) " "Verilog HDL Module Instantiation warning at Display.v(22): ignored dangling comma in List of Port Connections" {  } { { "Display.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/Display.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1733944027786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_lvl_ppl.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_lvl_ppl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_lvl_ppl " "Found entity 1: mux_2x1_lvl_ppl" {  } { { "mux_2x1_lvl_ppl.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/mux_2x1_lvl_ppl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider1.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider1 " "Found entity 1: clkdivider1" {  } { { "clkdivider1.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/clkdivider1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider96.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider96.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider96 " "Found entity 1: clkdivider96" {  } { { "clkdivider96.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/clkdivider96.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3callsto2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3callsto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3callsto2 " "Found entity 1: decoder_3callsto2" {  } { { "decoder_3callsto2.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/decoder_3callsto2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_people.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_people.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_people " "Found entity 1: mef_people" {  } { { "mef_people.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/mef_people.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_elevator " "Found entity 1: mef_elevator" {  } { { "mef_elevator.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/mef_elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_door.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_door.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_door " "Found entity 1: mef_door" {  } { { "mef_door.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/mef_door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027789 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var system.v(56) " "Verilog HDL Declaration warning at system.v(56): \"var\" is SystemVerilog-2005 keyword" {  } { { "system.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/system.v" 56 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1733944027789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027789 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var door_var.v(4) " "Verilog HDL Declaration warning at door_var.v(4): \"var\" is SystemVerilog-2005 keyword" {  } { { "door_var.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/door_var.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1733944027790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_var.v 1 1 " "Found 1 design units, including 1 entities, in source file door_var.v" { { "Info" "ISGN_ENTITY_NAME" "1 door_var " "Found entity 1: door_var" {  } { { "door_var.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/door_var.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engine.v 1 1 " "Found 1 design units, including 1 entities, in source file engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine " "Found entity 1: engine" {  } { { "engine.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/engine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733944027790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944027790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "engine " "Elaborating entity \"engine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733944027824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 engine.v(31) " "Verilog HDL assignment warning at engine.v(31): truncated value with size 7 to match size of target (1)" {  } { { "engine.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/engine.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733944027825 "|engine"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0_1 " "No output dependent on input pin \"I0_1\"" {  } { { "engine.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/engine.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733944028125 "|engine|I0_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1_1 " "No output dependent on input pin \"I1_1\"" {  } { { "engine.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/engine.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733944028125 "|engine|I1_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2_1 " "No output dependent on input pin \"I2_1\"" {  } { { "engine.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/engine.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733944028125 "|engine|I2_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2_0 " "No output dependent on input pin \"I2_0\"" {  } { { "engine.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/engine.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733944028125 "|engine|I2_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I1_0 " "No output dependent on input pin \"I1_0\"" {  } { { "engine.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/engine.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733944028125 "|engine|I1_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I0_0 " "No output dependent on input pin \"I0_0\"" {  } { { "engine.v" "" { Text "/home/aluno/Documentos/CD/PBL_Elevador-main(1)/PBL_Elevador-main/Testes/Projeto_esboco/engine.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733944028125 "|engine|I0_0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733944028125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733944028125 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733944028125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733944028125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733944028125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733944028147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 16:07:08 2024 " "Processing ended: Wed Dec 11 16:07:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733944028147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733944028147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733944028147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733944028147 ""}
