m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.1
vram
Z0 !s110 1521769931
!i10b 1
!s100 V=mbhM92oJKamlEBVG0JM3
IbE2D1=nD63DMg6ACHhbdM0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/testbench
w1521769926
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v
Z3 L0 10
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1521769931.000000
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vram_new_design
Z8 !s110 1521769932
!i10b 1
!s100 Iima4Fg6oP8U53H4B7I^_1
IeBIiMU6Tk6IEAd^5]o:B30
R1
R2
Z9 w1521735244
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_new_design.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_new_design.v
L0 17
R4
r1
!s85 0
31
Z10 !s108 1521769932.000000
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_new_design.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_new_design.v|
!i113 1
R6
R7
vram_tb
R0
!i10b 1
!s100 aPfke1eU;S1X4EfCB^Y^@1
I=D3hJzh8=P>Nfij9NI1Ei2
R1
R2
w1521380777
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_tb.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_tb.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/ram_tb.v|
!i113 1
R6
R7
vrc4
R0
!i10b 1
!s100 glUfk@J]5VWzD>5o9a70M1
IjHQ04e]CgTl]1R=Gn_=X43
R1
R2
R9
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4.v|
!i113 1
R6
R7
vrc4_new_design
R8
!i10b 1
!s100 9WJbKihK4EQj9RQFcmnag1
I34@hO;]]zE_7ZQ26B[AFK1
R1
R2
R9
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_new_design.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_new_design.v
L0 23
R4
r1
!s85 0
31
R10
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_new_design.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_new_design.v|
!i113 1
R6
R7
vrc4_tb
R0
!i10b 1
!s100 gm[ZHPnj<?5TgVmUA75PU3
I^RN]4QKkl=E<jElajM^V33
R1
R2
w1521769862
8C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v
FC:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hoangphuc/Google Drive/tai_lieu_hoc_tap/Internship/Verilog_Design/RC4/rc4_tb.v|
!i113 1
R6
R7
