

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri May 08 12:54:55 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.75|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40007|  2457607|  40007|  2457607|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40005|  2457605|         7|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      5|      0|    278|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     82|
|Register         |        -|      -|    266|     28|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|    266|    388|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_236_p2                |     *    |      1|  0|   0|          16|          16|
    |tmp_22_fu_353_p2               |     *    |      1|  0|   0|           9|           9|
    |tmp_23_fu_371_p2               |     *    |      1|  0|   0|           8|           9|
    |tmp_26_fu_519_p2               |     *    |      1|  0|   0|           8|           8|
    |tmp_27_fu_410_p2               |     *    |      1|  0|   0|           8|           9|
    |indvar_flatten_next_fu_247_p2  |     +    |      0|  0|  32|          32|           1|
    |p_addr1_fu_317_p2              |     +    |      0|  0|  13|          27|          27|
    |p_addr_fu_311_p2               |     +    |      0|  0|  13|          27|          27|
    |tmp2_fu_447_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp_29_fu_456_p2               |     +    |      0|  0|  19|          19|          19|
    |x_s_fu_266_p2                  |     +    |      0|  0|  16|          16|           1|
    |y_3_fu_280_p2                  |     +    |      0|  0|  16|          16|           1|
    |out_channels_ch1_d0            |  Select  |      0|  0|   8|           1|           8|
    |out_channels_ch2_d0            |  Select  |      0|  0|   8|           1|           8|
    |out_channels_ch3_d0            |  Select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_593_p3            |  Select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_567_p3            |  Select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_495_p3             |  Select  |      0|  0|   2|           1|           2|
    |x_mid2_fu_272_p3               |  Select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_258_p3               |  Select  |      0|  0|  16|           1|           1|
    |exitcond_flatten_fu_242_p2     |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_fu_253_p2             |   icmp   |      0|  0|  20|          16|          16|
    |icmp1_fu_588_p2                |   icmp   |      0|  0|   2|           2|           1|
    |icmp2_fu_562_p2                |   icmp   |      0|  0|   3|           3|           1|
    |icmp_fu_490_p2                 |   icmp   |      0|  0|   2|           2|           1|
    |tmp_3_fu_503_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_601_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_575_p2                |    or    |      0|  0|   1|           1|           1|
    |D_fu_337_p2                    |    xor   |      0|  0|   9|           8|           9|
    |E_fu_343_p2                    |    xor   |      0|  0|   9|           8|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      5|  0| 278|         286|         264|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it6   |   1|          2|    1|          2|
    |indvar_flatten_reg_194  |  32|          2|   32|         64|
    |x_phi_fu_209_p4         |  16|          2|   16|         32|
    |x_reg_205               |  16|          2|   16|         32|
    |y_reg_216               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  82|         14|   82|        166|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |D_reg_695                       |   8|   0|    8|          0|
    |E_reg_702                       |   8|   0|    8|          0|
    |Y_reg_680                       |   8|   0|    8|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6           |   1|   0|    1|          0|
    |ap_reg_ppstg_D_reg_695_pp0_it4  |   8|   0|    8|          0|
    |bound_reg_635                   |  32|   0|   32|          0|
    |exitcond_flatten_reg_640        |   1|   0|    1|          0|
    |indvar_flatten_reg_194          |  32|   0|   32|          0|
    |phitmp2_reg_760                 |   8|   0|    8|          0|
    |phitmp3_reg_745                 |   8|   0|    8|          0|
    |phitmp_reg_725                  |   8|   0|    8|          0|
    |tmp1_reg_730                    |  17|   0|   18|          1|
    |tmp_10_reg_666                  |  27|   0|   64|         37|
    |tmp_11_reg_740                  |   1|   0|    1|          0|
    |tmp_1_reg_715                   |   2|   0|    2|          0|
    |tmp_24_reg_708                  |  17|   0|   18|          1|
    |tmp_2_reg_720                   |   1|   0|    1|          0|
    |tmp_4_reg_750                   |   2|   0|    2|          0|
    |tmp_5_reg_755                   |   1|   0|    1|          0|
    |tmp_8_reg_735                   |   3|   0|    3|          0|
    |x_mid2_reg_654                  |  16|   0|   16|          0|
    |x_reg_205                       |  16|   0|   16|          0|
    |y_mid2_reg_649                  |  16|   0|   16|          0|
    |y_reg_216                       |  16|   0|   16|          0|
    |exitcond_flatten_reg_640        |   0|   1|    1|          0|
    |tmp_10_reg_666                  |   0|  27|   64|         37|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 266|  28|  370|         76|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_return_0                | out |   16| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_return_1                | out |   16| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |   in_channels_ch3  |     array    |
|in_width_read              |  in |   16|   ap_none  |    in_width_read   |    scalar    |
|in_height_read             |  in |   16|   ap_none  |   in_height_read   |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |  out_channels_ch3  |     array    |
+---------------------------+-----+-----+------------+--------------------+--------------+

