{'Item': 'CSR', 'Register': 'ID', 'SubRegister': nan, 'ID': 0, 'Index': 0, 'Bit Locate': '[31:0]', 'Type': 'RO', 'Physical Address': 'DE000000', 'Enumeration': nan, 'Usecase': nan, 'Description': 'ID', 'Default Value': '0x60451000', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'REVISION', 'SubRegister': nan, 'ID': 0, 'Index': 1, 'Bit Locate': '[31:0]', 'Type': 'RO', 'Physical Address': 'DE000004', 'Enumeration': nan, 'Usecase': nan, 'Description': 'revision', 'Default Value': '0x23080105', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'STATUS', 'SubRegister': nan, 'ID': 0, 'Index': 2, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000008', 'Enumeration': '0: CDMA_STATUS\n1: SDMA_STATUS\n2: LDMA_STATUS\n3: FME_STATUS\n4:RESERVED4\n5: RESERVED5\n6: RESERVED6\n7: ISSUE_EXCEPTION\n8: CDMA_EXCEPTION\n9: SDMA_EXCEPTION\n10: LDMA_EXCEPTION\n11: GEMM_EXCEPTION\n12: EDP_EXCEPTION\n13: RESERVED13\n14: RESERVED14\n15: RESERVED15\n16: RESERVED16\n17: RESERVED17\n18: RESERVED18\n19: FETCH_BUF_FREE_ENTRY\n20: IRQ_CMD_EN\n21: SQR_CREDIT', 'Usecase': nan, 'Description': '[0]: CDMA status (read only)\n[1]: SDMA status (read only)\n[2]: LDMA status (read only)\n[3]: FME status (read only)\n[4]: N/A\n[5~6]: reserved\n[7]: ISSUE exception\n[8]: CDMA exception\n[9]: SDMA exception\n[10]: LDMA exception\n[11]: GEMM exception\n[12]: EDP exception\n[13~18]: reserved\n[19]: fetch_buffer_free_entry\n[20]: interrupt command enable\n[21]: sqr credit', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'CONTROL', 'SubRegister': nan, 'ID': 0, 'Index': 3, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE00000C', 'Enumeration': '0: RESERVED0\n1: RESERVED1\n2: RESERVED2\n3: RESERVED3\n4: RESERVED4\n5: RESERVED5\n6: RESERVED6\n7: ISSUE_EXCEPTION_MASK\n8: CDMA_EXCEPTION_MASK\n9: SDMA EXCEPTION_MASK\n10: LDMA_EXCEPTION_MASK\n11: GEMM_EXCEPTION_MASK\n12: EDP_EXCEPTION_MASK\n13: RESERVED13\n14: RESERVED14\n15: RESERVED15\n16: RESERVED16\n17: RESERVED17\n18: RESERVED18\n19: RESERVED19\n20: IRQ_CMD_MASK\n21: CDMA_CREDIT', 'Usecase': nan, 'Description': '[0~6]: reserved\n[7]: ISSUE exception mask\n[8]: CDMA exception mask\n[9]: SDMA exception mask\n[10]: LDMA exception mask\n[11]: GEMM exception mask\n[12]: EDP exception mask\n[13~19]: reserved\n[20]:  interrupt command mask\n[21]: cdma credit', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'CREDIT', 'SubRegister': nan, 'ID': 0, 'Index': 4, 'Bit Locate': '[10:0]', 'Type': 'RO', 'Physical Address': 'DE000010', 'Enumeration': nan, 'Usecase': nan, 'Description': 'sqr credit number', 'Default Value': '1024', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'COUNTER', 'SubRegister': 'LSB', 'ID': 0, 'Index': 5, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000014', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'COUNTER', 'SubRegister': 'MSB', 'ID': 0, 'Index': 6, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000018', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'COUNTER_MASK', 'SubRegister': nan, 'ID': 0, 'Index': 7, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE00001C', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_0', 'SubRegister': 'LSB', 'ID': 0, 'Index': 8, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000020', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_0', 'SubRegister': 'MSB', 'ID': 0, 'Index': 9, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000024', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_1', 'SubRegister': 'LSB', 'ID': 0, 'Index': 10, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000028', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_1', 'SubRegister': 'MSB', 'ID': 0, 'Index': 11, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00002C', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_2', 'SubRegister': 'LSB', 'ID': 0, 'Index': 12, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000030', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_2', 'SubRegister': 'MSB', 'ID': 0, 'Index': 13, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000034', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_3', 'SubRegister': 'LSB', 'ID': 0, 'Index': 14, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000038', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_3', 'SubRegister': 'MSB', 'ID': 0, 'Index': 15, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00003C', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_4', 'SubRegister': 'LSB', 'ID': 0, 'Index': 16, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000040', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_4', 'SubRegister': 'MSB', 'ID': 0, 'Index': 17, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000044', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_5', 'SubRegister': 'LSB', 'ID': 0, 'Index': 18, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000048', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_5', 'SubRegister': 'MSB', 'ID': 0, 'Index': 19, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00004C', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_6', 'SubRegister': 'LSB', 'ID': 0, 'Index': 20, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000050', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_6', 'SubRegister': 'MSB', 'ID': 0, 'Index': 21, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000054', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_7', 'SubRegister': 'LSB', 'ID': 0, 'Index': 22, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000058', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_7', 'SubRegister': 'MSB', 'ID': 0, 'Index': 23, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00005C', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'NOP', 'SubRegister': nan, 'ID': 0, 'Index': 31, 'Bit Locate': '[21:0]', 'Type': 'WO', 'Physical Address': 'DE00007C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'nop command', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SFENCE', 'SubRegister': nan, 'ID': 1, 'Index': 0, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000080', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.\n0: non-blocking\n1: blocking\nCommand Format: ( (BASE_ADDR_SEL[2:0]<<18) | (FME << 3) | (LDMA << 2) | (SDMA << 1) | (CDMA << 0))\n0: disable interrupt\n1: enable interrupt\nCommand Format: (Interrupt enable << 21)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'DIRECTION', 'SubRegister': nan, 'ID': 1, 'Index': 1, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000084', 'Enumeration': '0: RD_FROM_BMC\n1: WR_TO_BMC', 'Usecase': nan, 'Description': '0: read from BMC (BMC -> DLA)(LDMA/CDMA)\n1: write to BMC (DLA -> BMC)(SDMA)', 'Default Value': '1', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'LSB', 'ID': 1, 'Index': 2, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000088', 'Enumeration': nan, 'Usecase': nan, 'Description': 'External memory address', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'MSB', 'ID': 1, 'Index': 3, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00008C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'External memory address', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_ADDR', 'SubRegister': nan, 'ID': 1, 'Index': 4, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000090', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Shared memory address', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_C', 'SubRegister': nan, 'ID': 1, 'Index': 5, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE000094', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Channel size for external memory', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'SDMA', 'Register': 'EXRAM_W', 'SubRegister': nan, 'ID': 1, 'Index': 6, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000098', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Width for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_H', 'SubRegister': nan, 'ID': 1, 'Index': 7, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE00009C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Height for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_N', 'SubRegister': nan, 'ID': 1, 'Index': 8, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000A0', 'Enumeration': nan, 'Usecase': nan, 'Description': 'The Number of kernel for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 9, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE0000A4', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the first-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_STRIDE_H_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 10, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE0000A8', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the second-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_STRIDE_N_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 11, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE0000AC', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the third-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_C', 'SubRegister': nan, 'ID': 1, 'Index': 12, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE0000B0', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Channel size for shared memory', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'SDMA', 'Register': 'SHRAM_W', 'SubRegister': nan, 'ID': 1, 'Index': 13, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000B4', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Width for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_H', 'SubRegister': nan, 'ID': 1, 'Index': 14, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000B8', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Height for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_N', 'SubRegister': nan, 'ID': 1, 'Index': 15, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000BC', 'Enumeration': nan, 'Usecase': nan, 'Description': 'The Number of kernel for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_PAD_RIGHT', 'SubRegister': nan, 'ID': 1, 'Index': 16, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE0000C0', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data right side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_PAD_LEFT', 'SubRegister': nan, 'ID': 1, 'Index': 17, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE0000C4', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data left side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_PAD_UP', 'SubRegister': nan, 'ID': 1, 'Index': 18, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE0000C8', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data upon padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_PAD_DOWN', 'SubRegister': nan, 'ID': 1, 'Index': 19, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE0000CC', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data bottom padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'CONST VALUE DATA', 'ID': 1, 'Index': 20, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Const value data', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'Null', 'ID': 1, 'Index': 20, 'Bit Locate': '[19:16]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Enumeration': nan, 'Usecase': nan, 'Description': 'null range', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'CONST VALUE SEL', 'ID': 1, 'Index': 20, 'Bit Locate': '[21:20]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Enumeration': '2: SDMA_CONST_VALUE_7_0\n3: SDMA_CONST_VALUE_15_0', 'Usecase': nan, 'Description': '0: disable this feature \n2: CONST_VALUE[7:0] available\n3: CONST_VALUE[15:0] available', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'CH_NUM', 'SubRegister': nan, 'ID': 1, 'Index': 21, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE0000D4', 'Enumeration': nan, 'Usecase': nan, 'Description': 'SHRAM algorithm required channel number (exclude dummy)', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'SDMA', 'Register': 'SDMA_DEPADDING_BY_PASS', 'SubRegister': nan, 'ID': 1, 'Index': 22, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE0000D8', 'Enumeration': nan, 'Usecase': nan, 'Description': 'compression feature bypass if padding enabled', 'Default Value': '1', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'PRESERVED0', 'SubRegister': nan, 'ID': 1, 'Index': 23, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE0000DC', 'Enumeration': nan, 'Usecase': nan, 'Description': 'preserved register 0 for LDMA reg order alignment', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'PRESERVED1', 'SubRegister': nan, 'ID': 1, 'Index': 24, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE0000E0', 'Enumeration': nan, 'Usecase': nan, 'Description': 'preserved register 1 for LDMA reg order alignment', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'PRESERVED2', 'SubRegister': nan, 'ID': 1, 'Index': 25, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE0000E4', 'Enumeration': nan, 'Usecase': nan, 'Description': 'preserved register 2 for LDMA reg order alignment', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SDMA_CHSUM_SEL', 'SubRegister': nan, 'ID': 1, 'Index': 26, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE0000E8', 'Enumeration': '0: SDMA_AW_ADDR\n1: SDMA_AW_LENGTH\n2: SDMA_W_DATA\n3: SDMA_W_STRB\n4: SDMA_BUF_W_DATA\n5: SDMA_BUF_R_DATA\n6:SDMA_SHRAM_R_DATA\n7: SDMA_SHRAM_R_ADDR\n8: SDMA_TOTAL_CYCLE_CNT\n9: SDMA_BMC_CYCLE_CNT\n10: SDMA_IBMC_CYCLE_CNT\n11: SDMA_CMD_IDLE_CNT\n12: SDMA_DATA_2_DATA_CNT\n13: SDMA_CMD_2_CMD_CNT\n14: SDMA_BMC_STATE\n15: SDMA_BMC_CMD_CNT\n16: SDMA_BUF_NUM\n17: SDMA_COMP_CAT_NUM\n18: SDMA_D_DATA_BUF_CNT', 'Usecase': nan, 'Description': '[21]: 1: check sum enable; 0: disable\n[20]: 1: clean performance data;\n[19:0]: selection of SDMA check sum value\n0: sdma_aw_addr\n1: sdma_aw_length\n2: sdma_w_data\n3: sdma_w_strb\n4: sdma_buf_w_data\n5: sdma_buf_r_data\n6: sdma_shram_r_data\n7: sdma_shram_r_addr\n8: sdma_total_cycle_cnt\n9: sdma_bmc_cycle_cnt\n10: sdma_ibmc_cycle_cnt\n11: sdma_cmd_idle_cnt\n12: sdma_data_2_data_cnt\n13: sdma_cmd_2_cmd_cnt\n14: sdma_bmc_state\n15: sdma_bmc_cmd_cnt\n16: sdma_buf_num\n17: sdma_comp_cat_num\n18: sdma_d_data_buf_cnt', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': 'sdma_total_cycle_cnt: sdma busy cycle count\nsdma_bmc_cycle_cnt: busy cycle count of sdma bmc\nsdma_ibmc_cycle_cnt: busy cycle count of sdma ibmc\nsdma_cmd_idle_cnt: the max. latency of bmc command acception(vld=1, rdy=0)\nsdma_data_2_data_cnt: the latency of two valid data\nsdma_cmd_2_cmd_cnt: the latency of two valid command'}
{'Item': 'SDMA', 'Register': 'SDMA_CHSUM_DATA', 'SubRegister': nan, 'ID': 1, 'Index': 27, 'Bit Locate': '[31:0]', 'Type': 'RO', 'Physical Address': 'DE0000EC', 'Enumeration': nan, 'Usecase': nan, 'Description': 'check-sum value of SDMA_CHSUM_SEL\ndata from SDMA, and output by riu_rdata directly,\nthe register is in SDMA', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 28, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0000F0', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the SHRAM first-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_STRIDE_H_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 29, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0000F4', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the SHRAM second-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_STRIDE_N_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 30, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0000F8', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the SHRAM third-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SFENCE', 'SubRegister': nan, 'ID': 2, 'Index': 0, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000100', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.\n0: non-blocking\n1: blocking\nCommand Format: ( (BASE_ADDR_SEL[2:0]<<18) | (FME << 3) | (LDMA << 2) | (SDMA << 1) | (CDMA << 0))\n0: disable interrupt\n1: enable interrupt\nCommand Format: (Interrupt enable << 21)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'DIRECTION', 'SubRegister': nan, 'ID': 2, 'Index': 1, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000104', 'Enumeration': '0: RD_FROM_BMC\n1: WR_TO_BMC', 'Usecase': nan, 'Description': '0: read from BMC (BMC -> DLA)(LDMA/CDMA)\n1: write to BMC (DLA -> BMC)(SDMA)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'LSB', 'ID': 2, 'Index': 2, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000108', 'Enumeration': nan, 'Usecase': nan, 'Description': 'External memory address', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'MSB', 'ID': 2, 'Index': 3, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00010C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'External memory address', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_ADDR', 'SubRegister': nan, 'ID': 2, 'Index': 4, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000110', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Shared memory address', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_C', 'SubRegister': nan, 'ID': 2, 'Index': 5, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE000114', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Channel size for external memory', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'LDMA', 'Register': 'EXRAM_W', 'SubRegister': nan, 'ID': 2, 'Index': 6, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000118', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Width for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_H', 'SubRegister': nan, 'ID': 2, 'Index': 7, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE00011C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Height for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_N', 'SubRegister': nan, 'ID': 2, 'Index': 8, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000120', 'Enumeration': nan, 'Usecase': nan, 'Description': 'The number of kernel for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 9, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000124', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the first-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_STRIDE_H_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 10, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000128', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the second-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_STRIDE_N_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 11, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE00012C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the third-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_C', 'SubRegister': nan, 'ID': 2, 'Index': 12, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE000130', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Channel size for shared memory', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'LDMA', 'Register': 'SHRAM_W', 'SubRegister': nan, 'ID': 2, 'Index': 13, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000134', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Width for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_H', 'SubRegister': nan, 'ID': 2, 'Index': 14, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000138', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Height for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_N', 'SubRegister': nan, 'ID': 2, 'Index': 15, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE00013C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'The number of kernel for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_PAD_RIGHT', 'SubRegister': nan, 'ID': 2, 'Index': 16, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE000140', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data right side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_PAD_LEFT', 'SubRegister': nan, 'ID': 2, 'Index': 17, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE000144', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data left side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_PAD_UP', 'SubRegister': nan, 'ID': 2, 'Index': 18, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE000148', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data upon padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_PAD_DOWN', 'SubRegister': nan, 'ID': 2, 'Index': 19, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE00014C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data bottom padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'CONST_VALUE_DATA', 'ID': 2, 'Index': 20, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000150', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Const value data', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'Null', 'ID': 2, 'Index': 20, 'Bit Locate': '[19:16]', 'Type': 'RW', 'Physical Address': 'DE000150', 'Enumeration': nan, 'Usecase': nan, 'Description': 'null range', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'CONST_VALUE_SEL', 'ID': 2, 'Index': 20, 'Bit Locate': '[21:20]', 'Type': 'RW', 'Physical Address': 'DE000150', 'Enumeration': '2: LDMA_CONST_VALUE_7_0\n3: LDMA_CONST_VALUE_15_0', 'Usecase': nan, 'Description': '0: disable this feature \n2: CONST_VALUE[7:0] available\n3: CONST_VALUE[15:0] available', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'CH_NUM', 'SubRegister': nan, 'ID': 2, 'Index': 21, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE000154', 'Enumeration': nan, 'Usecase': nan, 'Description': 'SHRAM algorithm required channel number (exclude dummy)', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'LDMA', 'Register': 'LDMA_DECOMP_PADDING_BY_PASS', 'SubRegister': nan, 'ID': 2, 'Index': 22, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000158', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Decompression feature bypass if padding enabled', 'Default Value': '1', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'RAM_PADDING_VALUE', 'SubRegister': 'RAM_PADDING_VALUE_DATA', 'ID': 2, 'Index': 23, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE00015C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'data of padding value', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'RAM_PADDING_VALUE', 'SubRegister': 'Null', 'ID': 2, 'Index': 23, 'Bit Locate': '[19:16]', 'Type': 'RW', 'Physical Address': 'DE00015C', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'RAM_PADDING_VALUE', 'SubRegister': 'RAM_PADDING_VALUE_SEL', 'ID': 2, 'Index': 23, 'Bit Locate': '[21:20]', 'Type': 'RW', 'Physical Address': 'DE00015C', 'Enumeration': '2: LDMA_PADDING_VALUE_7_0\n3: LDMA_PADDING_VALUE_15_0', 'Usecase': nan, 'Description': '2: RAM_PADDING_VALUE[7:0] available\n3: RAM_PADDING_VALUE[15:0] available', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'PAD_C_FRONT', 'SubRegister': nan, 'ID': 2, 'Index': 24, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000160', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data channel front side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'PAD_C_BACK', 'SubRegister': nan, 'ID': 2, 'Index': 25, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000164', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Data channel back side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'LDMA_CHSUM_SEL', 'SubRegister': nan, 'ID': 2, 'Index': 26, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000168', 'Enumeration': '0: LDMA_AR_ADDR\n1: LDMA_AR_LENGTH\n2: LDMA_R_DATA\n3: LDMA_BUF_W_DATA\n4: LDMA_BUF_R_DATA\n5: LDMA_SHRAM_W_DATA\n6: LDMA_SHRAM_W_ADDR\n7: LDMA_SHRAM_W_MASK\n8: LDMA_TOTAL_CYCLE_CNT\n9: LDMA_BMC_CYCLE_CNT\n10: LDMA_IBMC_CYCLE_CNT\n11: LDMA_CMD_IDLE_CNT\n12: LDMA_DATA_2_DATA_CNT\n13: LDMA_CMD_2_CMD_CNT\n14: LDMA_BMC_STATE\n15: LDMA_BMC_CMD_CNT\n16: LDMA_BUF_CNT\n17: LDMA_DECOMP_CAT_NUM\n18: LDMA_RAM_TRAN_STATE\n19: LDMA_RAM_CH_STATE\n20: LDMA_RAM_CH_STATE_D1\n21: LDMA_RAM_CAT_NUM', 'Usecase': nan, 'Description': '[21]: 1: check sum enable; 0: disable\n[20]: 1: clean performance data;\n[19:0]: selection of LDMA check sum value\n0: ldma_ar_addr\n1: ldma_ar_length\n2: ldma_r_data\n3: ldma_buf_w_data\n4: ldma_buf_r_data\n5: ldma_shram_w_data\n6: ldma_shram_w_addr\n7: ldma_shram_w_mask\n8: ldma_total_cycle_cnt\n9: ldma_bmc_cycle_cnt\n10: ldma_ibmc_cycle_cnt\n11: ldma_cmd_idle_cnt\n12: ldma_data_2_data_cnt\n13: ldma_cmd_2_cmd_cnt\n14: ldma_bmc_state\n15: ldma_bmc_cmd_cnt\n16: ldma_buf_cnt\n17: ldma_decomp_cat_num\n18: ldma_ram_tran_state\n19: ldma_ram_ch_state\n20: ldma_ram_ch_state_d1\n21: ldma_ram_cat_num', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': 'ldma_total_cycle_cnt: ldma busy cycle count\nldma_bmc_cycle_cnt: busy cycle count of ldma bmc\nldma_ibmc_cycle_cnt: busy cycle count of ldma ibmc\nldma_cmd_idle_cnt: the max. latency of bmc command acception(vld=1, rdy=0)\nldma_data_2_data_cnt: the latency of two valid data\nldma_cmd_2_cmd_cnt: the latency of two valid command'}
{'Item': 'LDMA', 'Register': 'LDMA_CHSUM_DATA', 'SubRegister': nan, 'ID': 2, 'Index': 27, 'Bit Locate': '[31:0]', 'Type': 'RO', 'Physical Address': 'DE00016C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'check-sum value of LDMA_CHSUM_SEL\ndata from LDMA, and output by riu_rdata directly,\nthe register is in LDMA', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 28, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000170', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the SHRAM first-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_STRIDE_H_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 29, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000174', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the SHRAM second-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_STRIDE_N_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 30, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000178', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Stride size for the SHRAM third-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'SFENCE', 'SubRegister': 'CDMA', 'ID': 3, 'Index': 0, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000180', 'Enumeration': '0: NON_BLOCKING\n1: BLOCKING', 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'SFENCE', 'SubRegister': 'SDMA', 'ID': 3, 'Index': 0, 'Bit Locate': '[1]', 'Type': 'RW', 'Physical Address': 'DE000180', 'Enumeration': '0: NON_BLOCKING\n1: BLOCKING', 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'SFENCE', 'SubRegister': 'LDMA', 'ID': 3, 'Index': 0, 'Bit Locate': '[2]', 'Type': 'RW', 'Physical Address': 'DE000180', 'Enumeration': '0: NON_BLOCKING\n1: BLOCKING', 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'SFENCE', 'SubRegister': 'FME', 'ID': 3, 'Index': 0, 'Bit Locate': '[3]', 'Type': 'RW', 'Physical Address': 'DE000180', 'Enumeration': '0: NON_BLOCKING\n1: BLOCKING', 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'SFENCE', 'SubRegister': 'BASE_ADDR_SEL', 'ID': 3, 'Index': 0, 'Bit Locate': '[20:18]', 'Type': 'RW', 'Physical Address': 'DE000180', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'SFENCE', 'SubRegister': 'INTERRUPT', 'ID': 3, 'Index': 0, 'Bit Locate': '[21]', 'Type': 'RW', 'Physical Address': 'DE000180', 'Enumeration': '0: INTERUPT_ENABLE\n1: INTERRUPT_DISABLE', 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EXE_MODE', 'ID': 3, 'Index': 1, 'Bit Locate': '[1:0]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: FME_MODE\n1: MM_MODE\n2: EW_MODE', 'Usecase': 'range(0, 3)', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'MM_ATTRIBUTE', 'ID': 3, 'Index': 1, 'Bit Locate': '[3:2]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: Normal (Conv, PW, FC, TRS, DILATED, ReduceSum, ReduceMax)\n1: DW (DW, Average pooling, Max pooling)\n2: TRS', 'Usecase': 'range(0, 3)', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EDP_ACT', 'ID': 3, 'Index': 1, 'Bit Locate': '[5:4]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: BYPASS_ACTIVATION\n1: LUT_MODE\n2: INTERPOLATION', 'Usecase': 'range(0, 3)', 'Description': '0: Bypass activation for both s8/s16-op,\n1: LUT activation for s8-op only\n2: Coarse-grain activation for s16-op only\n3: Fine-grain activation for s16-op only\n0: Bypass activation\n1: LUT mode (s8 input)\n2: Interpolation(s16 input)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EDP_DST_DOMAIN', 'ID': 3, 'Index': 1, 'Bit Locate': '[7:6]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '1: S8\n2: S16\n3: S32', 'Usecase': 'range(1, 4)', 'Description': 'The output domain of EDP\n[7:6]=0: s4 (Waived)\n[7:6]=1: s8\n[7:6]=2: s16\n[7:6]=3: s32', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EDP_OUT_SCALING', 'ID': 3, 'Index': 1, 'Bit Locate': '[8]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: DISABLE\n1: ENABLE', 'Usecase': '[0,1]', 'Description': '[8]=1: enable output scaling', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EDP_SRC_DOMAIN', 'ID': 3, 'Index': 1, 'Bit Locate': '[11:9]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '1: S8\n2: S16\n3: S32', 'Usecase': 'range(1, 4)', 'Description': 'The input domain of EDP in EW_MODE\n[10:9]=0: s4 (Waived)\n[10:9]=1: s8\n[10:9]=2: s16\n[10:9]=3: s32', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EDP_SRC_SCALING', 'ID': 3, 'Index': 1, 'Bit Locate': '[11]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: DISABLE\n1: ENABLE', 'Usecase': '[0,1]', 'Description': '[11]=1: enable output scaling', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EDP_EW_OP', 'ID': 3, 'Index': 1, 'Bit Locate': '[14:12]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: EW_ADD\n1: EW_SUB\n2: EW_MUL\n3: EW_ADD_CONST\n4: EW_SUB_CONST\n5: EW_MULT_CONST\n6: RESERVE0\n7: RESERVE1', 'Usecase': '[0,1,2,3,4,5]', 'Description': 'The element-wise operations\n0: EW_ADD\n1: EW_SUB\n2: EW_MUL\n3: EW_ADD_CONST\n4: EW_SUB_CONST\n5: EW_MULT_CONST\n6-7: Reserved', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '5', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'POOL_REDUCE_MODE', 'ID': 3, 'Index': 1, 'Bit Locate': '[15]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: SUM_AVERAGE\n1: MAX', 'Usecase': '[0,1]', 'Description': 'The operation flow to process', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '3', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EDP_FLOW', 'ID': 3, 'Index': 1, 'Bit Locate': '[16]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: ELEMENT_WISE\n1: POOL_REDUCE_ENABLE', 'Usecase': '[0,1]', 'Description': 'The operation flow to process', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '3', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'LOAD_MODE', 'ID': 3, 'Index': 1, 'Bit Locate': '[18:17]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: NO_LOAD\n1: LOAD_PARAM\n2: LOAD_LUT\n3: LOAD_PARAM_LUT\n', 'Usecase': 'range(0, 4)', 'Description': 'The parameter or activation LUT needs to be loaded.\nStart the operation by 4 steps:\n1a: set LOAD_MODE = 1, 2 or 3\n1b: sfence\n2a: set LOAD_MDOE = 0\n2b: sfence (start FME)\n[17]: load layer-wise parameter\n[18]: load LUT', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '3', 'Constraint': '0: exe_mode: load bias/scale/shift and start FME operation\n1: load mode: load per-layer parameters only\n2: load mode: load activation LUT only\n3: load mode: load per-layer parameters and activation LUT'}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'GEMM_DOMAIN', 'ID': 3, 'Index': 1, 'Bit Locate': '[20:19]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Enumeration': '0: S8S8\n1: S8S16\n2: S16S16\n3: S8S32 ', 'Usecase': 'range(0, 3)', 'Description': 'GEMM data type', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '3', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'RESERVE2', 'SubRegister': nan, 'ID': 3, 'Index': 2, 'Bit Locate': nan, 'Type': nan, 'Physical Address': 'DE000188', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_PAD', 'SubRegister': 'IM_PU', 'ID': 3, 'Index': 3, 'Bit Locate': '[4:0]', 'Type': 'RW', 'Physical Address': 'DE00018C', 'Enumeration': nan, 'Usecase': 'range(0, 2**3)', 'Description': 'Padding up for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**3-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_PAD', 'SubRegister': 'IM_PD', 'ID': 3, 'Index': 3, 'Bit Locate': '[10:5]', 'Type': 'RW', 'Physical Address': 'DE00018C', 'Enumeration': nan, 'Usecase': 'range(0, 2**3)', 'Description': 'Padding down for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**3-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_PAD', 'SubRegister': 'IM_PL', 'ID': 3, 'Index': 3, 'Bit Locate': '[15:11]', 'Type': 'RW', 'Physical Address': 'DE00018C', 'Enumeration': nan, 'Usecase': 'range(0, 2**3)', 'Description': 'Padding left for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**3-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_PAD', 'SubRegister': 'IM_PR', 'ID': 3, 'Index': 3, 'Bit Locate': '[21:16]', 'Type': 'RW', 'Physical Address': 'DE00018C', 'Enumeration': nan, 'Usecase': 'range(0, 2**3)', 'Description': 'Padding right for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**3-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_IW', 'SubRegister': nan, 'ID': 3, 'Index': 4, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000190', 'Enumeration': nan, 'Usecase': 'range(0, 2**14)', 'Description': 'Input width for input feature map in FME/MM/EW mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_IH', 'SubRegister': nan, 'ID': 3, 'Index': 5, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000194', 'Enumeration': nan, 'Usecase': 'range(0, 2**14)', 'Description': 'Input height for input feature map in FME/MM/EW mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_IC', 'SubRegister': nan, 'ID': 3, 'Index': 6, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000198', 'Enumeration': nan, 'Usecase': 'range(0, 2**14)', 'Description': 'Input channel (pixel) for input feature map and kernal in FME/MM/EW mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_STRIDE', 'SubRegister': 'IM_SW', 'ID': 3, 'Index': 7, 'Bit Locate': '[4:0]', 'Type': 'RW', 'Physical Address': 'DE00019C', 'Enumeration': nan, 'Usecase': 'range(1, 2**5)', 'Description': 'Kernel width stride for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**5-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_STRIDE', 'SubRegister': 'IM_SH', 'ID': 3, 'Index': 7, 'Bit Locate': '[9:5]', 'Type': 'RW', 'Physical Address': 'DE00019C', 'Enumeration': nan, 'Usecase': 'range(1, 2**5)', 'Description': 'Kernel height stride for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**5-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_STRIDE', 'SubRegister': 'TW', 'ID': 3, 'Index': 7, 'Bit Locate': '[11:10]', 'Type': 'RW', 'Physical Address': 'DE00019C', 'Enumeration': nan, 'Usecase': 'range(0, 3)', 'Description': 'Transposed width stride (2^tw) for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '3', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_STRIDE', 'SubRegister': 'TH', 'ID': 3, 'Index': 7, 'Bit Locate': '[13:12]', 'Type': 'RW', 'Physical Address': 'DE00019C', 'Enumeration': nan, 'Usecase': 'range(0, 3)', 'Description': 'Transposed height stride (2^th) for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '3', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_STRIDE', 'SubRegister': 'DW', 'ID': 3, 'Index': 7, 'Bit Locate': '[15:14]', 'Type': 'RW', 'Physical Address': 'DE00019C', 'Enumeration': nan, 'Usecase': 'range(0, 3)', 'Description': 'dilated width stride (2^dw) for kernal ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '3', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_STRIDE', 'SubRegister': 'DH', 'ID': 3, 'Index': 7, 'Bit Locate': '[17:16]', 'Type': 'RW', 'Physical Address': 'DE00019C', 'Enumeration': nan, 'Usecase': 'range(0, 3)', 'Description': 'dilated height stride (2^dh) for kernal ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '3', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_KERNEL', 'SubRegister': 'IM_KW', 'ID': 3, 'Index': 8, 'Bit Locate': '[8:0]', 'Type': 'RW', 'Physical Address': 'DE0001A0', 'Enumeration': nan, 'Usecase': 'range(0, 2**5)', 'Description': 'Kernel width for input feature map in FME/MM mode\nKernel width for element-wise map in EW mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**5-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_KERNEL', 'SubRegister': 'IM_KH', 'ID': 3, 'Index': 8, 'Bit Locate': '[17:9]', 'Type': 'RW', 'Physical Address': 'DE0001A0', 'Enumeration': nan, 'Usecase': 'range(0, 2**5)', 'Description': 'Kernel height for input feature map in FME/MM mode\nKernel height for element-wise map in EW mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**5-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_KERNEL_KWKH', 'SubRegister': nan, 'ID': 3, 'Index': 9, 'Bit Locate': '[17:0]', 'Type': 'RW', 'Physical Address': 'DE0001A4', 'Enumeration': nan, 'Usecase': 'range(0, 31**2)', 'Description': 'IM_KW * IM_KH', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '31*31', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'RESERVE10', 'SubRegister': nan, 'ID': 3, 'Index': 10, 'Bit Locate': nan, 'Type': nan, 'Physical Address': 'DE0001A8', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': nan, 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'RESERVE11', 'SubRegister': nan, 'ID': 3, 'Index': 11, 'Bit Locate': nan, 'Type': nan, 'Physical Address': 'DE0001AC', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': nan, 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'RESERVE12', 'SubRegister': nan, 'ID': 3, 'Index': 12, 'Bit Locate': nan, 'Type': nan, 'Physical Address': 'DE0001B0', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': nan, 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'OM_OW', 'SubRegister': nan, 'ID': 3, 'Index': 13, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001B4', 'Enumeration': nan, 'Usecase': 'range(0, 2**14)', 'Description': 'Output width for output feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'OM_OH', 'SubRegister': nan, 'ID': 3, 'Index': 14, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001B8', 'Enumeration': nan, 'Usecase': 'range(0, 2**14)', 'Description': 'Output height for output feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'OM_OC', 'SubRegister': nan, 'ID': 3, 'Index': 15, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001BC', 'Enumeration': nan, 'Usecase': 'range(0, 2**14)', 'Description': 'Output channel (pixel)  for output feature map. In MM_MODE, unit is pixel. In EW_MODE, unit is byte', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 16, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001C0', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'Intiial address of input feature map in FME/MM mode or element-wise feature map in EW mode', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': 'power of GEMM_I'}
{'Item': 'FME0', 'Register': 'KR_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 17, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001C4', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'Initial address of kernel data', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': 'power of GEMM_I'}
{'Item': 'FME0', 'Register': 'BS_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 18, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001C8', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'Initial address of channel-wise BIAS coefficients', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': 'power of GEMM_I'}
{'Item': 'FME0', 'Register': 'PL_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 19, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001CC', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'Initial address of per-layer parameters and activation LUT', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': 'power of GEMM_I'}
{'Item': 'FME0', 'Register': 'EM_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 20, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001D0', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'Initial address of element-wise feature map', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': 'power of GEMM_I'}
{'Item': 'FME0', 'Register': 'OM_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 21, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001D4', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'Initial address of output feature map', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': 'power of GEMM_I'}
{'Item': 'FME0', 'Register': 'IM_ALIGNMENT_ICIW', 'SubRegister': nan, 'ID': 3, 'Index': 22, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001D8', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'byte', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'OM_ALIGNMENT_OCOW', 'SubRegister': nan, 'ID': 3, 'Index': 23, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001DC', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'byte', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'ALIGNMENT_KCKWKH', 'SubRegister': nan, 'ID': 3, 'Index': 24, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001E0', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'byte', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'ALIGNMENT_KCKW', 'SubRegister': nan, 'ID': 3, 'Index': 25, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001E4', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'byte', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2**22-1', 'Constraint': nan}
{'Item': 'FME0', 'Register': 'SC_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 26, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001E8', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'Initial address of channel-wise SCALE coefficients', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2*22-1', 'Constraint': 'power of GEMM_I'}
{'Item': 'FME0', 'Register': 'SH_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 27, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001EC', 'Enumeration': nan, 'Usecase': 'range(0, 2**22)', 'Description': 'Initial address of channel-wise SHIFT coefficients', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2*22-1', 'Constraint': 'power of GEMM_I'}
{'Item': 'FME0', 'Register': 'RESERVE28', 'SubRegister': nan, 'ID': 3, 'Index': 28, 'Bit Locate': nan, 'Type': nan, 'Physical Address': 'DE0001F0', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': nan, 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_LOAD_TABLE_SIZE', 'ID': 3, 'Index': 29, 'Bit Locate': '[21]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: 256_ENTRY\n1: 512_ENTRY', 'Usecase': '[0,1]', 'Description': 'Load table size\n0: 256 entries\n1: 512 entries', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_OP_CONTROL', 'ID': 3, 'Index': 29, 'Bit Locate': '[20]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: EW_OP_EXT0_IDX_DISABLE\n1: EW_OP_EXT0_IDX_ENABLE', 'Usecase': '[0,1]', 'Description': '0: EW_OP_EXT0_IDX disable\n1: EW_OP_EXT0_IDX enable', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_OP_ORDER', 'ID': 3, 'Index': 29, 'Bit Locate': '[19]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: IM_ACC_IFM1_EM_IFM2\n1: IM_ACC_IFM2_EM_IFM1', 'Usecase': '[0,1]', 'Description': '0:IM/ACC path is IFM1, EM path is IFM2\n1:IM/ACC path is IFM2, EM path is IFM1', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_OP_BROADCAST_CONTROL', 'ID': 3, 'Index': 29, 'Bit Locate': '[18]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: BROADCAST_DISABLE\n1: BROADCAST_ENABLE', 'Usecase': '[0,1]', 'Description': '0: element-wise broadcast disable\n1: element-wise broadcast enable', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_OP_BROADCAST_MODE', 'ID': 3, 'Index': 29, 'Bit Locate': '[17:15]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: C\n1: W\n2: H\n3: CW\n4: CH\n5: WH\n6: POINT\n7: RESERVE3', 'Usecase': 'range(0,7)', 'Description': 'The broadcast mode\n0: broadcast C\n1: broadcast W\n2: broadcast H\n3: broadcast CW\n4: broadcast CH\n5: broadcast WH\n6: broadcast point', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_ACT_SRC_DOMAIN', 'ID': 3, 'Index': 29, 'Bit Locate': '[14:13]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '1: S8\n2: S16\n3: S32', 'Usecase': '[1,2,3]', 'Description': 'activation input data type\n0: s4 (no use)\n1: s8\n2: s16\n3: s32', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_REDUCE_DIMENSION', 'ID': 3, 'Index': 29, 'Bit Locate': '[12:11]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: C\n1: W\n2: H', 'Usecase': '[0,1,2]', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_IN_DOUBLE_ROUND', 'ID': 3, 'Index': 29, 'Bit Locate': '[10]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: DISABLE\n1: ENABLE', 'Usecase': '[0,1]', 'Description': '0: disable input scaling double rounding\n1: enable input scaling double rounding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_OUT_DOUBLE_ROUND', 'ID': 3, 'Index': 29, 'Bit Locate': '[9]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: DISABLE\n1: ENABLE', 'Usecase': '[0,1]', 'Description': '0: disable output scaling double rounding\n1: enable output scaling double rounding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_ASHR_ROUND', 'ID': 3, 'Index': 29, 'Bit Locate': '[8]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: DISABLE\n1: ENABLE', 'Usecase': '[0,1]', 'Description': 'for "EW_SHR"\n0: disable arithmetic right shift rounding\n1: enable  arithmetic right shift rounding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EW_OP_EXT0', 'SubRegister': 'EW_OP_EXT0_IDX', 'ID': 3, 'Index': 29, 'Bit Locate': '[5:0]', 'Type': 'RW', 'Physical Address': 'DE0001F8', 'Enumeration': '0: EW_MIN\n1: EW_MAX\n2: EW_SQRT\n3: EW_SHR\n4: EW_LSHR\n5: EW_LSHL\n6: EW_LRELU\n7: EW_DIV\n8: EW_CMP_EQ\n9: EW_CMP_NE\n10: EW_CMP_GE\n11: EW_CMP_GT\n12: AND\n13: OR\n14: XOR\n15: NOT\n16: AND_NOT\n17: ABS\n18: CLZ\n19: REQUANT', 'Usecase': 'range(0,20)', 'Description': 'The element-wise operations [5:0] part\n0: EW_MIN\n1: EW_MAX\n2: EW_SQRT\n3: EW_SHR\n4: EW_LSHR\n5: EW_LSHL\n6: EW_LRELU(MULT)\n7: EW_DIV\n8: EW_CMP_EQ\n9: EW_CMP_NE\n10: EW_CMP_GE\n11: EW_CMP_GT\n12: AND\n13: OR\n14: XOR\n15: NOT\n16: AND_NOT\n17: ABS\n18: CLZ\n19: REQUANT', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA2', 'Register': 'MODE_CTRL', 'SubRegister': nan, 'ID': 6, 'Index': 0, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000300', 'Enumeration': '0: DISABLE_TINY\n1: ENABLE_TINY', 'Usecase': nan, 'Description': '1: tiny_channel enable ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA2', 'Register': 'ROLL_IC_IW_W_PAD_SIZE', 'SubRegister': nan, 'ID': 6, 'Index': 1, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000304', 'Enumeration': nan, 'Usecase': nan, 'Description': 'ic * (iw+roll_pad_w_left+roll_pad_w_right) size, byte', 'Default Value': '0', 'Bitwidth configuare': '`ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA2', 'Register': 'ROLL_IC_KW_SIZE', 'SubRegister': nan, 'ID': 6, 'Index': 2, 'Bit Locate': '[3:0] ~ [9:0]', 'Type': 'RW', 'Physical Address': 'DE000308', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': '$clog2(`ANDLA_GEMM_I)+1', 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA2', 'Register': 'ROLL_KR_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 6, 'Index': 3, 'Bit Locate': '[3:0] ~ [9:0]', 'Type': 'RW', 'Physical Address': 'DE00030C', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': '$clog2(`ANDLA_GEMM_I)+1', 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA2', 'Register': 'ROLL_PAD_W_LEFT_W_IC_SIZE', 'SubRegister': nan, 'ID': 6, 'Index': 4, 'Bit Locate': '[3:0] ~ [11:0]', 'Type': 'RW', 'Physical Address': 'DE000310', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': '$clog2(`ANDLA_GEMM_I)+3', 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA2', 'Register': 'ROLL_PAD_W_RIGHT_W_IC_SIZE', 'SubRegister': nan, 'ID': 6, 'Index': 5, 'Bit Locate': '[3:0] ~ [11:0]', 'Type': 'RW', 'Physical Address': 'DE000314', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': '$clog2(`ANDLA_GEMM_I)+3', 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'LDMA2', 'Register': 'ROLL_PAD_H_SIZE', 'SubRegister': nan, 'ID': 6, 'Index': 6, 'Bit Locate': '[5:0]', 'Type': 'RW', 'Physical Address': 'DE000318', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'SFENCE', 'SubRegister': nan, 'ID': 7, 'Index': 0, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000380', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.\n0: non-blocking\n1: blocking\nCommand Format: ( (BASE_ADDR_SEL[2:0]<<18) | (FME << 3) | (LDMA << 2) | (SDMA << 1) | (CDMA << 0))\n0: disable interrupt\n1: enable interrupt\nCommand Format: (Interrupt enable << 21)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'DIRECTION', 'SubRegister': nan, 'ID': 7, 'Index': 1, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000384', 'Enumeration': '0: READ_MODE\n1: WRITE_MODE', 'Usecase': nan, 'Description': '0: read from BMC (BMC -> DLA)(LDMA/CDMA)\n1: write to BMC (DLA -> BMC)(SDMA)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'LSB', 'ID': 7, 'Index': 2, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000388', 'Enumeration': nan, 'Usecase': nan, 'Description': 'DRAM addr (22 bits LSB)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'MSB', 'ID': 7, 'Index': 3, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00038C', 'Enumeration': nan, 'Usecase': nan, 'Description': 'DRAM addr (10 bits MSB)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_C', 'SubRegister': nan, 'ID': 7, 'Index': 4, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000390', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Command Size C Channel (unit: Byte)', 'Default Value': '4', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_W', 'SubRegister': nan, 'ID': 7, 'Index': 5, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000394', 'Enumeration': nan, 'Usecase': nan, 'Description': 'Command Size W Channel (unit: Byte)', 'Default Value': '1', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_STRIDE_W', 'SubRegister': nan, 'ID': 7, 'Index': 6, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000398', 'Enumeration': nan, 'Usecase': nan, 'Description': nan, 'Default Value': '4', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Constraint': nan}
