--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5532 paths analyzed, 822 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.111ns.
--------------------------------------------------------------------------------
Slack:                  13.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_19 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.943ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_19 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.DQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_19
    SLICE_X3Y57.A1       net (fanout=2)        0.938   buttondown/M_ctr_q[19]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.943ns (1.367ns logic, 4.576ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  14.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_19 (FF)
  Destination:          M_autostate_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_19 to M_autostate_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.DQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_19
    SLICE_X3Y57.A1       net (fanout=2)        0.938   buttondown/M_ctr_q[19]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.B4      net (fanout=6)        2.320   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd2-In1
                                                       M_autostate_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.753ns (1.367ns logic, 4.386ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_18 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_18 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_18
    SLICE_X3Y57.A2       net (fanout=2)        0.736   buttondown/M_ctr_q[18]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.741ns (1.367ns logic, 4.374ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_manualstate_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.547ns (1.293 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_manualstate_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y60.B5       net (fanout=16)       3.845   M_reset_cond_out
    SLICE_X3Y60.B        Tilo                  0.259   M_manualstate_q[1]
                                                       Reset_OR_DriverANDClockEnable1
    ILOGIC_X2Y62.SR      net (fanout=1)        0.809   Reset_OR_DriverANDClockEnable
    ILOGIC_X2Y62.CLK0    Tisrck                0.975   io_button_2_IBUF
                                                       M_manualstate_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (1.759ns logic, 4.654ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  14.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_4 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_4 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.476   buttondown/M_ctr_q[7]
                                                       buttondown/M_ctr_q_4
    SLICE_X2Y53.D2       net (fanout=2)        0.924   buttondown/M_ctr_q[4]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (1.343ns logic, 4.394ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  14.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               manualtest/buttonleft/M_ctr_q_18 (FF)
  Destination:          manualtest/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.731ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.642 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: manualtest/buttonleft/M_ctr_q_18 to manualtest/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.CQ       Tcko                  0.525   manualtest/buttonleft/M_ctr_q[19]
                                                       manualtest/buttonleft/M_ctr_q_18
    SLICE_X5Y50.D2       net (fanout=2)        1.204   manualtest/buttonleft/M_ctr_q[18]
    SLICE_X5Y50.D        Tilo                  0.259   M_manualtest_display[8]
                                                       manualtest/buttonleft/out2
    SLICE_X2Y46.A1       net (fanout=3)        1.362   manualtest/out1_0
    SLICE_X2Y46.A        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/buttonleft/out4
    SLICE_X2Y46.D3       net (fanout=5)        0.357   manualtest/M_buttonleft_out
    SLICE_X2Y46.D        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C1       net (fanout=1)        0.735   manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3-In3
    SLICE_X3Y44.AX       net (fanout=1)        0.446   manualtest/M_state_q_FSM_FFd3-In
    SLICE_X3Y44.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.731ns (1.627ns logic, 4.104ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               manualtest/buttonleft/M_ctr_q_17 (FF)
  Destination:          manualtest/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.642 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: manualtest/buttonleft/M_ctr_q_17 to manualtest/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   manualtest/buttonleft/M_ctr_q[19]
                                                       manualtest/buttonleft/M_ctr_q_17
    SLICE_X5Y50.D1       net (fanout=2)        1.195   manualtest/buttonleft/M_ctr_q[17]
    SLICE_X5Y50.D        Tilo                  0.259   M_manualtest_display[8]
                                                       manualtest/buttonleft/out2
    SLICE_X2Y46.A1       net (fanout=3)        1.362   manualtest/out1_0
    SLICE_X2Y46.A        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/buttonleft/out4
    SLICE_X2Y46.D3       net (fanout=5)        0.357   manualtest/M_buttonleft_out
    SLICE_X2Y46.D        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C1       net (fanout=1)        0.735   manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3-In3
    SLICE_X3Y44.AX       net (fanout=1)        0.446   manualtest/M_state_q_FSM_FFd3-In
    SLICE_X3Y44.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.627ns logic, 4.095ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_19 (FF)
  Destination:          M_autostate_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_19 to M_autostate_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.DQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_19
    SLICE_X3Y57.A1       net (fanout=2)        0.938   buttondown/M_ctr_q[19]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.C5      net (fanout=6)        2.169   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd3-In1
                                                       M_autostate_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.367ns logic, 4.235ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  14.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_5 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_5 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   buttondown/M_ctr_q[7]
                                                       buttondown/M_ctr_q_5
    SLICE_X2Y53.D1       net (fanout=2)        0.773   buttondown/M_ctr_q[5]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (1.343ns logic, 4.243ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_18 (FF)
  Destination:          M_autostate_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_18 to M_autostate_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_18
    SLICE_X3Y57.A2       net (fanout=2)        0.736   buttondown/M_ctr_q[18]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.B4      net (fanout=6)        2.320   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd2-In1
                                                       M_autostate_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (1.367ns logic, 4.184ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_4 (FF)
  Destination:          M_autostate_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_4 to M_autostate_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.476   buttondown/M_ctr_q[7]
                                                       buttondown/M_ctr_q_4
    SLICE_X2Y53.D2       net (fanout=2)        0.924   buttondown/M_ctr_q[4]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.B4      net (fanout=6)        2.320   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd2-In1
                                                       M_autostate_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (1.343ns logic, 4.204ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  14.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_7 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_7 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   buttondown/M_ctr_q[7]
                                                       buttondown/M_ctr_q_7
    SLICE_X2Y53.D3       net (fanout=2)        0.719   buttondown/M_ctr_q[7]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.343ns logic, 4.189ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  14.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_16 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_16 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.AQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_16
    SLICE_X3Y57.A4       net (fanout=2)        0.492   buttondown/M_ctr_q[16]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (1.367ns logic, 4.130ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_17 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_17 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.BQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_17
    SLICE_X3Y57.A5       net (fanout=2)        0.424   buttondown/M_ctr_q[17]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (1.367ns logic, 4.062ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_18 (FF)
  Destination:          M_autostate_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_18 to M_autostate_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_18
    SLICE_X3Y57.A2       net (fanout=2)        0.736   buttondown/M_ctr_q[18]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.C5      net (fanout=6)        2.169   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd3-In1
                                                       M_autostate_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (1.367ns logic, 4.033ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_4 (FF)
  Destination:          M_autostate_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_4 to M_autostate_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AQ       Tcko                  0.476   buttondown/M_ctr_q[7]
                                                       buttondown/M_ctr_q_4
    SLICE_X2Y53.D2       net (fanout=2)        0.924   buttondown/M_ctr_q[4]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.C5      net (fanout=6)        2.169   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd3-In1
                                                       M_autostate_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (1.343ns logic, 4.053ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_5 (FF)
  Destination:          M_autostate_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_5 to M_autostate_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   buttondown/M_ctr_q[7]
                                                       buttondown/M_ctr_q_5
    SLICE_X2Y53.D1       net (fanout=2)        0.773   buttondown/M_ctr_q[5]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.B4      net (fanout=6)        2.320   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd2-In1
                                                       M_autostate_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (1.343ns logic, 4.053ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_15 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.590 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_15 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y57.DQ       Tcko                  0.476   buttondown/M_ctr_q[15]
                                                       buttondown/M_ctr_q_15
    SLICE_X3Y57.A3       net (fanout=2)        0.370   buttondown/M_ctr_q[15]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.367ns logic, 4.008ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_14 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.590 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_14 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y57.CQ       Tcko                  0.476   buttondown/M_ctr_q[15]
                                                       buttondown/M_ctr_q_14
    SLICE_X3Y57.A6       net (fanout=2)        0.337   buttondown/M_ctr_q[14]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (1.367ns logic, 3.975ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_7 (FF)
  Destination:          M_autostate_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_7 to M_autostate_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.DQ       Tcko                  0.476   buttondown/M_ctr_q[7]
                                                       buttondown/M_ctr_q_7
    SLICE_X2Y53.D3       net (fanout=2)        0.719   buttondown/M_ctr_q[7]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.B4      net (fanout=6)        2.320   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd2-In1
                                                       M_autostate_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (1.343ns logic, 3.999ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  14.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               manualtest/buttonleft/M_ctr_q_18 (FF)
  Destination:          manualtest/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.642 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: manualtest/buttonleft/M_ctr_q_18 to manualtest/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.CQ       Tcko                  0.525   manualtest/buttonleft/M_ctr_q[19]
                                                       manualtest/buttonleft/M_ctr_q_18
    SLICE_X5Y50.D2       net (fanout=2)        1.204   manualtest/buttonleft/M_ctr_q[18]
    SLICE_X5Y50.D        Tilo                  0.259   M_manualtest_display[8]
                                                       manualtest/buttonleft/out2
    SLICE_X2Y46.A1       net (fanout=3)        1.362   manualtest/out1_0
    SLICE_X2Y46.A        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/buttonleft/out4
    SLICE_X2Y44.A6       net (fanout=5)        0.383   manualtest/M_buttonleft_out
    SLICE_X2Y44.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       manualtest/M_state_q_FSM_FFd1-In31
    SLICE_X3Y44.C3       net (fanout=2)        0.365   manualtest/M_state_q_FSM_FFd1-In3
    SLICE_X3Y44.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3-In3
    SLICE_X3Y44.AX       net (fanout=1)        0.446   manualtest/M_state_q_FSM_FFd3-In
    SLICE_X3Y44.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (1.627ns logic, 3.760ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               manualtest/buttonleft/M_ctr_q_17 (FF)
  Destination:          manualtest/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.642 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: manualtest/buttonleft/M_ctr_q_17 to manualtest/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.BQ       Tcko                  0.525   manualtest/buttonleft/M_ctr_q[19]
                                                       manualtest/buttonleft/M_ctr_q_17
    SLICE_X5Y50.D1       net (fanout=2)        1.195   manualtest/buttonleft/M_ctr_q[17]
    SLICE_X5Y50.D        Tilo                  0.259   M_manualtest_display[8]
                                                       manualtest/buttonleft/out2
    SLICE_X2Y46.A1       net (fanout=3)        1.362   manualtest/out1_0
    SLICE_X2Y46.A        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/buttonleft/out4
    SLICE_X2Y44.A6       net (fanout=5)        0.383   manualtest/M_buttonleft_out
    SLICE_X2Y44.A        Tilo                  0.235   M_state_q_FSM_FFd2
                                                       manualtest/M_state_q_FSM_FFd1-In31
    SLICE_X3Y44.C3       net (fanout=2)        0.365   manualtest/M_state_q_FSM_FFd1-In3
    SLICE_X3Y44.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3-In3
    SLICE_X3Y44.AX       net (fanout=1)        0.446   manualtest/M_state_q_FSM_FFd3-In
    SLICE_X3Y44.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (1.627ns logic, 3.751ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               manualtest/buttonleft/M_ctr_q_11 (FF)
  Destination:          manualtest/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.363ns (Levels of Logic = 4)
  Clock Path Skew:      -0.079ns (0.642 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: manualtest/buttonleft/M_ctr_q_11 to manualtest/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DQ       Tcko                  0.525   manualtest/buttonleft/M_ctr_q[11]
                                                       manualtest/buttonleft/M_ctr_q_11
    SLICE_X5Y51.C3       net (fanout=2)        0.960   manualtest/buttonleft/M_ctr_q[11]
    SLICE_X5Y51.C        Tilo                  0.259   manualtest/M_buttonleft_out_inv
                                                       manualtest/buttonleft/out3
    SLICE_X2Y46.A3       net (fanout=3)        1.238   manualtest/out2_0
    SLICE_X2Y46.A        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/buttonleft/out4
    SLICE_X2Y46.D3       net (fanout=5)        0.357   manualtest/M_buttonleft_out
    SLICE_X2Y46.D        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C1       net (fanout=1)        0.735   manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3-In3
    SLICE_X3Y44.AX       net (fanout=1)        0.446   manualtest/M_state_q_FSM_FFd3-In
    SLICE_X3Y44.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.363ns (1.627ns logic, 3.736ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_16 (FF)
  Destination:          M_autostate_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_16 to M_autostate_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.AQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_16
    SLICE_X3Y57.A4       net (fanout=2)        0.492   buttondown/M_ctr_q[16]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.B4      net (fanout=6)        2.320   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd2-In1
                                                       M_autostate_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.367ns logic, 3.940ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  14.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_3 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.590 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_3 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.DQ       Tcko                  0.476   buttondown/M_ctr_q[3]
                                                       buttondown/M_ctr_q_3
    SLICE_X2Y53.D4       net (fanout=2)        0.476   buttondown/M_ctr_q[3]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (1.343ns logic, 3.946ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_2 (FF)
  Destination:          M_autostate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.590 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_2 to M_autostate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   buttondown/M_ctr_q[3]
                                                       buttondown/M_ctr_q_2
    SLICE_X2Y53.D5       net (fanout=2)        0.445   buttondown/M_ctr_q[2]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.A2      net (fanout=6)        2.510   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd1-In1
                                                       M_autostate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.343ns logic, 3.915ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_5 (FF)
  Destination:          M_autostate_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_5 to M_autostate_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   buttondown/M_ctr_q[7]
                                                       buttondown/M_ctr_q_5
    SLICE_X2Y53.D1       net (fanout=2)        0.773   buttondown/M_ctr_q[5]
    SLICE_X2Y53.D        Tilo                  0.235   out_0
                                                       buttondown/out1
    SLICE_X3Y56.C1       net (fanout=2)        0.960   out_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.C5      net (fanout=6)        2.169   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd3-In1
                                                       M_autostate_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (1.343ns logic, 3.902ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               manualtest/buttonleft/M_ctr_q_15 (FF)
  Destination:          manualtest/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.642 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: manualtest/buttonleft/M_ctr_q_15 to manualtest/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.DQ       Tcko                  0.525   manualtest/buttonleft/M_ctr_q[15]
                                                       manualtest/buttonleft/M_ctr_q_15
    SLICE_X5Y50.D3       net (fanout=2)        0.768   manualtest/buttonleft/M_ctr_q[15]
    SLICE_X5Y50.D        Tilo                  0.259   M_manualtest_display[8]
                                                       manualtest/buttonleft/out2
    SLICE_X2Y46.A1       net (fanout=3)        1.362   manualtest/out1_0
    SLICE_X2Y46.A        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/buttonleft/out4
    SLICE_X2Y46.D3       net (fanout=5)        0.357   manualtest/M_buttonleft_out
    SLICE_X2Y46.D        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C1       net (fanout=1)        0.735   manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3-In3
    SLICE_X3Y44.AX       net (fanout=1)        0.446   manualtest/M_state_q_FSM_FFd3-In
    SLICE_X3Y44.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (1.627ns logic, 3.668ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttondown/M_ctr_q_17 (FF)
  Destination:          M_autostate_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.590 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttondown/M_ctr_q_17 to M_autostate_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.BQ       Tcko                  0.476   buttondown/M_ctr_q[19]
                                                       buttondown/M_ctr_q_17
    SLICE_X3Y57.A5       net (fanout=2)        0.424   buttondown/M_ctr_q[17]
    SLICE_X3Y57.A        Tilo                  0.259   M_buttondown_out_inv
                                                       buttondown/out2
    SLICE_X3Y56.C2       net (fanout=2)        1.128   out1_0
    SLICE_X3Y56.C        Tilo                  0.259   M_last_q
                                                       buttondown/out4
    SLICE_X15Y41.B4      net (fanout=6)        2.320   M_buttondown_out
    SLICE_X15Y41.CLK     Tas                   0.373   M_autostate_q_FSM_FFd3
                                                       M_autostate_q_FSM_FFd2-In1
                                                       M_autostate_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (1.367ns logic, 3.872ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  14.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               manualtest/buttonleft/M_ctr_q_18 (FF)
  Destination:          manualtest/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.285ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.642 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: manualtest/buttonleft/M_ctr_q_18 to manualtest/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y53.CQ       Tcko                  0.525   manualtest/buttonleft/M_ctr_q[19]
                                                       manualtest/buttonleft/M_ctr_q_18
    SLICE_X5Y50.D2       net (fanout=2)        1.204   manualtest/buttonleft/M_ctr_q[18]
    SLICE_X5Y50.D        Tilo                  0.259   M_manualtest_display[8]
                                                       manualtest/buttonleft/out2
    SLICE_X2Y46.A1       net (fanout=3)        1.362   manualtest/out1_0
    SLICE_X2Y46.A        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/buttonleft/out4
    SLICE_X2Y46.D3       net (fanout=5)        0.357   manualtest/M_buttonleft_out
    SLICE_X2Y46.D        Tilo                  0.235   manualtest/M_last_q
                                                       manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.C1       net (fanout=1)        0.735   manualtest/M_state_q_FSM_FFd3-In2
    SLICE_X3Y44.CLK      Tas                   0.373   M_state_q_FSM_FFd4
                                                       manualtest/M_state_q_FSM_FFd3-In3
                                                       manualtest/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (1.627ns logic, 3.658ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_2_IBUF/CLK0
  Logical resource: M_manualstate_q_0/CLK0
  Location pin: ILOGIC_X2Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_button_2_IBUF/SR
  Logical resource: M_manualstate_q_0/SR
  Location pin: ILOGIC_X2Y62.SR
  Clock network: Reset_OR_DriverANDClockEnable
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: manualtest/buttonleft/M_sync_out/CLK
  Logical resource: manualtest/buttonright/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: manualtest/buttonleft/M_sync_out/CLK
  Logical resource: buttonmid/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: manualtest/buttonleft/M_sync_out/CLK
  Logical resource: buttondown/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: manualtest/buttonleft/M_sync_out/CLK
  Logical resource: buttonup/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: manualtest/buttonleft/M_sync_out/CLK
  Logical resource: manualtest/buttonleft/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autotest/M_counter_q[19]/CLK
  Logical resource: autotest/M_counter_q_18/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autotest/M_counter_q[19]/CLK
  Logical resource: autotest/M_counter_q_19/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autotest/M_counter_q[23]/CLK
  Logical resource: autotest/M_counter_q_20/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autotest/M_counter_q[23]/CLK
  Logical resource: autotest/M_counter_q_21/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autotest/M_counter_q[23]/CLK
  Logical resource: autotest/M_counter_q_22/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autotest/M_counter_q[23]/CLK
  Logical resource: autotest/M_counter_q_23/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: autotest/M_counter_q[24]/CLK
  Logical resource: autotest/M_counter_q_24/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[3]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_0/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[3]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_1/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[3]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_2/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[3]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_3/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[7]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_4/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[7]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_5/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[7]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_6/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[7]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_7/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[11]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_8/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[11]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_9/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[11]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_10/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[11]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_11/CK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[15]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_12/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[15]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_13/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: manualtest/buttonright/M_ctr_q[15]/CLK
  Logical resource: manualtest/buttonright/M_ctr_q_14/CK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.111|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5532 paths, 0 nets, and 664 connections

Design statistics:
   Minimum period:   6.111ns{1}   (Maximum frequency: 163.639MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 02:00:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



