Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 29 01:44:59 2023
| Host         : Gao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 46 register/latch pins with no clock driven by root clock pin: ori_clk (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: clk_1k1/clk_reg[14]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: clk_1k1/clk_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_3_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/inst/upg_inst/upg_done_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 935 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.758        0.000                      0                 3217        0.100        0.000                      0                 3217        3.000        0.000                       0                  1407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
cpuclk/inst/clk_in1            {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk              {0.000 5.000}        10.000          100.000         
  single_cycle_cpu_clk_cpuclk  {0.000 50.000}       100.000         10.000          
  uart_clk_cpuclk              {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cpuclk/inst/clk_in1                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                                7.845        0.000                       0                     3  
  single_cycle_cpu_clk_cpuclk       19.758        0.000                      0                 2765        0.189        0.000                      0                 2765       49.500        0.000                       0                  1208  
  uart_clk_cpuclk                   94.125        0.000                      0                  324        0.100        0.000                      0                  324       49.020        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_cpuclk              single_cycle_cpu_clk_cpuclk       39.422        0.000                      0                  656        0.573        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cpuclk/inst/clk_in1
  To Clock:  cpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    cpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  single_cycle_cpu_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       19.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.758ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        28.905ns  (logic 4.394ns (15.201%)  route 24.511ns (84.799%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 53.288 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 r  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 r  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 r  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 r  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 r  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 f  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 f  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 f  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 r  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.903    27.368    prgrom/register[0][31]_i_15_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.492 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055    28.547    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124    28.671 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          4.211    32.882    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.332    53.288    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    53.283    
                         clock uncertainty           -0.111    53.173    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    52.641    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.641    
                         arrival time                         -32.882    
  -------------------------------------------------------------------
                         slack                                 19.758    

Slack (MET) :             19.930ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        28.936ns  (logic 4.394ns (15.185%)  route 24.542ns (84.815%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 53.490 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 r  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 r  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 r  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 r  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 r  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 f  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 f  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 f  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 r  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.903    27.368    prgrom/register[0][31]_i_15_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.492 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055    28.547    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124    28.671 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          4.242    32.913    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y8          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.534    53.490    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    53.485    
                         clock uncertainty           -0.111    53.375    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    52.843    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.843    
                         arrival time                         -32.913    
  -------------------------------------------------------------------
                         slack                                 19.930    

Slack (MET) :             20.123ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        28.775ns  (logic 4.394ns (15.270%)  route 24.381ns (84.730%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 53.522 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 r  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 r  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 r  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 r  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 r  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 f  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 f  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 f  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 r  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.903    27.368    prgrom/register[0][31]_i_15_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.492 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055    28.547    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124    28.671 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          4.081    32.752    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.566    53.522    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    53.517    
                         clock uncertainty           -0.111    53.406    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    52.874    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.874    
                         arrival time                         -32.752    
  -------------------------------------------------------------------
                         slack                                 20.123    

Slack (MET) :             20.315ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        28.728ns  (logic 4.394ns (15.295%)  route 24.334ns (84.705%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 53.667 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 r  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 r  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 r  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 r  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 r  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 f  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 f  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 f  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 r  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.903    27.368    prgrom/register[0][31]_i_15_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I0_O)        0.124    27.492 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055    28.547    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124    28.671 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          4.034    32.705    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.711    53.667    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    53.662    
                         clock uncertainty           -0.111    53.552    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    53.020    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.020    
                         arrival time                         -32.705    
  -------------------------------------------------------------------
                         slack                                 20.315    

Slack (MET) :             20.385ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        26.875ns  (logic 4.394ns (16.350%)  route 22.481ns (83.650%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 51.516 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 f  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 f  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 f  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 f  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 f  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 r  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 r  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 r  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 f  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.253    26.718    prgrom/register[0][31]_i_15_n_0
    SLICE_X76Y71         LUT3 (Prop_lut3_I2_O)        0.124    26.842 f  prgrom/led_light[15]_i_5/O
                         net (fo=2, routed)           0.978    27.821    prgrom/led_light[15]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.124    27.945 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.907    30.852    led_light/E[0]
    SLICE_X34Y93         FDCE                                         r  led_light/led_light_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.516    51.516    led_light/single_cycle_cpu_clk
    SLICE_X34Y93         FDCE                                         r  led_light/led_light_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.511    
                         clock uncertainty           -0.111    51.401    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.164    51.237    led_light/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                         51.237    
                         arrival time                         -30.852    
  -------------------------------------------------------------------
                         slack                                 20.385    

Slack (MET) :             20.385ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        26.875ns  (logic 4.394ns (16.350%)  route 22.481ns (83.650%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 51.516 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 f  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 f  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 f  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 f  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 f  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 r  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 r  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 r  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 f  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.253    26.718    prgrom/register[0][31]_i_15_n_0
    SLICE_X76Y71         LUT3 (Prop_lut3_I2_O)        0.124    26.842 f  prgrom/led_light[15]_i_5/O
                         net (fo=2, routed)           0.978    27.821    prgrom/led_light[15]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.124    27.945 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.907    30.852    led_light/E[0]
    SLICE_X34Y93         FDCE                                         r  led_light/led_light_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.516    51.516    led_light/single_cycle_cpu_clk
    SLICE_X34Y93         FDCE                                         r  led_light/led_light_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.511    
                         clock uncertainty           -0.111    51.401    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.164    51.237    led_light/led_light_reg[7]
  -------------------------------------------------------------------
                         required time                         51.237    
                         arrival time                         -30.852    
  -------------------------------------------------------------------
                         slack                                 20.385    

Slack (MET) :             20.385ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        26.875ns  (logic 4.394ns (16.350%)  route 22.481ns (83.650%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 51.516 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 f  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 f  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 f  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 f  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 f  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 r  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 r  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 r  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 f  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.253    26.718    prgrom/register[0][31]_i_15_n_0
    SLICE_X76Y71         LUT3 (Prop_lut3_I2_O)        0.124    26.842 f  prgrom/led_light[15]_i_5/O
                         net (fo=2, routed)           0.978    27.821    prgrom/led_light[15]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.124    27.945 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.907    30.852    led_light/E[0]
    SLICE_X34Y93         FDCE                                         r  led_light/led_light_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.516    51.516    led_light/single_cycle_cpu_clk
    SLICE_X34Y93         FDCE                                         r  led_light/led_light_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.511    
                         clock uncertainty           -0.111    51.401    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.164    51.237    led_light/led_light_reg[8]
  -------------------------------------------------------------------
                         required time                         51.237    
                         arrival time                         -30.852    
  -------------------------------------------------------------------
                         slack                                 20.385    

Slack (MET) :             20.385ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[9]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        26.875ns  (logic 4.394ns (16.350%)  route 22.481ns (83.650%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 51.516 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 f  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 f  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 f  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 f  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 f  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 r  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 r  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 r  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 f  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.253    26.718    prgrom/register[0][31]_i_15_n_0
    SLICE_X76Y71         LUT3 (Prop_lut3_I2_O)        0.124    26.842 f  prgrom/led_light[15]_i_5/O
                         net (fo=2, routed)           0.978    27.821    prgrom/led_light[15]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.124    27.945 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.907    30.852    led_light/E[0]
    SLICE_X34Y93         FDCE                                         r  led_light/led_light_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.516    51.516    led_light/single_cycle_cpu_clk
    SLICE_X34Y93         FDCE                                         r  led_light/led_light_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.511    
                         clock uncertainty           -0.111    51.401    
    SLICE_X34Y93         FDCE (Setup_fdce_C_CE)      -0.164    51.237    led_light/led_light_reg[9]
  -------------------------------------------------------------------
                         required time                         51.237    
                         arrival time                         -30.852    
  -------------------------------------------------------------------
                         slack                                 20.385    

Slack (MET) :             20.647ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        26.574ns  (logic 4.394ns (16.535%)  route 22.180ns (83.465%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 51.515 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 f  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 f  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 f  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 f  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 f  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 r  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 r  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 r  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 f  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.253    26.718    prgrom/register[0][31]_i_15_n_0
    SLICE_X76Y71         LUT3 (Prop_lut3_I2_O)        0.124    26.842 f  prgrom/led_light[15]_i_5/O
                         net (fo=2, routed)           0.978    27.821    prgrom/led_light[15]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.124    27.945 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.606    30.551    led_light/E[0]
    SLICE_X35Y92         FDCE                                         r  led_light/led_light_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.515    51.515    led_light/single_cycle_cpu_clk
    SLICE_X35Y92         FDCE                                         r  led_light/led_light_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.510    
                         clock uncertainty           -0.111    51.400    
    SLICE_X35Y92         FDCE (Setup_fdce_C_CE)      -0.202    51.198    led_light/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                         51.198    
                         arrival time                         -30.551    
  -------------------------------------------------------------------
                         slack                                 20.647    

Slack (MET) :             20.647ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        26.574ns  (logic 4.394ns (16.535%)  route 22.180ns (83.465%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 51.515 - 50.000 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        2.070     2.070    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.150     2.220 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.757     3.977    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.658     6.635 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.313     7.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.072 f  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=19, routed)          2.551    10.623    prgrom/ins_i[29]
    SLICE_X69Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.747 r  prgrom/PC[31]_i_16/O
                         net (fo=10, routed)          0.461    11.208    prgrom/regdst
    SLICE_X67Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.332 r  prgrom/PC[31]_i_6/O
                         net (fo=79, routed)          4.312    15.644    decoder/jr
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.768 f  decoder/PC[29]_i_3/O
                         net (fo=38, routed)          1.212    16.981    decoder/read_data_1[29]
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.124    17.105 f  decoder/register[0][1]_i_23/O
                         net (fo=37, routed)          1.261    18.366    decoder/register_reg[0][1]_3
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.490 f  decoder/register[0][1]_i_10/O
                         net (fo=49, routed)          2.082    20.572    decoder/register_reg[0][1]_0
    SLICE_X58Y64         LUT2 (Prop_lut2_I0_O)        0.124    20.696 f  decoder/register[0][31]_i_49/O
                         net (fo=10, routed)          0.899    21.595    prgrom/register_reg[31][17]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.719 f  prgrom/ram_i_397/O
                         net (fo=1, routed)           0.923    22.642    prgrom/ram_i_397_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.766 r  prgrom/ram_i_199/O
                         net (fo=1, routed)           0.154    22.920    prgrom/ram_i_199_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    23.044 r  prgrom/ram_i_85/O
                         net (fo=2, routed)           1.102    24.146    prgrom/ram_i_85_n_0
    SLICE_X66Y71         LUT5 (Prop_lut5_I1_O)        0.124    24.270 r  prgrom/ram_i_50/O
                         net (fo=3, routed)           1.071    25.341    prgrom/alu_result[15]
    SLICE_X60Y73         LUT5 (Prop_lut5_I2_O)        0.124    25.465 f  prgrom/register[0][31]_i_15/O
                         net (fo=5, routed)           1.253    26.718    prgrom/register[0][31]_i_15_n_0
    SLICE_X76Y71         LUT3 (Prop_lut3_I2_O)        0.124    26.842 f  prgrom/led_light[15]_i_5/O
                         net (fo=2, routed)           0.978    27.821    prgrom/led_light[15]_i_5_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.124    27.945 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.606    30.551    led_light/E[0]
    SLICE_X35Y92         FDCE                                         r  led_light/led_light_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.515    51.515    led_light/single_cycle_cpu_clk
    SLICE_X35Y92         FDCE                                         r  led_light/led_light_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.005    51.510    
                         clock uncertainty           -0.111    51.400    
    SLICE_X35Y92         FDCE (Setup_fdce_C_CE)      -0.202    51.198    led_light/led_light_reg[11]
  -------------------------------------------------------------------
                         required time                         51.198    
                         arrival time                         -30.551    
  -------------------------------------------------------------------
                         slack                                 20.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.416%)  route 0.133ns (47.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 50.827 - 50.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 50.558 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.558    50.558    ifetch/single_cycle_cpu_clk
    SLICE_X68Y69         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y69         FDRE (Prop_fdre_C_Q)         0.146    50.704 r  ifetch/PC_reg[0]/Q
                         net (fo=2, routed)           0.133    50.836    ifetch/Q[0]
    SLICE_X68Y70         FDRE                                         r  ifetch/links_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.827    50.827    ifetch/single_cycle_cpu_clk
    SLICE_X68Y70         FDRE                                         r  ifetch/links_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.256    50.571    
    SLICE_X68Y70         FDRE (Hold_fdre_C_D)         0.077    50.648    ifetch/links_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.648    
                         arrival time                          50.836    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.003%)  route 0.120ns (31.997%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 50.826 - 50.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 50.556 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.556    50.556    ifetch/single_cycle_cpu_clk
    SLICE_X63Y71         FDRE                                         r  ifetch/PC_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.146    50.702 r  ifetch/PC_reg[18]/Q
                         net (fo=1, routed)           0.120    50.822    ifetch/PC_reg_n_0_[18]
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    50.932 r  ifetch/branch_base_addr_carry__3/O[1]
                         net (fo=4, routed)           0.000    50.932    ifetch/links_reg[31]_0[17]
    SLICE_X64Y71         FDRE                                         r  ifetch/links_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.826    50.826    ifetch/single_cycle_cpu_clk
    SLICE_X64Y71         FDRE                                         r  ifetch/links_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.592    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.109    50.701    ifetch/links_reg[18]
  -------------------------------------------------------------------
                         required time                        -50.701    
                         arrival time                          50.932    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.376ns  (logic 0.254ns (67.472%)  route 0.122ns (32.529%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 50.823 - 50.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 50.554 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.554    50.554    ifetch/single_cycle_cpu_clk
    SLICE_X63Y73         FDRE                                         r  ifetch/PC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.146    50.700 r  ifetch/PC_reg[28]/Q
                         net (fo=1, routed)           0.122    50.822    ifetch/PC_reg_n_0_[28]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    50.930 r  ifetch/branch_base_addr_carry__5/O[3]
                         net (fo=4, routed)           0.000    50.930    ifetch/branch_base_addr[28]
    SLICE_X64Y73         FDRE                                         r  ifetch/links_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.823    50.823    ifetch/single_cycle_cpu_clk
    SLICE_X64Y73         FDRE                                         r  ifetch/links_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.589    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.109    50.698    ifetch/links_reg[28]
  -------------------------------------------------------------------
                         required time                        -50.698    
                         arrival time                          50.930    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.935%)  route 0.121ns (32.065%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 50.825 - 50.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 50.556 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.556    50.556    ifetch/single_cycle_cpu_clk
    SLICE_X63Y72         FDRE                                         r  ifetch/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.146    50.702 r  ifetch/PC_reg[23]/Q
                         net (fo=1, routed)           0.121    50.823    ifetch/PC_reg_n_0_[23]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    50.934 r  ifetch/branch_base_addr_carry__4/O[2]
                         net (fo=4, routed)           0.000    50.934    ifetch/links_reg[31]_0[22]
    SLICE_X64Y72         FDRE                                         r  ifetch/links_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.825    50.825    ifetch/single_cycle_cpu_clk
    SLICE_X64Y72         FDRE                                         r  ifetch/links_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.591    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.109    50.700    ifetch/links_reg[23]
  -------------------------------------------------------------------
                         required time                        -50.700    
                         arrival time                          50.934    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.382ns  (logic 0.261ns (68.244%)  route 0.121ns (31.757%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 50.822 - 50.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 50.553 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.553    50.553    ifetch/single_cycle_cpu_clk
    SLICE_X63Y74         FDRE                                         r  ifetch/PC_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.146    50.699 r  ifetch/PC_reg[29]/Q
                         net (fo=1, routed)           0.121    50.820    ifetch/PC_reg_n_0_[29]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    50.935 r  ifetch/branch_base_addr_carry__6/O[0]
                         net (fo=4, routed)           0.000    50.935    ifetch/branch_base_addr[29]
    SLICE_X64Y74         FDRE                                         r  ifetch/links_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.822    50.822    ifetch/single_cycle_cpu_clk
    SLICE_X64Y74         FDRE                                         r  ifetch/links_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.588    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.109    50.697    ifetch/links_reg[29]
  -------------------------------------------------------------------
                         required time                        -50.697    
                         arrival time                          50.935    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.390ns  (logic 0.254ns (65.130%)  route 0.136ns (34.871%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 50.829 - 50.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 50.559 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.559    50.559    ifetch/single_cycle_cpu_clk
    SLICE_X63Y68         FDRE                                         r  ifetch/PC_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.146    50.705 r  ifetch/PC_reg[8]/Q
                         net (fo=2, routed)           0.136    50.841    ifetch/cur_pc[8]
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    50.949 r  ifetch/branch_base_addr_carry__0/O[3]
                         net (fo=4, routed)           0.000    50.949    ifetch/links_reg[31]_0[7]
    SLICE_X64Y68         FDRE                                         r  ifetch/links_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.829    50.829    ifetch/single_cycle_cpu_clk
    SLICE_X64Y68         FDRE                                         r  ifetch/links_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.595    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.109    50.704    ifetch/links_reg[8]
  -------------------------------------------------------------------
                         required time                        -50.704    
                         arrival time                          50.949    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.392ns  (logic 0.257ns (65.588%)  route 0.135ns (34.412%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 50.828 - 50.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 50.558 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.558    50.558    ifetch/single_cycle_cpu_clk
    SLICE_X63Y69         FDRE                                         r  ifetch/PC_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.146    50.704 r  ifetch/PC_reg[11]/Q
                         net (fo=2, routed)           0.135    50.838    ifetch/cur_pc[11]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    50.949 r  ifetch/branch_base_addr_carry__1/O[2]
                         net (fo=4, routed)           0.000    50.949    ifetch/links_reg[31]_0[10]
    SLICE_X64Y69         FDRE                                         r  ifetch/links_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.828    50.828    ifetch/single_cycle_cpu_clk
    SLICE_X64Y69         FDRE                                         r  ifetch/links_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.594    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.109    50.703    ifetch/links_reg[11]
  -------------------------------------------------------------------
                         required time                        -50.703    
                         arrival time                          50.949    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.393ns  (logic 0.261ns (66.346%)  route 0.132ns (33.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 50.827 - 50.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 50.557 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.557    50.557    ifetch/single_cycle_cpu_clk
    SLICE_X63Y70         FDRE                                         r  ifetch/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.146    50.703 r  ifetch/PC_reg[13]/Q
                         net (fo=2, routed)           0.132    50.835    ifetch/cur_pc[13]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    50.950 r  ifetch/branch_base_addr_carry__2/O[0]
                         net (fo=4, routed)           0.000    50.950    ifetch/links_reg[31]_0[12]
    SLICE_X64Y70         FDRE                                         r  ifetch/links_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.827    50.827    ifetch/single_cycle_cpu_clk
    SLICE_X64Y70         FDRE                                         r  ifetch/links_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.234    50.593    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.109    50.702    ifetch/links_reg[13]
  -------------------------------------------------------------------
                         required time                        -50.702    
                         arrival time                          50.950    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.381ns  (logic 0.278ns (72.890%)  route 0.103ns (27.111%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 50.823 - 50.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 50.554 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.554    50.554    ifetch/single_cycle_cpu_clk
    SLICE_X66Y73         FDRE                                         r  ifetch/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.167    50.721 r  ifetch/PC_reg[27]/Q
                         net (fo=1, routed)           0.103    50.824    ifetch/PC_reg_n_0_[27]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    50.935 r  ifetch/branch_base_addr_carry__5/O[2]
                         net (fo=4, routed)           0.000    50.935    ifetch/links_reg[31]_0[26]
    SLICE_X64Y73         FDRE                                         r  ifetch/links_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.823    50.823    ifetch/single_cycle_cpu_clk
    SLICE_X64Y73         FDRE                                         r  ifetch/links_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.256    50.567    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.109    50.676    ifetch/links_reg[27]
  -------------------------------------------------------------------
                         required time                        -50.676    
                         arrival time                          50.935    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/links_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.382ns  (logic 0.254ns (66.536%)  route 0.128ns (33.465%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 50.830 - 50.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 50.561 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622    50.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    49.326 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    49.974    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.561    50.561    ifetch/single_cycle_cpu_clk
    SLICE_X65Y66         FDRE                                         r  ifetch/PC_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.146    50.707 r  ifetch/PC_reg[4]/Q
                         net (fo=2, routed)           0.128    50.834    ifetch/cur_pc[4]
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    50.942 r  ifetch/branch_base_addr_carry/O[3]
                         net (fo=4, routed)           0.000    50.942    ifetch/links_reg[31]_0[3]
    SLICE_X64Y67         FDRE                                         r  ifetch/links_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896    50.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    49.271 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    49.971    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        0.830    50.830    ifetch/single_cycle_cpu_clk
    SLICE_X64Y67         FDRE                                         r  ifetch/links_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.256    50.574    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.109    50.683    ifetch/links_reg[4]
  -------------------------------------------------------------------
                         required time                        -50.683    
                         arrival time                          50.942    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         single_cycle_cpu_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7      mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y7      mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y16     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y16     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8      mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y8      mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y10     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y10     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y13     prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y13     prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y72     decoder/register_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y72     decoder/register_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y67     decoder/register_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y72     decoder/register_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y72     decoder/register_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y78     decoder/register_reg[8][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y78     decoder/register_reg[8][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y81     decoder/register_reg[8][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y78     decoder/register_reg[8][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y81     decoder/register_reg[8][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X68Y69     ifetch/PC_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X68Y69     ifetch/PC_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y69     ifetch/PC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y69     ifetch/PC_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y69     ifetch/PC_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y69     ifetch/PC_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y69     ifetch/PC_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y70     ifetch/PC_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y70     ifetch/PC_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y70     ifetch/PC_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.125ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.202ns (21.710%)  route 4.335ns (78.290%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     6.365    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.489 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.668     7.156    uart/inst/upg_inst/s_axi_wdata
    SLICE_X69Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.499   101.499    uart/inst/upg_inst/upg_clk_i
    SLICE_X69Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.111   101.486    
    SLICE_X69Y81         FDRE (Setup_fdre_C_CE)      -0.205   101.281    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.281    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 94.125    

Slack (MET) :             94.125ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.202ns (21.710%)  route 4.335ns (78.290%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     6.365    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.489 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.668     7.156    uart/inst/upg_inst/s_axi_wdata
    SLICE_X69Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.499   101.499    uart/inst/upg_inst/upg_clk_i
    SLICE_X69Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.111   101.486    
    SLICE_X69Y81         FDRE (Setup_fdre_C_CE)      -0.205   101.281    uart/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.281    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 94.125    

Slack (MET) :             94.245ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.202ns (22.185%)  route 4.216ns (77.815%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     6.365    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.489 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.549     7.038    uart/inst/upg_inst/s_axi_wdata
    SLICE_X69Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X69Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.097   101.598    
                         clock uncertainty           -0.111   101.488    
    SLICE_X69Y82         FDRE (Setup_fdre_C_CE)      -0.205   101.283    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.283    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                 94.245    

Slack (MET) :             94.245ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.202ns (22.185%)  route 4.216ns (77.815%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     6.365    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.489 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.549     7.038    uart/inst/upg_inst/s_axi_wdata
    SLICE_X69Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X69Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.097   101.598    
                         clock uncertainty           -0.111   101.488    
    SLICE_X69Y82         FDRE (Setup_fdre_C_CE)      -0.205   101.283    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.283    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                 94.245    

Slack (MET) :             94.314ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.202ns (22.478%)  route 4.145ns (77.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 101.499 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     6.365    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.489 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.478     6.967    uart/inst/upg_inst/s_axi_wdata
    SLICE_X68Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.499   101.499    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.097   101.596    
                         clock uncertainty           -0.111   101.486    
    SLICE_X68Y81         FDRE (Setup_fdre_C_CE)      -0.205   101.281    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.281    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                 94.314    

Slack (MET) :             94.329ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.202ns (22.445%)  route 4.153ns (77.555%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.602     6.140    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.264 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.711     6.975    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.498   101.498    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.121   101.619    
                         clock uncertainty           -0.111   101.509    
    SLICE_X68Y80         FDCE (Setup_fdce_C_CE)      -0.205   101.304    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.304    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 94.329    

Slack (MET) :             94.329ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.202ns (22.445%)  route 4.153ns (77.555%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.602     6.140    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.264 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.711     6.975    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.498   101.498    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.121   101.619    
                         clock uncertainty           -0.111   101.509    
    SLICE_X68Y80         FDCE (Setup_fdce_C_CE)      -0.205   101.304    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.304    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 94.329    

Slack (MET) :             94.329ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.202ns (22.445%)  route 4.153ns (77.555%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.602     6.140    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.264 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.711     6.975    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.498   101.498    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.121   101.619    
                         clock uncertainty           -0.111   101.509    
    SLICE_X68Y80         FDCE (Setup_fdce_C_CE)      -0.205   101.304    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        101.304    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 94.329    

Slack (MET) :             94.329ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.202ns (22.445%)  route 4.153ns (77.555%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.602     6.140    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.264 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.711     6.975    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.498   101.498    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.121   101.619    
                         clock uncertainty           -0.111   101.509    
    SLICE_X68Y80         FDCE (Setup_fdce_C_CE)      -0.205   101.304    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        101.304    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                 94.329    

Slack (MET) :             94.338ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 1.202ns (22.418%)  route 4.160ns (77.582%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.619     1.619    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y80         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.194     3.270    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X70Y82         LUT2 (Prop_lut2_I0_O)        0.150     3.420 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.554     3.974    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.348     4.322 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.091     5.414    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X65Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.538 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.827     6.365    uart/inst/upg_inst/uart_wen5_out
    SLICE_X65Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.489 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.493     6.981    uart/inst/upg_inst/s_axi_wdata
    SLICE_X70Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680   101.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    97.986 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    99.909    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.501   101.501    uart/inst/upg_inst/upg_clk_i
    SLICE_X70Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.097   101.598    
                         clock uncertainty           -0.111   101.488    
    SLICE_X70Y82         FDRE (Setup_fdre_C_CE)      -0.169   101.319    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.319    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                 94.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.562     0.562    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X66Y85         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.133     0.859    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X66Y84         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.832     0.832    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y84         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X66Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.759    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X69Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  uart/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.115     0.816    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X66Y81         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.829     0.829    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y81         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X66Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.704    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X69Y82         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y82         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  uart/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.115     0.816    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X66Y81         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.829     0.829    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y81         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X66Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.697    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.854%)  route 0.131ns (48.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.559     0.559    uart/inst/upg_inst/upg_clk_i
    SLICE_X68Y81         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  uart/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.131     0.831    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X66Y81         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.829     0.829    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y81         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.234     0.595    
    SLICE_X66Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.710    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.556     0.556    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X64Y78         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.762    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X64Y78         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.826     0.826    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X64Y78         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.270     0.556    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.075     0.631    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.561     0.561    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X67Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=4, routed)           0.092     0.794    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg_reg[2]
    SLICE_X66Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.839 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.839    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X66Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.831     0.831    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X66Y83         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism             -0.257     0.574    
    SLICE_X66Y83         FDRE (Hold_fdre_C_D)         0.121     0.695    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.562     0.562    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X67Y84         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.117     0.819    uart/inst/upg_inst/s_axi_rdata[6]
    SLICE_X69Y84         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.832     0.832    uart/inst/upg_inst/upg_clk_i
    SLICE_X69Y84         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[6]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X69Y84         FDRE (Hold_fdre_C_D)         0.076     0.674    uart/inst/upg_inst/uart_rdat_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.404%)  route 0.132ns (44.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.562     0.562    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X66Y85         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.132     0.858    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X66Y84         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.832     0.832    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X66Y84         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X66Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.691    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 keypad1/clk_10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keypad1/clk_10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.209ns (76.490%)  route 0.064ns (23.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.591     0.591    keypad1/uart_clk
    SLICE_X80Y79         FDRE                                         r  keypad1/clk_10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  keypad1/clk_10_reg[4]/Q
                         net (fo=3, routed)           0.064     0.819    keypad1/clk_10_reg_n_0_[4]
    SLICE_X81Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.864 r  keypad1/clk_10[5]_i_1/O
                         net (fo=1, routed)           0.000     0.864    keypad1/p_0_in__0[5]
    SLICE_X81Y79         FDRE                                         r  keypad1/clk_10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.861     0.861    keypad1/uart_clk
    SLICE_X81Y79         FDRE                                         r  keypad1/clk_10_reg[5]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X81Y79         FDRE (Hold_fdre_C_D)         0.092     0.696    keypad1/clk_10_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.562     0.562    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X68Y84         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y84         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.119     0.822    uart/inst/upg_inst/s_axi_rdata[7]
    SLICE_X69Y84         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.832     0.832    uart/inst/upg_inst/upg_clk_i
    SLICE_X69Y84         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[7]/C
                         clock pessimism             -0.257     0.575    
    SLICE_X69Y84         FDRE (Hold_fdre_C_D)         0.078     0.653    uart/inst/upg_inst/uart_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    cpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y95     clk_1k1/clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y97     clk_1k1/clk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y97     clk_1k1/clk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y98     clk_1k1/clk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y98     clk_1k1/clk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y98     clk_1k1/clk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y95     clk_1k1/clk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y95     clk_1k1/clk_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y80     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y84     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       39.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.422ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.381ns  (logic 0.828ns (7.275%)  route 10.553ns (92.725%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 53.288 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          4.441     6.519    prgrom/upg_done_o
    SLICE_X75Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.643 f  prgrom/ram_i_83/O
                         net (fo=1, routed)           0.845     7.489    prgrom/ram_i_83_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055     8.668    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.792 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          4.211    13.003    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.332    53.288    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.188    
                         clock uncertainty           -0.231    52.958    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    52.426    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.426    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                 39.422    

Slack (MET) :             39.593ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.411ns  (logic 0.828ns (7.256%)  route 10.583ns (92.744%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 53.490 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          4.441     6.519    prgrom/upg_done_o
    SLICE_X75Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.643 f  prgrom/ram_i_83/O
                         net (fo=1, routed)           0.845     7.489    prgrom/ram_i_83_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055     8.668    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.792 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          4.242    13.034    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y8          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.534    53.490    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.390    
                         clock uncertainty           -0.231    53.159    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    52.627    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.627    
                         arrival time                         -13.034    
  -------------------------------------------------------------------
                         slack                                 39.593    

Slack (MET) :             39.786ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.250ns  (logic 0.828ns (7.360%)  route 10.422ns (92.640%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 53.522 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          4.441     6.519    prgrom/upg_done_o
    SLICE_X75Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.643 f  prgrom/ram_i_83/O
                         net (fo=1, routed)           0.845     7.489    prgrom/ram_i_83_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055     8.668    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.792 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          4.081    12.873    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.566    53.522    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.422    
                         clock uncertainty           -0.231    53.191    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    52.659    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.659    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                 39.786    

Slack (MET) :             39.811ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.315ns  (logic 0.704ns (6.222%)  route 10.611ns (93.778%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 53.522 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          6.042     8.120    prgrom/upg_done_o
    SLICE_X72Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.244 f  prgrom/ram_i_3/O
                         net (fo=8, routed)           2.464    10.708    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X66Y57         LUT2 (Prop_lut2_I0_O)        0.124    10.832 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.105    12.938    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.566    53.522    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.422    
                         clock uncertainty           -0.231    53.191    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.748    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.748    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 39.811    

Slack (MET) :             39.978ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 0.828ns (7.390%)  route 10.376ns (92.610%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 53.667 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          4.441     6.519    prgrom/upg_done_o
    SLICE_X75Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.643 f  prgrom/ram_i_83/O
                         net (fo=1, routed)           0.845     7.489    prgrom/ram_i_83_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055     8.668    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.792 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          4.034    12.826    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.711    53.667    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.567    
                         clock uncertainty           -0.231    53.336    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    52.804    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.804    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 39.978    

Slack (MET) :             40.278ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.614ns  (logic 0.704ns (6.633%)  route 9.910ns (93.367%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 53.288 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          6.042     8.120    prgrom/upg_done_o
    SLICE_X72Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.244 f  prgrom/ram_i_3/O
                         net (fo=8, routed)           2.464    10.708    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X66Y57         LUT2 (Prop_lut2_I0_O)        0.124    10.832 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.404    12.237    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.332    53.288    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.188    
                         clock uncertainty           -0.231    52.958    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.515    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.515    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                 40.278    

Slack (MET) :             40.523ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.043ns  (logic 0.828ns (8.244%)  route 9.215ns (91.756%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 53.052 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          4.441     6.519    prgrom/upg_done_o
    SLICE_X75Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.643 f  prgrom/ram_i_83/O
                         net (fo=1, routed)           0.845     7.489    prgrom/ram_i_83_n_0
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.055     8.668    prgrom/ram_i_49_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.792 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          2.874    11.666    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.096    53.052    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.951    
                         clock uncertainty           -0.231    52.721    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    52.189    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.189    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 40.523    

Slack (MET) :             40.587ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.057ns  (logic 0.704ns (7.000%)  route 9.353ns (93.000%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 53.040 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          6.042     8.120    prgrom/upg_done_o
    SLICE_X72Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.244 f  prgrom/ram_i_3/O
                         net (fo=8, routed)           2.464    10.708    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X66Y57         LUT2 (Prop_lut2_I0_O)        0.124    10.832 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           0.847    11.679    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.083    53.040    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    52.939    
                         clock uncertainty           -0.231    52.709    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.266    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.266    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                 40.587    

Slack (MET) :             40.595ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.597ns  (logic 0.704ns (6.644%)  route 9.893ns (93.356%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 53.588 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          6.042     8.120    prgrom/upg_done_o
    SLICE_X72Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.244 r  prgrom/ram_i_3/O
                         net (fo=8, routed)           2.456    10.700    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X66Y57         LUT2 (Prop_lut2_I0_O)        0.124    10.824 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.395    12.219    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.632    53.588    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.488    
                         clock uncertainty           -0.231    53.257    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    52.814    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.814    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                 40.595    

Slack (MET) :             40.616ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.387ns  (logic 0.580ns (5.584%)  route 9.807ns (94.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 53.522 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.807     1.807    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         1.622     1.622    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          6.209     8.287    prgrom/upg_done_o
    SLICE_X73Y75         LUT4 (Prop_lut4_I2_O)        0.124     8.411 r  prgrom/ram_i_14/O
                         net (fo=15, routed)          3.598    12.009    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    50.000 f  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.680    51.680    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.856    51.856    mem/single_cycle_cpu_clk
    SLICE_X70Y71         LUT4 (Prop_lut4_I3_O)        0.100    51.956 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.566    53.522    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.100    53.422    
                         clock uncertainty           -0.231    53.191    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    52.625    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         52.625    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                 40.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.185ns (7.115%)  route 2.415ns (92.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.757     2.458    prgrom/upg_done_o
    SLICE_X72Y68         LUT3 (Prop_lut3_I1_O)        0.044     2.502 r  prgrom/instmem_i_17/O
                         net (fo=4, routed)           0.658     3.160    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.925     1.984    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.040    
                         clock uncertainty            0.231     2.270    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.316     2.586    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.186ns (7.294%)  route 2.364ns (92.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.273     1.974    ifetch/upg_done_o
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.019 r  ifetch/instmem_i_5/O
                         net (fo=15, routed)          1.091     3.110    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.844     1.903    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.959    
                         clock uncertainty            0.231     2.189    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265     2.454    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.186ns (7.003%)  route 2.470ns (92.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.273     1.974    ifetch/upg_done_o
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.019 r  ifetch/instmem_i_5/O
                         net (fo=15, routed)          1.197     3.216    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.925     1.984    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.040    
                         clock uncertainty            0.231     2.270    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265     2.535    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.186ns (6.987%)  route 2.476ns (93.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.511     2.211    ifetch/upg_done_o
    SLICE_X72Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.256 r  ifetch/instmem_i_12/O
                         net (fo=15, routed)          0.965     3.222    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.925     1.984    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.040    
                         clock uncertainty            0.231     2.270    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.265     2.535    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.186ns (6.906%)  route 2.507ns (93.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.324     2.025    ifetch/upg_done_o
    SLICE_X68Y71         LUT4 (Prop_lut4_I2_O)        0.045     2.070 r  ifetch/instmem_i_8/O
                         net (fo=15, routed)          1.183     3.253    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.925     1.984    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.040    
                         clock uncertainty            0.231     2.270    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.265     2.535    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.186ns (6.788%)  route 2.554ns (93.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.346     2.046    ifetch/upg_done_o
    SLICE_X70Y71         LUT4 (Prop_lut4_I2_O)        0.045     2.091 r  ifetch/instmem_i_6/O
                         net (fo=15, routed)          1.209     3.300    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.947     2.006    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.062    
                         clock uncertainty            0.231     2.292    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.265     2.557    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.186ns (7.282%)  route 2.368ns (92.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.273     1.974    ifetch/upg_done_o
    SLICE_X71Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.019 r  ifetch/instmem_i_5/O
                         net (fo=15, routed)          1.095     3.114    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.751     1.810    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     1.866    
                         clock uncertainty            0.231     2.097    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.265     2.362    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.185ns (6.570%)  route 2.631ns (93.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.757     2.458    prgrom/upg_done_o
    SLICE_X72Y68         LUT3 (Prop_lut3_I1_O)        0.044     2.502 r  prgrom/instmem_i_17/O
                         net (fo=4, routed)           0.873     3.375    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.944     2.003    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.059    
                         clock uncertainty            0.231     2.289    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.316     2.605    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.185ns (6.587%)  route 2.624ns (93.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.873     2.573    prgrom/upg_done_o
    SLICE_X74Y67         LUT3 (Prop_lut3_I1_O)        0.044     2.617 r  prgrom/instmem_i_23/O
                         net (fo=4, routed)           0.751     3.368    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.925     1.984    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.040    
                         clock uncertainty            0.231     2.270    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.312     2.582    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.186ns (6.643%)  route 2.614ns (93.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.622     0.622    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cpuclk/inst/clkout2_buf/O
                         net (fo=193, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y82         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=98, routed)          1.511     2.211    ifetch/upg_done_o
    SLICE_X72Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.256 r  ifetch/instmem_i_12/O
                         net (fo=15, routed)          1.103     3.360    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y14         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  ori_clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.896     0.896    cpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1144, routed)        1.002     1.002    prgrom/single_cycle_cpu_clk
    SLICE_X62Y82         LUT4 (Prop_lut4_I3_O)        0.057     1.059 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.947     2.006    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.056     2.062    
                         clock uncertainty            0.231     2.292    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.265     2.557    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.802    





