// Seed: 298108603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  wand  id_4
    , id_15,
    output tri1  id_5,
    input  wand  id_6,
    input  tri0  id_7,
    output uwire id_8,
    output wor   id_9,
    output uwire id_10,
    output tri0  id_11,
    output tri   id_12,
    input  wor   id_13
);
  assign id_8 = 1'b0 !=? ~id_3;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
