* Renesas RZ/N1 GPIO Interrupt Multiplexer

On Renesas RZ/N1 devices, there are several GPIO Controllers each with a number
of interrupt outputs. All of the interrupts from the GPIO Controllers are passed
to the GPIO Interrupt Multiplexer, which selects a sub-set of the interrupts to
pass onto the system interrupt controller.

A single node in the device tree is used to describe the GPIO IRQ Muxer.

Required properties:
- compatible: SoC-specific compatible string "renesas,<soc-specific>-gpioirqmux"
  followed by "renesas,rzn1-gpioirqmux" as fallback. The SoC-specific compatible
  strings must be one of:
	"renesas,r9a06g032-gpioirqmux" for RZ/N1D
	"renesas,r9a06g033-gpioirqmux" for RZ/N1S
- reg: Base address and size of GPIO IRQ Muxer registers.
- interrupts: List of output interrupts.
- #interrupt-cells: Numder of cells in the input interrupt specifier, must be 1.
- #address-cells: Must be 0.
- interrupt-map-mask: must be 127.
- interrupt-map: Standard property detailing the maps between input irqs and the
  corresponding output irq. This consist of a list of:
	<input-irq-spec phandle-to-interrupt-controller output-irq-spec>
  The input-irq-spec is from 0 to 95, corresponding to the outputs of the GPIO
  Controllers.

Example:

	The following is an example for the RZ/N1D SoC.

	gpioirqmux: interrupt-controller@51000480 {
		compatible = "renesas,r9a06g032-gpioirqmux",
				"renesas,rzn1-gpioirqmux";
		reg = <0x51000480 0x20>;
		interrupts =
			<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;

		#interrupt-cells = <1>;
		#address-cells = <0>;
		interrupt-map-mask = <0x3f>;
		interrupt-map =
			/* gpio2a 24, pin 146: ETH Port 1 IRQ */
			<88 &gic GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
			/* gpio2a 26, pin 148: TouchSCRN_IRQ */
			<90 &gic GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
	};

	gpio2: gpio@5000d000 {
		compatible = "snps,dw-apb-gpio";
		reg = <0x5000d000 0x80>;
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "bus";
		clocks = <&sysctrl R9A06G032_HCLK_GPIO2>;

		gpio2a: gpio@0 {
			compatible = "snps,dw-apb-gpio-port";
			bank-name = "gpio2a";
			gpio-controller;
			#gpio-cells = <2>;
			snps,nr-gpios = <32>;
			reg = <0>;

			interrupt-controller;
			interrupt-parent = <&gpioirqmux>;
			interrupts =  < 64 65 66 67 68 69 70 71
					72 73 74 75 76 77 78 79
					80 81 82 83 84 85 86 87
					88 89 90 91 92 93 94 95 >;
			#interrupt-cells = <2>;
		};
	};
