# Reading pref.tcl
# do Proyecto_Digital_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/20.1/projects/Proyecto_Digital/Recepcion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:05 on Jun 17,2023
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/projects/Proyecto_Digital/Recepcion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity recepcion
# -- Compiling architecture comportamiento of recepcion
# End time: 10:22:05 on Jun 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.recepcion
# vsim work.recepcion 
# Start time: 10:22:11 on Jun 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.recepcion(comportamiento)
add wave -position end  sim:/recepcion/clk
add wave -position end  sim:/recepcion/Rst_n
add wave -position end  sim:/recepcion/bit_palabra
add wave -position end  sim:/recepcion/palabra
force -freeze sim:/recepcion/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/recepcion/Rst_n 1 0
run
force -freeze sim:/recepcion/bit_palabra 1 0
run
run
run
force -freeze sim:/recepcion/bit_palabra 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
# End time: 11:26:29 on Jun 17,2023, Elapsed time: 1:04:18
# Errors: 0, Warnings: 0
