Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 15:52:10 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GenerationGenerator_timing_summary_routed.rpt -rpx GenerationGenerator_timing_summary_routed.rpx
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 178 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.701        0.000                      0                  786        0.106        0.000                      0                  786        9.500        0.000                       0                   474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                12.701        0.000                      0                  786        0.106        0.000                      0                  786        9.500        0.000                       0                   474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.701ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 3.490ns (48.254%)  route 3.743ns (51.746%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.501     7.595    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X26Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[15]_i_2/O
                         net (fo=4, routed)           1.090     8.808    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[15]_i_2_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124     8.932 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[13]_i_1/O
                         net (fo=1, routed)           0.000     8.932    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[13]_i_1_n_0
    SLICE_X24Y64         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.476    21.476    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X24Y64         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[13]/C
                         clock pessimism              0.115    21.591    
                         clock uncertainty           -0.035    21.556    
    SLICE_X24Y64         FDRE (Setup_fdre_C_D)        0.077    21.633    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[13]
  -------------------------------------------------------------------
                         required time                         21.633    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 12.701    

Slack (MET) :             12.758ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 3.490ns (48.924%)  route 3.644ns (51.076%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.268     7.362    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.223     8.709    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.124     8.833 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[49]_i_1/O
                         net (fo=1, routed)           0.000     8.833    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[49]_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.479    21.479    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X35Y66         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[49]/C
                         clock pessimism              0.115    21.594    
                         clock uncertainty           -0.035    21.559    
    SLICE_X35Y66         FDRE (Setup_fdre_C_D)        0.032    21.591    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[49]
  -------------------------------------------------------------------
                         required time                         21.591    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                 12.758    

Slack (MET) :             12.760ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 3.490ns (48.944%)  route 3.641ns (51.056%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 21.479 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.268     7.362    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.220     8.706    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
    SLICE_X35Y66         LUT4 (Prop_lut4_I2_O)        0.124     8.830 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[41]_i_1/O
                         net (fo=1, routed)           0.000     8.830    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[41]_i_1_n_0
    SLICE_X35Y66         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.479    21.479    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X35Y66         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[41]/C
                         clock pessimism              0.115    21.594    
                         clock uncertainty           -0.035    21.559    
    SLICE_X35Y66         FDRE (Setup_fdre_C_D)        0.031    21.590    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[41]
  -------------------------------------------------------------------
                         required time                         21.590    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 12.760    

Slack (MET) :             12.805ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 3.490ns (49.249%)  route 3.596ns (50.751%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.268     7.362    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.176     8.662    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
    SLICE_X33Y65         LUT4 (Prop_lut4_I2_O)        0.124     8.786 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[31]_i_1/O
                         net (fo=1, routed)           0.000     8.786    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[31]_i_1_n_0
    SLICE_X33Y65         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.480    21.480    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X33Y65         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[31]/C
                         clock pessimism              0.115    21.595    
                         clock uncertainty           -0.035    21.560    
    SLICE_X33Y65         FDRE (Setup_fdre_C_D)        0.031    21.591    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[31]
  -------------------------------------------------------------------
                         required time                         21.591    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                 12.805    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 3.490ns (49.985%)  route 3.492ns (50.015%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.268     7.362    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.072     8.558    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
    SLICE_X35Y65         LUT4 (Prop_lut4_I2_O)        0.124     8.682 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[45]_i_1/O
                         net (fo=1, routed)           0.000     8.682    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[45]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.480    21.480    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X35Y65         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[45]/C
                         clock pessimism              0.115    21.595    
                         clock uncertainty           -0.035    21.560    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)        0.029    21.589    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[45]
  -------------------------------------------------------------------
                         required time                         21.589    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.912ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 3.490ns (50.007%)  route 3.489ns (49.993%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.268     7.362    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.069     8.555    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
    SLICE_X35Y65         LUT4 (Prop_lut4_I2_O)        0.124     8.679 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[52]_i_1/O
                         net (fo=1, routed)           0.000     8.679    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[52]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.480    21.480    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X35Y65         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[52]/C
                         clock pessimism              0.115    21.595    
                         clock uncertainty           -0.035    21.560    
    SLICE_X35Y65         FDRE (Setup_fdre_C_D)        0.031    21.591    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[52]
  -------------------------------------------------------------------
                         required time                         21.591    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 12.912    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 3.490ns (49.817%)  route 3.516ns (50.183%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 21.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.268     7.362    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.095     8.581    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
    SLICE_X34Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.705 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[39]_i_1/O
                         net (fo=1, routed)           0.000     8.705    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[39]_i_1_n_0
    SLICE_X34Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.478    21.478    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X34Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[39]/C
                         clock pessimism              0.115    21.593    
                         clock uncertainty           -0.035    21.558    
    SLICE_X34Y67         FDRE (Setup_fdre_C_D)        0.077    21.635    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[39]
  -------------------------------------------------------------------
                         required time                         21.635    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             12.932ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.740ns (53.458%)  route 3.256ns (46.542%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.202     7.295    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.150     7.445 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2/O
                         net (fo=7, routed)           0.903     8.348    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[29]_i_2_n_0
    SLICE_X27Y60         LUT6 (Prop_lut6_I0_O)        0.348     8.696 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[25]_i_1/O
                         net (fo=1, routed)           0.000     8.696    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[25]_i_1_n_0
    SLICE_X27Y60         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.483    21.483    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X27Y60         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[25]/C
                         clock pessimism              0.149    21.632    
                         clock uncertainty           -0.035    21.597    
    SLICE_X27Y60         FDRE (Setup_fdre_C_D)        0.031    21.628    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[25]
  -------------------------------------------------------------------
                         required time                         21.628    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                 12.932    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 3.490ns (50.355%)  route 3.441ns (49.645%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 21.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.268     7.362    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.021     8.506    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.630 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[54]_i_1/O
                         net (fo=1, routed)           0.000     8.630    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[54]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.478    21.478    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X33Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[54]/C
                         clock pessimism              0.115    21.593    
                         clock uncertainty           -0.035    21.558    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.032    21.590    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[54]
  -------------------------------------------------------------------
                         required time                         21.590    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             12.961ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 3.490ns (50.377%)  route 3.438ns (49.623%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 21.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.268     7.362    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X27Y66         LUT5 (Prop_lut5_I3_O)        0.124     7.486 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[63]_i_2/O
                         net (fo=33, routed)          1.018     8.503    grp_GenerationGenerator_generateGeneration_fu_114/child2_V_1_cast_fu_458_p1[31]
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.627 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[37]_i_1/O
                         net (fo=1, routed)           0.000     8.627    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[37]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.478    21.478    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X33Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[37]/C
                         clock pessimism              0.115    21.593    
                         clock uncertainty           -0.035    21.558    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031    21.589    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[37]
  -------------------------------------------------------------------
                         required time                         21.589    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                 12.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.556     0.556    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X33Y60         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[42]/Q
                         net (fo=1, routed)           0.056     0.753    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[42]
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.798 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[42]_i_1/O
                         net (fo=1, routed)           0.000     0.798    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[42]_i_1_n_0
    SLICE_X32Y60         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.825     0.825    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X32Y60         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[42]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.120     0.692    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.555     0.555    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X33Y62         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[43]/Q
                         net (fo=1, routed)           0.056     0.752    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[43]
    SLICE_X32Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[43]_i_1/O
                         net (fo=1, routed)           0.000     0.797    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[43]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.823     0.823    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X32Y62         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[43]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.120     0.690    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            generation_child2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.554     0.554    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X31Y65         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[47]/Q
                         net (fo=2, routed)           0.065     0.760    grp_GenerationGenerator_generateGeneration_fu_114_generation_child2[47]
    SLICE_X30Y65         FDRE                                         r  generation_child2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.822     0.822    clk
    SLICE_X30Y65         FDRE                                         r  generation_child2_reg[47]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.076     0.645    generation_child2_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.557     0.557    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X31Y59         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[8]/Q
                         net (fo=1, routed)           0.080     0.778    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[8]
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.823 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[8]_i_1/O
                         net (fo=1, routed)           0.000     0.823    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[8]_i_1_n_0
    SLICE_X30Y59         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.827     0.827    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X30Y59         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[8]/C
                         clock pessimism             -0.253     0.574    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.121     0.695    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.552     0.552    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X31Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[62]/Q
                         net (fo=1, routed)           0.080     0.773    grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480[62]
    SLICE_X30Y67         LUT4 (Prop_lut4_I0_O)        0.045     0.818 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[62]_i_1/O
                         net (fo=1, routed)           0.000     0.818    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[62]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.820     0.820    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X30Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[62]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.121     0.688    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.551     0.551    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X25Y64         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[18]/Q
                         net (fo=1, routed)           0.080     0.772    grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480[18]
    SLICE_X24Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.817 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[18]_i_1/O
                         net (fo=1, routed)           0.000     0.817    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[18]_i_1_n_0
    SLICE_X24Y64         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.819     0.819    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X24Y64         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[18]/C
                         clock pessimism             -0.253     0.566    
    SLICE_X24Y64         FDRE (Hold_fdre_C_D)         0.121     0.687    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.557     0.557    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X33Y58         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[45]/Q
                         net (fo=1, routed)           0.087     0.785    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[45]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.830 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[45]_i_1/O
                         net (fo=1, routed)           0.000     0.830    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[45]_i_1_n_0
    SLICE_X32Y58         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.827     0.827    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X32Y58         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[45]/C
                         clock pessimism             -0.253     0.574    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.120     0.694    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 GenerationGenerator_randomNumberIndex_V_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.191%)  route 0.238ns (62.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.558     0.558    clk
    SLICE_X26Y54         FDRE                                         r  GenerationGenerator_randomNumberIndex_V_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  GenerationGenerator_randomNumberIndex_V_reg[3]/Q
                         net (fo=4, routed)           0.238     0.937    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ADDRARDADDR[3]
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.870     0.870    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.617    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.800    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.554     0.554    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X31Y63         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[49]/Q
                         net (fo=1, routed)           0.087     0.782    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[49]
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.045     0.827 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[49]_i_1/O
                         net (fo=1, routed)           0.000     0.827    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[49]_i_1_n_0
    SLICE_X30Y63         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.823     0.823    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X30Y63         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[49]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X30Y63         FDRE (Hold_fdre_C_D)         0.120     0.690    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.552     0.552    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X31Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[48]/Q
                         net (fo=1, routed)           0.087     0.780    grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480[48]
    SLICE_X30Y67         LUT4 (Prop_lut4_I0_O)        0.045     0.825 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[48]_i_1/O
                         net (fo=1, routed)           0.000     0.825    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[48]_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.820     0.820    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X30Y67         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[48]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.120     0.687    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y22  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y22  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y59  GenerationGenerator_randomNumberIndex_V_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y59  GenerationGenerator_randomNumberIndex_V_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y59  GenerationGenerator_randomNumberIndex_V_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y54  GenerationGenerator_randomNumberIndex_V_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y54  GenerationGenerator_randomNumberIndex_V_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y55  GenerationGenerator_randomNumberIndex_V_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y55  GenerationGenerator_randomNumberIndex_V_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y55  GenerationGenerator_randomNumberIndex_V_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y64  generatingDone_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y64  generation_child1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y62  generation_child1_reg[55]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y63  generation_child1_reg[56]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y63  generation_child1_reg[57]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y64  generation_child1_reg[59]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y62  generation_child1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y62  generation_child1_reg[63]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y64  generation_child1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y62  generation_child1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y68  generation_child2_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y68  generation_child2_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y69  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y69  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y68  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_480_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y68  generation_child2_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y68  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y68  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y68  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y59  GenerationGenerator_randomNumberIndex_V_reg[21]/C



