<def f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='195' ll='204'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='206'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='358' c='_ZN4llvm12IRTranslator15emitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityENS_8RegisterERNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1055' c='_ZN4llvm12IRTranslator15emitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityENS_8RegisterERNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1123' c='_ZN4llvm12IRTranslator20lowerBitTestWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterator16708573'/>
<size>32</size>
<mbr r='llvm::SwitchCG::BitTestCase::Mask' o='0' t='uint64_t'/>
<mbr r='llvm::SwitchCG::BitTestCase::ThisBB' o='64' t='llvm::MachineBasicBlock *'/>
<mbr r='llvm::SwitchCG::BitTestCase::TargetBB' o='128' t='llvm::MachineBasicBlock *'/>
<mbr r='llvm::SwitchCG::BitTestCase::ExtraProb' o='192' t='llvm::BranchProbability'/>
<fun r='_ZN4llvm8SwitchCG11BitTestCaseC1EmPNS_17MachineBasicBlockES3_NS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h' l='668' c='_ZN4llvm19SelectionDAGBuilder16visitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityEjRNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2720' c='_ZN4llvm19SelectionDAGBuilder16visitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityEjRNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10443' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<size>32</size>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='452' c='_ZN4llvm8SwitchCG14SwitchLowering13buildBitTestsERSt6vectorINS0_11CaseClusterESaIS3_EEjjPKNS_10SwitchInstERS3_'/>
<size>32</size>
