// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Pool_HH_
#define _Pool_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Pool_fadd_32ns_32ns_32_1_full_dsp.h"
#include "Pool_fdiv_32ns_32ns_32_2.h"
#include "Pool_sitofp_32ns_32_1.h"
#include "Pool_fcmp_32ns_32ns_1_1.h"
#include "Pool_udiv_16ns_8ns_16_20_seq.h"
#include "Pool_mul_mul_16ns_16ns_32_1.h"
#include "Pool_mul_mul_8ns_16s_16_1.h"
#include "Pool_mac_muladd_16s_16ns_48ns_48_1.h"
#include "Pool_mul_mul_16s_8ns_16_1.h"
#include "Pool_mac_muladd_16ns_16ns_16ns_32_1.h"
#include "Pool_AXILiteS_s_axi.h"
#include "Pool_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct Pool : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<5> > ap_var_for_const8;


    // Module declarations
    Pool(sc_module_name name);
    SC_HAS_PROCESS(Pool);

    ~Pool();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Pool_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* Pool_AXILiteS_s_axi_U;
    Pool_gmem_m_axi<32,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* Pool_gmem_m_axi_U;
    Pool_fadd_32ns_32ns_32_1_full_dsp<1,1,32,32,32>* Pool_fadd_32ns_32ns_32_1_full_dsp_U0;
    Pool_fdiv_32ns_32ns_32_2<1,2,32,32,32>* Pool_fdiv_32ns_32ns_32_2_U1;
    Pool_sitofp_32ns_32_1<1,1,32,32>* Pool_sitofp_32ns_32_1_U2;
    Pool_fcmp_32ns_32ns_1_1<1,1,32,32,1>* Pool_fcmp_32ns_32ns_1_1_U3;
    Pool_udiv_16ns_8ns_16_20_seq<1,20,16,8,16>* Pool_udiv_16ns_8ns_16_20_seq_U4;
    Pool_udiv_16ns_8ns_16_20_seq<1,20,16,8,16>* Pool_udiv_16ns_8ns_16_20_seq_U5;
    Pool_mul_mul_16ns_16ns_32_1<1,1,16,16,32>* Pool_mul_mul_16ns_16ns_32_1_U6;
    Pool_mul_mul_8ns_16s_16_1<1,1,8,16,16>* Pool_mul_mul_8ns_16s_16_1_U7;
    Pool_mul_mul_8ns_16s_16_1<1,1,8,16,16>* Pool_mul_mul_8ns_16s_16_1_U8;
    Pool_mul_mul_16ns_16ns_32_1<1,1,16,16,32>* Pool_mul_mul_16ns_16ns_32_1_U9;
    Pool_mul_mul_16ns_16ns_32_1<1,1,16,16,32>* Pool_mul_mul_16ns_16ns_32_1_U10;
    Pool_mac_muladd_16s_16ns_48ns_48_1<1,1,16,16,48,48>* Pool_mac_muladd_16s_16ns_48ns_48_1_U11;
    Pool_mac_muladd_16s_16ns_48ns_48_1<1,1,16,16,48,48>* Pool_mac_muladd_16s_16ns_48ns_48_1_U12;
    Pool_mul_mul_16s_8ns_16_1<1,1,16,8,16>* Pool_mul_mul_16s_8ns_16_1_U13;
    Pool_mac_muladd_16ns_16ns_16ns_32_1<1,1,16,16,16,32>* Pool_mac_muladd_16ns_16ns_16ns_32_1_U14;
    Pool_mac_muladd_16s_16ns_48ns_48_1<1,1,16,16,48,48>* Pool_mac_muladd_16s_16ns_48ns_48_1_U15;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_49;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > CHin_V;
    sc_signal< sc_lv<16> > Hin_V;
    sc_signal< sc_lv<16> > Win_V;
    sc_signal< sc_lv<8> > Kx_V;
    sc_signal< sc_lv<8> > Ky_V;
    sc_signal< sc_lv<2> > mode_V;
    sc_signal< sc_lv<32> > feature_in;
    sc_signal< sc_lv<32> > feature_out;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_22;
    sc_signal< bool > ap_sig_121;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1253;
    sc_signal< sc_lv<2> > mode_V_read_reg_1045;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1253_pp0_iter7;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_sig_cseq_ST_st35_fsm_25;
    sc_signal< bool > ap_sig_179;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_sig_cseq_ST_st36_fsm_26;
    sc_signal< bool > ap_sig_187;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_sig_cseq_ST_st41_fsm_31;
    sc_signal< bool > ap_sig_195;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<16> > indvar_flatten_reg_250;
    sc_signal< sc_lv<8> > i_op_assign_2_reg_261;
    sc_signal< sc_lv<8> > i_op_assign_3_reg_272;
    sc_signal< sc_lv<32> > sum_3_reg_283;
    sc_signal< sc_lv<32> > reg_340;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_ARREADY;
    sc_signal< bool > ap_sig_336;
    sc_signal< sc_lv<8> > Kx_V_read_reg_1051;
    sc_signal< sc_lv<16> > Win_V_read_reg_1056;
    sc_signal< sc_lv<16> > CHin_V_read_reg_1067;
    sc_signal< sc_lv<30> > tmp_1_reg_1073;
    sc_signal< sc_lv<30> > tmp_7_reg_1078;
    sc_signal< sc_lv<16> > lhs_V_fu_366_p1;
    sc_signal< sc_lv<16> > lhs_V_reg_1083;
    sc_signal< sc_lv<16> > rhs_V_fu_376_p1;
    sc_signal< sc_lv<16> > rhs_V_reg_1090;
    sc_signal< sc_lv<49> > tmp_7_cast_fu_386_p1;
    sc_signal< sc_lv<49> > tmp_7_cast_reg_1098;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_19;
    sc_signal< bool > ap_sig_373;
    sc_signal< sc_logic > grp_fu_370_ap_done;
    sc_signal< sc_logic > grp_fu_380_ap_done;
    sc_signal< sc_lv<48> > tmp_32_cast_fu_389_p1;
    sc_signal< sc_lv<48> > tmp_32_cast_reg_1103;
    sc_signal< sc_lv<16> > grp_fu_370_p2;
    sc_signal< sc_lv<16> > r_V_14_reg_1110;
    sc_signal< sc_lv<32> > rhs_V_1_cast_fu_392_p1;
    sc_signal< sc_lv<32> > rhs_V_1_cast_reg_1115;
    sc_signal< sc_lv<32> > rhs_V_1_fu_396_p1;
    sc_signal< sc_lv<32> > rhs_V_1_reg_1121;
    sc_signal< sc_lv<1> > tmp_6_fu_399_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_1130;
    sc_signal< sc_lv<48> > rhs_V_2_fu_404_p1;
    sc_signal< sc_lv<48> > rhs_V_2_reg_1134;
    sc_signal< sc_lv<16> > r_V_15_fu_407_p2;
    sc_signal< sc_lv<16> > r_V_15_reg_1139;
    sc_signal< sc_lv<32> > tmp_s_fu_332_p1;
    sc_signal< sc_lv<32> > tmp_s_reg_1144;
    sc_signal< sc_lv<48> > rhs_V_2_cast_fu_416_p1;
    sc_signal< sc_lv<48> > rhs_V_2_cast_reg_1149;
    sc_signal< sc_lv<32> > p_sum_fu_438_p3;
    sc_signal< sc_lv<32> > p_sum_reg_1155;
    sc_signal< sc_lv<32> > bound4_fu_979_p2;
    sc_signal< sc_lv<32> > bound4_reg_1160;
    sc_signal< sc_lv<48> > bound_fu_453_p2;
    sc_signal< sc_lv<48> > bound_reg_1165;
    sc_signal< sc_lv<1> > exitcond_mid_fu_459_p2;
    sc_signal< sc_lv<1> > exitcond_mid_reg_1170;
    sc_signal< sc_lv<48> > r_V_1_fu_472_p2;
    sc_signal< sc_lv<48> > r_V_1_reg_1175;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_20;
    sc_signal< bool > ap_sig_415;
    sc_signal< sc_lv<48> > indvar_flatten_next1_fu_482_p2;
    sc_signal< sc_lv<48> > indvar_flatten_next1_reg_1183;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_488_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_1188;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_477_p2;
    sc_signal< sc_lv<1> > exitcond_mid1_fu_498_p3;
    sc_signal< sc_lv<1> > exitcond_mid1_reg_1198;
    sc_signal< sc_lv<16> > i_op_assign_17_cast6_mid2_v_fu_518_p3;
    sc_signal< sc_lv<16> > i_op_assign_17_cast6_mid2_v_reg_1206;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_21;
    sc_signal< bool > ap_sig_433;
    sc_signal< sc_lv<32> > i_op_assign_17_cast6_mid2_fu_525_p1;
    sc_signal< sc_lv<32> > i_op_assign_17_cast6_mid2_reg_1211;
    sc_signal< sc_lv<48> > rhs_V_7_cast_mid2_fu_529_p1;
    sc_signal< sc_lv<48> > rhs_V_7_cast_mid2_reg_1216;
    sc_signal< sc_lv<16> > i_op_assign_13_mid2_fu_555_p3;
    sc_signal< sc_lv<16> > i_op_assign_13_mid2_reg_1223;
    sc_signal< sc_lv<16> > tmp_1_mid2_fu_570_p3;
    sc_signal< sc_lv<16> > tmp_1_mid2_reg_1228;
    sc_signal< sc_lv<48> > r_V_1_mid2_fu_581_p3;
    sc_signal< sc_lv<48> > r_V_1_mid2_reg_1233;
    sc_signal< sc_lv<16> > i_op_assign_11_mid2_fu_588_p3;
    sc_signal< sc_lv<16> > i_op_assign_11_mid2_reg_1238;
    sc_signal< sc_lv<32> > i_op_assign_15_cast4_fu_595_p1;
    sc_signal< sc_lv<32> > i_op_assign_15_cast4_reg_1243;
    sc_signal< sc_lv<16> > tmp_5_fu_986_p2;
    sc_signal< sc_lv<16> > tmp_5_reg_1248;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_599_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1253_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1253_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1253_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1253_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1253_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1253_pp0_iter6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_1253_pp0_iter8;
    sc_signal< sc_lv<16> > indvar_flatten_next_fu_604_p2;
    sc_signal< sc_lv<8> > r_V_4_mid2_v_v_v_v_v_v_fu_629_p3;
    sc_signal< sc_lv<8> > r_V_4_mid2_v_v_v_v_v_v_reg_1262;
    sc_signal< sc_lv<32> > gmem_addr_3_reg_1267;
    sc_signal< sc_lv<32> > gmem_addr_2_reg_1273;
    sc_signal< sc_lv<32> > gmem_addr_1_reg_1279;
    sc_signal< sc_lv<8> > jj_fu_742_p2;
    sc_signal< sc_lv<32> > grp_fu_327_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st34_fsm_24;
    sc_signal< bool > ap_sig_514;
    sc_signal< sc_lv<32> > gmem_addr_reg_1295;
    sc_signal< sc_lv<16> > j_fu_961_p2;
    sc_signal< sc_lv<16> > j_reg_1300;
    sc_signal< sc_lv<32> > indvar_flatten_next7_fu_972_p3;
    sc_signal< sc_lv<32> > indvar_flatten_next7_reg_1305;
    sc_signal< sc_lv<48> > indvar_flatten1_reg_191;
    sc_signal< sc_lv<16> > op_assign_8_reg_202;
    sc_signal< sc_lv<32> > indvar_flatten6_reg_214;
    sc_signal< sc_lv<16> > i_op_assign_s_reg_226;
    sc_signal< sc_lv<16> > i_op_assign_1_reg_238;
    sc_signal< sc_lv<8> > i_op_assign_2_phi_fu_265_p4;
    sc_signal< sc_lv<32> > sum_4_phi_fu_297_p8;
    sc_signal< sc_lv<32> > sum_2_fu_321_p2;
    sc_signal< sc_lv<32> > ap_reg_phiprechg_sum_4_reg_293pp0_it9;
    sc_signal< sc_lv<32> > feature_in_load_1_sum_3_fu_925_p3;
    sc_signal< sc_lv<32> > sum_3_feature_in_load_2_fu_832_p3;
    sc_signal< sc_lv<32> > sum_5_reg_309;
    sc_signal< sc_logic > ap_sig_cseq_ST_st33_fsm_23;
    sc_signal< bool > ap_sig_579;
    sc_signal< sc_lv<64> > feature_in2_sum_cast_fu_686_p1;
    sc_signal< sc_lv<64> > feature_in2_sum5_cast_fu_709_p1;
    sc_signal< sc_lv<64> > feature_in2_sum6_cast_fu_732_p1;
    sc_signal< sc_lv<64> > feature_out4_sum_cast_fu_951_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_WREADY;
    sc_signal< sc_lv<32> > tmp_s_fu_332_p0;
    sc_signal< sc_lv<8> > grp_fu_370_p1;
    sc_signal< sc_lv<8> > grp_fu_380_p1;
    sc_signal< sc_lv<8> > r_V_15_fu_407_p0;
    sc_signal< sc_lv<8> > r_V_15_fu_407_p1;
    sc_signal< sc_lv<1> > tmp_9_fu_419_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_432_p2;
    sc_signal< sc_lv<32> > sum_fu_424_p3;
    sc_signal< sc_lv<16> > grp_fu_380_p2;
    sc_signal< sc_lv<32> > bound_fu_453_p0;
    sc_signal< sc_lv<16> > bound_fu_453_p1;
    sc_signal< sc_lv<32> > r_V_fu_1003_p2;
    sc_signal< sc_lv<32> > r_V_1_fu_472_p0;
    sc_signal< sc_lv<16> > r_V_1_fu_472_p1;
    sc_signal< sc_lv<1> > exitcond_fu_493_p2;
    sc_signal< sc_lv<16> > c_fu_512_p2;
    sc_signal< sc_lv<16> > tmp_11_fu_1025_p2;
    sc_signal< sc_lv<16> > i_op_assign_11_mid_fu_505_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_551_p2;
    sc_signal< sc_lv<16> > i_fu_545_p2;
    sc_signal< sc_lv<32> > r_V_mid1_fu_997_p2;
    sc_signal< sc_lv<16> > tmp_1_mid1_fu_991_p2;
    sc_signal< sc_lv<16> > tmp_1_mid_fu_533_p3;
    sc_signal< sc_lv<16> > r_V_1_mid1_fu_576_p0;
    sc_signal< sc_lv<32> > r_V_1_mid1_fu_576_p1;
    sc_signal< sc_lv<48> > r_V_1_mid1_fu_576_p2;
    sc_signal< sc_lv<48> > r_V_1_mid_fu_539_p3;
    sc_signal< sc_lv<1> > exitcond1_fu_610_p2;
    sc_signal< sc_lv<8> > ii7_fu_623_p2;
    sc_signal< sc_lv<16> > r_V_4_mid2_v_v_v_v_v_fu_637_p1;
    sc_signal< sc_lv<16> > r_V_4_mid2_v_v_v_v_fu_641_p2;
    sc_signal< sc_lv<16> > r_V_4_mid2_v_v_fu_650_p0;
    sc_signal< sc_lv<16> > r_V_4_mid2_v_v_fu_650_p1;
    sc_signal< sc_lv<32> > r_V_4_mid2_v_v_fu_650_p2;
    sc_signal< sc_lv<32> > r_V_4_mid2_fu_659_p0;
    sc_signal< sc_lv<16> > r_V_4_mid2_fu_659_p1;
    sc_signal< sc_lv<8> > i_op_assign_14_mid2_fu_615_p3;
    sc_signal< sc_lv<16> > tmp_10_fu_664_p1;
    sc_signal< sc_lv<16> > w_V_fu_668_p2;
    sc_signal< sc_lv<48> > grp_fu_1037_p3;
    sc_signal< sc_lv<48> > r_V_13_fu_677_p2;
    sc_signal< sc_lv<48> > feature_in2_sum_fu_681_p2;
    sc_signal< sc_lv<48> > grp_fu_1009_p3;
    sc_signal< sc_lv<48> > r_V_10_fu_700_p2;
    sc_signal< sc_lv<48> > feature_in2_sum5_fu_704_p2;
    sc_signal< sc_lv<48> > grp_fu_1017_p3;
    sc_signal< sc_lv<48> > r_V_7_fu_723_p2;
    sc_signal< sc_lv<48> > feature_in2_sum6_fu_727_p2;
    sc_signal< sc_lv<32> > sum_3_to_int7_fu_748_p1;
    sc_signal< sc_lv<32> > feature_in_load_2_to_int_fu_766_p1;
    sc_signal< sc_lv<8> > tmp_22_fu_752_p4;
    sc_signal< sc_lv<23> > tmp_23_fu_762_p1;
    sc_signal< sc_lv<1> > notrhs_fu_790_p2;
    sc_signal< sc_lv<1> > notlhs_fu_784_p2;
    sc_signal< sc_lv<8> > tmp_24_fu_770_p4;
    sc_signal< sc_lv<23> > tmp_25_fu_780_p1;
    sc_signal< sc_lv<1> > notrhs9_fu_808_p2;
    sc_signal< sc_lv<1> > notlhs8_fu_802_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_796_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_814_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_820_p2;
    sc_signal< sc_lv<1> > grp_fu_335_p2;
    sc_signal< sc_lv<1> > tmp_30_fu_826_p2;
    sc_signal< sc_lv<32> > sum_3_to_int_fu_841_p1;
    sc_signal< sc_lv<32> > feature_in_load_1_to_int_fu_859_p1;
    sc_signal< sc_lv<8> > tmp_13_fu_845_p4;
    sc_signal< sc_lv<23> > tmp_14_fu_855_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_883_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_877_p2;
    sc_signal< sc_lv<8> > tmp_15_fu_863_p4;
    sc_signal< sc_lv<23> > tmp_16_fu_873_p1;
    sc_signal< sc_lv<1> > notrhs2_fu_901_p2;
    sc_signal< sc_lv<1> > notlhs2_fu_895_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_889_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_907_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_913_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_919_p2;
    sc_signal< sc_lv<32> > grp_fu_1031_p3;
    sc_signal< sc_lv<48> > tmp1_cast_fu_934_p1;
    sc_signal< sc_lv<48> > tmp_8_fu_937_p2;
    sc_signal< sc_lv<49> > tmp_17_cast_cast_fu_942_p1;
    sc_signal< sc_lv<49> > feature_out4_sum_fu_946_p2;
    sc_signal< sc_lv<32> > indvar_flatten6_op_fu_966_p2;
    sc_signal< sc_lv<16> > bound4_fu_979_p0;
    sc_signal< sc_lv<16> > bound4_fu_979_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_986_p0;
    sc_signal< sc_lv<8> > tmp_1_mid1_fu_991_p0;
    sc_signal< sc_lv<16> > r_V_mid1_fu_997_p0;
    sc_signal< sc_lv<16> > r_V_mid1_fu_997_p1;
    sc_signal< sc_lv<16> > r_V_fu_1003_p0;
    sc_signal< sc_lv<16> > r_V_fu_1003_p1;
    sc_signal< sc_lv<16> > grp_fu_1009_p1;
    sc_signal< sc_lv<48> > r_V_4_mid2_fu_659_p2;
    sc_signal< sc_lv<16> > grp_fu_1017_p1;
    sc_signal< sc_lv<8> > tmp_11_fu_1025_p1;
    sc_signal< sc_lv<16> > grp_fu_1031_p0;
    sc_signal< sc_lv<16> > grp_fu_1031_p1;
    sc_signal< sc_lv<16> > grp_fu_1031_p2;
    sc_signal< sc_lv<16> > grp_fu_1037_p1;
    sc_signal< sc_logic > grp_fu_370_ap_start;
    sc_signal< sc_logic > grp_fu_380_ap_start;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    sc_signal< sc_lv<32> > bound4_fu_979_p00;
    sc_signal< sc_lv<32> > bound4_fu_979_p10;
    sc_signal< sc_lv<48> > bound_fu_453_p00;
    sc_signal< sc_lv<48> > bound_fu_453_p10;
    sc_signal< sc_lv<16> > grp_fu_370_p10;
    sc_signal< sc_lv<16> > grp_fu_380_p10;
    sc_signal< sc_lv<48> > r_V_1_fu_472_p00;
    sc_signal< sc_lv<48> > r_V_1_mid1_fu_576_p10;
    sc_signal< sc_lv<32> > r_V_fu_1003_p00;
    sc_signal< sc_lv<32> > r_V_mid1_fu_997_p10;
    sc_signal< bool > ap_sig_1217;
    sc_signal< bool > ap_sig_1219;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_st1_fsm_0;
    static const sc_lv<32> ap_ST_st2_fsm_1;
    static const sc_lv<32> ap_ST_st3_fsm_2;
    static const sc_lv<32> ap_ST_st4_fsm_3;
    static const sc_lv<32> ap_ST_st5_fsm_4;
    static const sc_lv<32> ap_ST_st6_fsm_5;
    static const sc_lv<32> ap_ST_st7_fsm_6;
    static const sc_lv<32> ap_ST_st8_fsm_7;
    static const sc_lv<32> ap_ST_st9_fsm_8;
    static const sc_lv<32> ap_ST_st10_fsm_9;
    static const sc_lv<32> ap_ST_st11_fsm_10;
    static const sc_lv<32> ap_ST_st12_fsm_11;
    static const sc_lv<32> ap_ST_st13_fsm_12;
    static const sc_lv<32> ap_ST_st14_fsm_13;
    static const sc_lv<32> ap_ST_st15_fsm_14;
    static const sc_lv<32> ap_ST_st16_fsm_15;
    static const sc_lv<32> ap_ST_st17_fsm_16;
    static const sc_lv<32> ap_ST_st18_fsm_17;
    static const sc_lv<32> ap_ST_st19_fsm_18;
    static const sc_lv<32> ap_ST_st20_fsm_19;
    static const sc_lv<32> ap_ST_st21_fsm_20;
    static const sc_lv<32> ap_ST_st22_fsm_21;
    static const sc_lv<32> ap_ST_pp0_stg0_fsm_22;
    static const sc_lv<32> ap_ST_st33_fsm_23;
    static const sc_lv<32> ap_ST_st34_fsm_24;
    static const sc_lv<32> ap_ST_st35_fsm_25;
    static const sc_lv<32> ap_ST_st36_fsm_26;
    static const sc_lv<32> ap_ST_st37_fsm_27;
    static const sc_lv<32> ap_ST_st38_fsm_28;
    static const sc_lv<32> ap_ST_st39_fsm_29;
    static const sc_lv<32> ap_ST_st40_fsm_30;
    static const sc_lv<32> ap_ST_st41_fsm_31;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<48> ap_const_lv48_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5BB1A2BC;
    static const sc_lv<32> ap_const_lv32_DBB1A2BC;
    static const sc_lv<48> ap_const_lv48_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_sum_4_reg_293pp0_it9();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_121();
    void thread_ap_sig_1217();
    void thread_ap_sig_1219();
    void thread_ap_sig_179();
    void thread_ap_sig_187();
    void thread_ap_sig_195();
    void thread_ap_sig_336();
    void thread_ap_sig_373();
    void thread_ap_sig_415();
    void thread_ap_sig_433();
    void thread_ap_sig_49();
    void thread_ap_sig_514();
    void thread_ap_sig_579();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_22();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_19();
    void thread_ap_sig_cseq_ST_st21_fsm_20();
    void thread_ap_sig_cseq_ST_st22_fsm_21();
    void thread_ap_sig_cseq_ST_st33_fsm_23();
    void thread_ap_sig_cseq_ST_st34_fsm_24();
    void thread_ap_sig_cseq_ST_st35_fsm_25();
    void thread_ap_sig_cseq_ST_st36_fsm_26();
    void thread_ap_sig_cseq_ST_st41_fsm_31();
    void thread_ap_sig_ioackin_gmem_ARREADY();
    void thread_ap_sig_ioackin_gmem_AWREADY();
    void thread_ap_sig_ioackin_gmem_WREADY();
    void thread_bound4_fu_979_p0();
    void thread_bound4_fu_979_p00();
    void thread_bound4_fu_979_p1();
    void thread_bound4_fu_979_p10();
    void thread_bound_fu_453_p0();
    void thread_bound_fu_453_p00();
    void thread_bound_fu_453_p1();
    void thread_bound_fu_453_p10();
    void thread_bound_fu_453_p2();
    void thread_c_fu_512_p2();
    void thread_exitcond1_fu_610_p2();
    void thread_exitcond_flatten1_fu_477_p2();
    void thread_exitcond_flatten2_fu_488_p2();
    void thread_exitcond_flatten_fu_599_p2();
    void thread_exitcond_fu_493_p2();
    void thread_exitcond_mid1_fu_498_p3();
    void thread_exitcond_mid_fu_459_p2();
    void thread_feature_in2_sum5_cast_fu_709_p1();
    void thread_feature_in2_sum5_fu_704_p2();
    void thread_feature_in2_sum6_cast_fu_732_p1();
    void thread_feature_in2_sum6_fu_727_p2();
    void thread_feature_in2_sum_cast_fu_686_p1();
    void thread_feature_in2_sum_fu_681_p2();
    void thread_feature_in_load_1_sum_3_fu_925_p3();
    void thread_feature_in_load_1_to_int_fu_859_p1();
    void thread_feature_in_load_2_to_int_fu_766_p1();
    void thread_feature_out4_sum_cast_fu_951_p1();
    void thread_feature_out4_sum_fu_946_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_fu_1009_p1();
    void thread_grp_fu_1017_p1();
    void thread_grp_fu_1031_p0();
    void thread_grp_fu_1031_p1();
    void thread_grp_fu_1031_p2();
    void thread_grp_fu_1037_p1();
    void thread_grp_fu_370_ap_start();
    void thread_grp_fu_370_p1();
    void thread_grp_fu_370_p10();
    void thread_grp_fu_380_ap_start();
    void thread_grp_fu_380_p1();
    void thread_grp_fu_380_p10();
    void thread_i_fu_545_p2();
    void thread_i_op_assign_11_mid2_fu_588_p3();
    void thread_i_op_assign_11_mid_fu_505_p3();
    void thread_i_op_assign_13_mid2_fu_555_p3();
    void thread_i_op_assign_14_mid2_fu_615_p3();
    void thread_i_op_assign_15_cast4_fu_595_p1();
    void thread_i_op_assign_17_cast6_mid2_fu_525_p1();
    void thread_i_op_assign_17_cast6_mid2_v_fu_518_p3();
    void thread_i_op_assign_2_phi_fu_265_p4();
    void thread_ii7_fu_623_p2();
    void thread_indvar_flatten6_op_fu_966_p2();
    void thread_indvar_flatten_next1_fu_482_p2();
    void thread_indvar_flatten_next7_fu_972_p3();
    void thread_indvar_flatten_next_fu_604_p2();
    void thread_j_fu_961_p2();
    void thread_jj_fu_742_p2();
    void thread_lhs_V_fu_366_p1();
    void thread_notlhs1_fu_877_p2();
    void thread_notlhs2_fu_895_p2();
    void thread_notlhs8_fu_802_p2();
    void thread_notlhs_fu_784_p2();
    void thread_notrhs1_fu_883_p2();
    void thread_notrhs2_fu_901_p2();
    void thread_notrhs9_fu_808_p2();
    void thread_notrhs_fu_790_p2();
    void thread_p_sum_fu_438_p3();
    void thread_r_V_10_fu_700_p2();
    void thread_r_V_13_fu_677_p2();
    void thread_r_V_15_fu_407_p0();
    void thread_r_V_15_fu_407_p1();
    void thread_r_V_15_fu_407_p2();
    void thread_r_V_1_fu_472_p0();
    void thread_r_V_1_fu_472_p00();
    void thread_r_V_1_fu_472_p1();
    void thread_r_V_1_fu_472_p2();
    void thread_r_V_1_mid1_fu_576_p0();
    void thread_r_V_1_mid1_fu_576_p1();
    void thread_r_V_1_mid1_fu_576_p10();
    void thread_r_V_1_mid1_fu_576_p2();
    void thread_r_V_1_mid2_fu_581_p3();
    void thread_r_V_1_mid_fu_539_p3();
    void thread_r_V_4_mid2_fu_659_p0();
    void thread_r_V_4_mid2_fu_659_p1();
    void thread_r_V_4_mid2_fu_659_p2();
    void thread_r_V_4_mid2_v_v_fu_650_p0();
    void thread_r_V_4_mid2_v_v_fu_650_p1();
    void thread_r_V_4_mid2_v_v_fu_650_p2();
    void thread_r_V_4_mid2_v_v_v_v_fu_641_p2();
    void thread_r_V_4_mid2_v_v_v_v_v_fu_637_p1();
    void thread_r_V_4_mid2_v_v_v_v_v_v_fu_629_p3();
    void thread_r_V_7_fu_723_p2();
    void thread_r_V_fu_1003_p0();
    void thread_r_V_fu_1003_p00();
    void thread_r_V_fu_1003_p1();
    void thread_r_V_mid1_fu_997_p0();
    void thread_r_V_mid1_fu_997_p1();
    void thread_r_V_mid1_fu_997_p10();
    void thread_rhs_V_1_cast_fu_392_p1();
    void thread_rhs_V_1_fu_396_p1();
    void thread_rhs_V_2_cast_fu_416_p1();
    void thread_rhs_V_2_fu_404_p1();
    void thread_rhs_V_7_cast_mid2_fu_529_p1();
    void thread_rhs_V_fu_376_p1();
    void thread_sum_3_feature_in_load_2_fu_832_p3();
    void thread_sum_3_to_int7_fu_748_p1();
    void thread_sum_3_to_int_fu_841_p1();
    void thread_sum_4_phi_fu_297_p8();
    void thread_sum_fu_424_p3();
    void thread_tmp1_cast_fu_934_p1();
    void thread_tmp_10_fu_664_p1();
    void thread_tmp_11_fu_1025_p1();
    void thread_tmp_12_fu_551_p2();
    void thread_tmp_13_fu_845_p4();
    void thread_tmp_14_fu_855_p1();
    void thread_tmp_15_fu_863_p4();
    void thread_tmp_16_fu_873_p1();
    void thread_tmp_17_cast_cast_fu_942_p1();
    void thread_tmp_17_fu_889_p2();
    void thread_tmp_18_fu_907_p2();
    void thread_tmp_19_fu_913_p2();
    void thread_tmp_1_mid1_fu_991_p0();
    void thread_tmp_1_mid2_fu_570_p3();
    void thread_tmp_1_mid_fu_533_p3();
    void thread_tmp_21_fu_919_p2();
    void thread_tmp_22_fu_752_p4();
    void thread_tmp_23_fu_762_p1();
    void thread_tmp_24_fu_770_p4();
    void thread_tmp_25_fu_780_p1();
    void thread_tmp_26_fu_796_p2();
    void thread_tmp_27_fu_814_p2();
    void thread_tmp_28_fu_820_p2();
    void thread_tmp_2_fu_432_p2();
    void thread_tmp_30_fu_826_p2();
    void thread_tmp_32_cast_fu_389_p1();
    void thread_tmp_5_fu_986_p0();
    void thread_tmp_6_fu_399_p2();
    void thread_tmp_7_cast_fu_386_p1();
    void thread_tmp_8_fu_937_p2();
    void thread_tmp_9_fu_419_p2();
    void thread_tmp_s_fu_332_p0();
    void thread_w_V_fu_668_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
