--debug "typical" --relax -L "xil_defaultlib" -L "unisims_ver" -L "unimacro_ver" -L "secureip" --snapshot "top_tb_behav" --prj "C:/Users/Elitebook/Desktop/code/FPGA/RISC_V/Processor/Processor.sim/sim_1/behav/top_tb.prj" "xil_defaultlib.top_tb" "xil_defaultlib.glbl" 
