# Hi, I'm Bhavana ðŸ‘‹

ðŸŽ“ **B.Tech Final Year Student**  
ðŸŽ¯ **Aspiring Physical Design Engineer | VLSI Enthusiast**

---

## ðŸ§  About Me

I'm passionate about **VLSI Design**, especially in the **backend/Physical Design domain**. I am actively upskilling in areas like Physical Design flow, Verilog, and STA, while also exploring embedded systems and working on full-stack development projects to strengthen my technical foundation.

---

## ðŸ’¡ VLSI & Embedded Systems Skills

- ðŸ–¥ï¸ **HDL**: Verilog (RTL Design, Testbenches)
- ðŸ§® **Digital Design**: FSMs, Timing Analysis, CMOS Logic
- ðŸ”§ **Physical Design**: Floorplanning, Placement, CTS, Routing, DRC/LVS, STA
- ðŸ§° **Tools Familiarity**: Cadence Innovus, Synopsys Design Compiler (academic exposure)
- ðŸ•’ **Timing Concepts**: Setup/Hold Time, Slack, Clock Skew, STA flow
- ðŸ› ï¸ **Embedded Systems**: Microcontrollers (8051, 8085), Memory, Interrupts, ADC, UART, GPIO
- ðŸ§‘â€ðŸ’» **Programming**: C, Shell scripting (basics)
- ðŸ§© **Soft Skills**: Analytical thinking, problem-solving, time management

---

## ðŸ”¨ Projects

- **RTL to GDSII Flow Practice** â€“ Implemented a simplified PD flow using academic tools and open-source examples.
- **Verilog Modules** â€“ Designed multiplexers, ALUs, FSMs, and sequential logic components.
- **Embedded Projects** â€“ Interfaced sensors and peripherals with 8051/Arduino.
- **Frontend & Backend Projects** â€“ Built simple apps to strengthen development skills.


---

## ðŸ“ˆ Currently Learning

- Advanced concepts in **Static Timing Analysis**
- **Scripting for automation** in PD flow
- **UVM/SystemVerilog** for verification basics
- Building mini-projects using **Verilog + FPGA**

---

## ðŸ“« Let's Connect

- ðŸ“ Based in India | Open to VLSI Internships & Opportunities
- ðŸ”— [LinkedIn](https://www.linkedin.com/in/bhavanakaranam-ece)
- âœ‰ï¸ karanambhavana275@gmail.com

---

> *"Great design is not just how it looks, but how it works." â€“ Steve Jobs*

