extern "C" {
#include <nvidia-modeset-os-interface.h>
}


NvBool nvkms_test_fail_alloc_core_channel(enum FailAllocCoreChannelMethod method)
{
	return NV_FALSE;
}

NvBool nvkms_output_rounding_fix(void)
{
	return NV_FALSE;
}

NvBool nvkms_disable_hdmi_frl(void)
{
	return NV_FALSE;
}

NvBool nvkms_disable_vrr_memclk_switch(void)
{
	return NV_FALSE;
}

NvBool nvkms_hdmi_deepcolor(void)
{
	return NV_FALSE;
}

NvBool nvkms_vblank_sem_control(void)
{
	return NV_FALSE;
}

NvBool nvkms_opportunistic_display_sync(void)
{
	return NV_FALSE;
}

enum NvKmsDebugForceColorSpace nvkms_debug_force_color_space(void)
{
	return NVKMS_DEBUG_FORCE_COLOR_SPACE_NONE;
}

NvBool nvkms_enable_overlay_layers(void)
{
	return NV_FALSE;
}

void nvkms_call_rm(void *ops)
{
}

void* nvkms_alloc(size_t size, NvBool zero)
{
	return NULL;
}

void nvkms_free(void *ptr, size_t size)
{
}

void* nvkms_memset(void *ptr, NvU8 c, size_t size)
{
	return NULL;
}

void* nvkms_memcpy(void *dest, const void *src, size_t n)
{
	return NULL;
}

void* nvkms_memmove(void *dest, const void *src, size_t n)
{
	return NULL;
}

int nvkms_memcmp(const void *s1, const void *s2, size_t n)
{
	return 0;
}

size_t nvkms_strlen(const char *s)
{
	return 0;
}

int nvkms_strcmp(const char *s1, const char *s2)
{
	return 0;
}

char* nvkms_strncpy(char *dest, const char *src, size_t n)
{
	NULL;
}

void nvkms_usleep(NvU64 usec)
{
}

NvU64 nvkms_get_usec(void)
{
	return 0;
}

int nvkms_copyin(void *kptr, NvU64 uaddr, size_t n)
{
	return 0;
}

int nvkms_copyout(NvU64 uaddr, const void *kptr, size_t n)
{
	return 0;
}

void nvkms_yield(void)
{
}

void nvkms_dump_stack(void)
{
}

NvBool nvkms_syncpt_op(enum NvKmsSyncPtOp op, NvKmsSyncPtOpParams *params)
{
	return NV_FALSE;
}

int nvkms_snprintf(char *str, size_t size, const char *format, ...)
{
	return 0;
}

int nvkms_vsnprintf(char *str, size_t size, const char *format, va_list ap)
{
	return 0;
}

void nvkms_log(const int level, const char *gpuPrefix, const char *msg)
{
}

struct nvkms_ref_ptr* nvkms_alloc_ref_ptr(void *ptr)
{
	return NULL;
}

void nvkms_free_ref_ptr(struct nvkms_ref_ptr *ref_ptr)
{
}

void nvkms_inc_ref(struct nvkms_ref_ptr *ref_ptr)
{
}

void* nvkms_dec_ref(struct nvkms_ref_ptr *ref_ptr)
{
	return NULL;
}

nvkms_timer_handle_t* nvkms_alloc_timer(nvkms_timer_proc_t *proc, void *dataPtr, NvU32 dataU32, NvU64 usec)
{
	return NULL;
}

NvBool nvkms_alloc_timer_with_ref_ptr(nvkms_timer_proc_t *proc, struct nvkms_ref_ptr *ref_ptr, NvU32 dataU32, NvU64 usec)
{
	return NV_FALSE;
}

void nvkms_free_timer(nvkms_timer_handle_t *handle)
{
}

void nvkms_event_queue_changed(nvkms_per_open_handle_t *pOpenKernel, NvBool eventsAvailable)
{
}

void* nvkms_get_per_open_data(int fd)
{
	return NULL;
}

NvBool nvkms_open_gpu(NvU32 gpuId)
{
	return NV_FALSE;
}

void nvkms_close_gpu(NvU32 gpuId)
{
}

NvU32 nvkms_enumerate_gpus(nv_gpu_info_t *gpu_info)
{
	return 0;
}

NvBool nvkms_allow_write_combining(void)
{
	return NV_FALSE;
}

NvBool nvkms_kernel_supports_syncpts(void)
{
	return NV_FALSE;
}

NvBool nvkms_fd_is_nvidia_chardev(int fd)
{
	return NV_FALSE;
}

struct nvkms_per_open* nvkms_open_from_kapi(struct NvKmsKapiDevice *device)
{
	return NULL;
}

void nvkms_close_from_kapi(struct nvkms_per_open *popen)
{
}

NvBool nvkms_ioctl_from_kapi(struct nvkms_per_open *popen, NvU32 cmd, void *params_address, const size_t params_size)
{
	return NV_FALSE;
}

NvBool nvkms_ioctl_from_kapi_try_pmlock(struct nvkms_per_open *popen, NvU32 cmd, void *params_address, const size_t params_size)
{
	return NV_FALSE;
}

nvkms_sema_handle_t *nvkms_sema_alloc(void)
{
	return NULL;
}

void nvkms_sema_free(nvkms_sema_handle_t *sema)
{
}

void nvkms_sema_down(nvkms_sema_handle_t *sema)
{
}

void nvkms_sema_up(nvkms_sema_handle_t *sema)
{
}

struct nvkms_backlight_device* nvkms_register_backlight(NvU32 gpu_id, NvU32 display_id, void *drv_priv, NvU32 current_brightness)
{
	return NULL;
}

void nvkms_unregister_backlight(struct nvkms_backlight_device *nvkms_bd)
{
}
