INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adith/Documents/verilog-files/vivado-verilog-files/vivado-verilog-files.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adith/Documents/verilog-files/vivado-verilog-files/vivado-verilog-files.srcs/sources_1/new/half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adith/Documents/verilog-files/vivado-verilog-files/vivado-verilog-files.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
