
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k rc4_tb.v rc4.v

yosys> verific -vlog2k rc4_tb.v rc4.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4_tb.v'
VERIFIC-INFO [VERI-1328] rc4_tb.v:27: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4_tb.v:27: back to file 'rc4_tb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4.v'
VERIFIC-INFO [VERI-1328] rc4.v:22: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4.v:22: back to file 'rc4.v'

yosys> synth_rs -top rc4 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top rc4

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] rc4.v:24: compiling module 'rc4'
VERIFIC-INFO [VERI-2571] rc4.v:41: extracting RAM for identifier 'key'
VERIFIC-WARNING [VERI-1209] rc4.v:80: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1142] rc4.v:82: system task 'display' is ignored for synthesis
VERIFIC-WARNING [VERI-1209] rc4.v:96: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:121: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:141: expression size 12 truncated to fit in target size 11
VERIFIC-WARNING [VERI-1209] rc4.v:143: expression size 9 truncated to fit in target size 8
Importing module rc4.

3.3.1. Analyzing design hierarchy..
Top module:  \rc4

3.3.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~247 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 291 unused wires.
<suppressed ~17 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module rc4...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New ctrl vector for $pmux cell $verific$select_1890$rc4.v:154$1945: { $verific$n18280$17 $verific$n18281$18 $verific$n18282$19 $verific$n18283$20 $auto$opt_reduce.cc:134:opt_pmux$3277 }
    New ctrl vector for $pmux cell $verific$select_1891$rc4.v:154$1946: { $verific$n18280$17 $verific$n18281$18 $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3279 }
    New ctrl vector for $pmux cell $verific$select_5989$rc4.v:154$1950: { $verific$n18282$19 $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3281 }
    New ctrl vector for $pmux cell $verific$select_5990$rc4.v:154$1951: { $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3283 }
    New ctrl vector for $pmux cell $verific$select_5993$rc4.v:154$1954: { $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3285 }
    New ctrl vector for $pmux cell $verific$select_6012$rc4.v:154$1120: { $auto$opt_reduce.cc:134:opt_pmux$3289 $verific$n18301$24 $auto$opt_reduce.cc:134:opt_pmux$3287 }
  Optimizing cells in module \rc4.
Performed a total of 6 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$output_ready_reg$rc4.v:154$1957 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$j_reg$rc4.v:154$1958 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$i_reg$rc4.v:154$1955 ($aldff) from module rc4.
Removing never-active async load on $verific$discardCount_reg$rc4.v:154$1962 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$S_reg$rc4.v:154$1960 ($aldff) from module rc4.
Removing never-active async load on $verific$K_reg$rc4.v:154$1964 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$KSState_reg$rc4.v:154$1956 ($aldff) from module rc4.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.15.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$output_ready_reg$rc4.v:154$1957 ($adff) from module rc4 (D = $verific$n22419$26, Q = \output_ready).
Adding EN signal on $verific$j_reg$rc4.v:154$1958 ($adff) from module rc4 (D = $verific$n22397$1104, Q = \j).
Adding EN signal on $verific$i_reg$rc4.v:154$1955 ($adff) from module rc4 (D = $verific$n18291$1103, Q = \i).
Adding EN signal on $verific$discardCount_reg$rc4.v:154$1962 ($dff) from module rc4 (D = $verific$n22406$1105, Q = \discardCount).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = \S[256], Q = \S[256]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2047:2040], Q = \S[0]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2039:2032], Q = \S[1]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2031:2024], Q = \S[2]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2023:2016], Q = \S[3]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2015:2008], Q = \S[4]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2007:2000], Q = \S[5]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1999:1992], Q = \S[6]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1991:1984], Q = \S[7]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1983:1976], Q = \S[8]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1975:1968], Q = \S[9]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1967:1960], Q = \S[10]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1959:1952], Q = \S[11]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1951:1944], Q = \S[12]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1943:1936], Q = \S[13]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1935:1928], Q = \S[14]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1927:1920], Q = \S[15]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1919:1912], Q = \S[16]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1911:1904], Q = \S[17]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1903:1896], Q = \S[18]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1895:1888], Q = \S[19]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1887:1880], Q = \S[20]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1879:1872], Q = \S[21]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1871:1864], Q = \S[22]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1863:1856], Q = \S[23]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1855:1848], Q = \S[24]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1847:1840], Q = \S[25]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1839:1832], Q = \S[26]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1831:1824], Q = \S[27]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1823:1816], Q = \S[28]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1815:1808], Q = \S[29]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1807:1800], Q = \S[30]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1799:1792], Q = \S[31]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1791:1784], Q = \S[32]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1783:1776], Q = \S[33]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1775:1768], Q = \S[34]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1767:1760], Q = \S[35]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1759:1752], Q = \S[36]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1751:1744], Q = \S[37]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1743:1736], Q = \S[38]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1735:1728], Q = \S[39]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1727:1720], Q = \S[40]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1719:1712], Q = \S[41]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1711:1704], Q = \S[42]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1703:1696], Q = \S[43]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1695:1688], Q = \S[44]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1687:1680], Q = \S[45]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1679:1672], Q = \S[46]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1671:1664], Q = \S[47]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1663:1656], Q = \S[48]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1655:1648], Q = \S[49]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1647:1640], Q = \S[50]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1639:1632], Q = \S[51]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1631:1624], Q = \S[52]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1623:1616], Q = \S[53]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1615:1608], Q = \S[54]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1607:1600], Q = \S[55]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1599:1592], Q = \S[56]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1591:1584], Q = \S[57]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1583:1576], Q = \S[58]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1575:1568], Q = \S[59]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1567:1560], Q = \S[60]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1559:1552], Q = \S[61]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1551:1544], Q = \S[62]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1543:1536], Q = \S[63]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1535:1528], Q = \S[64]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1527:1520], Q = \S[65]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1519:1512], Q = \S[66]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1511:1504], Q = \S[67]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1503:1496], Q = \S[68]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1495:1488], Q = \S[69]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1487:1480], Q = \S[70]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1479:1472], Q = \S[71]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1471:1464], Q = \S[72]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1463:1456], Q = \S[73]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1455:1448], Q = \S[74]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1447:1440], Q = \S[75]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1439:1432], Q = \S[76]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1431:1424], Q = \S[77]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1423:1416], Q = \S[78]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1415:1408], Q = \S[79]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1407:1400], Q = \S[80]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1399:1392], Q = \S[81]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1391:1384], Q = \S[82]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1383:1376], Q = \S[83]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1375:1368], Q = \S[84]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1367:1360], Q = \S[85]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1359:1352], Q = \S[86]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1351:1344], Q = \S[87]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1343:1336], Q = \S[88]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1335:1328], Q = \S[89]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1327:1320], Q = \S[90]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1319:1312], Q = \S[91]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1311:1304], Q = \S[92]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1303:1296], Q = \S[93]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1295:1288], Q = \S[94]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1287:1280], Q = \S[95]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1279:1272], Q = \S[96]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1271:1264], Q = \S[97]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1263:1256], Q = \S[98]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1255:1248], Q = \S[99]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1247:1240], Q = \S[100]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1239:1232], Q = \S[101]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1231:1224], Q = \S[102]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1223:1216], Q = \S[103]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1215:1208], Q = \S[104]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1207:1200], Q = \S[105]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1199:1192], Q = \S[106]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1191:1184], Q = \S[107]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1183:1176], Q = \S[108]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1175:1168], Q = \S[109]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1167:1160], Q = \S[110]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1159:1152], Q = \S[111]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1151:1144], Q = \S[112]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1143:1136], Q = \S[113]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1135:1128], Q = \S[114]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1127:1120], Q = \S[115]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1119:1112], Q = \S[116]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1111:1104], Q = \S[117]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1103:1096], Q = \S[118]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1095:1088], Q = \S[119]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1087:1080], Q = \S[120]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1079:1072], Q = \S[121]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1071:1064], Q = \S[122]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1063:1056], Q = \S[123]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1055:1048], Q = \S[124]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1047:1040], Q = \S[125]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1039:1032], Q = \S[126]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1031:1024], Q = \S[127]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1023:1016], Q = \S[128]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1015:1008], Q = \S[129]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1007:1000], Q = \S[130]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [999:992], Q = \S[131]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [991:984], Q = \S[132]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [983:976], Q = \S[133]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [975:968], Q = \S[134]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [967:960], Q = \S[135]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [959:952], Q = \S[136]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [951:944], Q = \S[137]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [943:936], Q = \S[138]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [935:928], Q = \S[139]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [927:920], Q = \S[140]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [919:912], Q = \S[141]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [911:904], Q = \S[142]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [903:896], Q = \S[143]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [895:888], Q = \S[144]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [887:880], Q = \S[145]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [879:872], Q = \S[146]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [871:864], Q = \S[147]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [863:856], Q = \S[148]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [855:848], Q = \S[149]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [847:840], Q = \S[150]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [839:832], Q = \S[151]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [831:824], Q = \S[152]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [823:816], Q = \S[153]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [815:808], Q = \S[154]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [807:800], Q = \S[155]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [799:792], Q = \S[156]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [791:784], Q = \S[157]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [783:776], Q = \S[158]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [775:768], Q = \S[159]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [767:760], Q = \S[160]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [759:752], Q = \S[161]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [751:744], Q = \S[162]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [743:736], Q = \S[163]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [735:728], Q = \S[164]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [727:720], Q = \S[165]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [719:712], Q = \S[166]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [711:704], Q = \S[167]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [703:696], Q = \S[168]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [695:688], Q = \S[169]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [687:680], Q = \S[170]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [679:672], Q = \S[171]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [671:664], Q = \S[172]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [663:656], Q = \S[173]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [655:648], Q = \S[174]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [647:640], Q = \S[175]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [639:632], Q = \S[176]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [631:624], Q = \S[177]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [623:616], Q = \S[178]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [615:608], Q = \S[179]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [607:600], Q = \S[180]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [599:592], Q = \S[181]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [591:584], Q = \S[182]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [583:576], Q = \S[183]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [575:568], Q = \S[184]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [567:560], Q = \S[185]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [559:552], Q = \S[186]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [551:544], Q = \S[187]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [543:536], Q = \S[188]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [535:528], Q = \S[189]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [527:520], Q = \S[190]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [519:512], Q = \S[191]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [511:504], Q = \S[192]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [503:496], Q = \S[193]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [495:488], Q = \S[194]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [487:480], Q = \S[195]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [479:472], Q = \S[196]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [471:464], Q = \S[197]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [463:456], Q = \S[198]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [455:448], Q = \S[199]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [447:440], Q = \S[200]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [439:432], Q = \S[201]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [431:424], Q = \S[202]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [423:416], Q = \S[203]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [415:408], Q = \S[204]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [407:400], Q = \S[205]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [399:392], Q = \S[206]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [391:384], Q = \S[207]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [383:376], Q = \S[208]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [375:368], Q = \S[209]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [367:360], Q = \S[210]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [359:352], Q = \S[211]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [351:344], Q = \S[212]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [343:336], Q = \S[213]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [335:328], Q = \S[214]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [327:320], Q = \S[215]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [319:312], Q = \S[216]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [311:304], Q = \S[217]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [303:296], Q = \S[218]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [295:288], Q = \S[219]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [287:280], Q = \S[220]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [279:272], Q = \S[221]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [271:264], Q = \S[222]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [263:256], Q = \S[223]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [255:248], Q = \S[224]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [247:240], Q = \S[225]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [239:232], Q = \S[226]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [231:224], Q = \S[227]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [223:216], Q = \S[228]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [215:208], Q = \S[229]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [207:200], Q = \S[230]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [199:192], Q = \S[231]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [191:184], Q = \S[232]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [183:176], Q = \S[233]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [175:168], Q = \S[234]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [167:160], Q = \S[235]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [159:152], Q = \S[236]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [151:144], Q = \S[237]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [143:136], Q = \S[238]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [135:128], Q = \S[239]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [127:120], Q = \S[240]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [119:112], Q = \S[241]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [111:104], Q = \S[242]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [103:96], Q = \S[243]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [95:88], Q = \S[244]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [87:80], Q = \S[245]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [79:72], Q = \S[246]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [71:64], Q = \S[247]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [63:56], Q = \S[248]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [55:48], Q = \S[249]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [47:40], Q = \S[250]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [39:32], Q = \S[251]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [31:24], Q = \S[252]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [23:16], Q = \S[253]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [15:8], Q = \S[254]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [7:0], Q = \S[255]).
Handling D = Q on $auto$ff.cc:262:slice$3320 ($adffe) from module rc4 (removing D path).
Adding EN signal on $verific$K_reg$rc4.v:154$1964 ($dff) from module rc4 (D = $verific$n22420$1106, Q = \K).
Adding EN signal on $verific$KSState_reg$rc4.v:154$1956 ($adff) from module rc4 (D = $verific$n18286$1102, Q = \KSState).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5634 ($adffe) from module rc4.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~263 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~777 debug messages>
Removed a total of 259 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 260 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.17.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3408 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3572 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3410 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3444 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3455 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3471 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3473 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3480 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3482 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3489 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3491 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3498 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3500 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3507 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3509 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3516 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3518 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3525 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3527 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3534 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3545 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3552 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3554 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3561 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3563 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3570 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3327 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3329 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3336 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3338 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3345 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3347 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3354 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3356 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3363 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3365 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3372 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3374 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3381 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3383 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3401 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3417 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3419 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3426 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3428 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3435 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3437 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3446 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3453 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3462 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3464 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3536 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3543 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3390 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3392 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3399 ($ne).
Removed top 5 bits (of 8) from port B of cell rc4.$verific$equal_265$rc4.v:74$1117 ($eq).
Removed top 7 bits (of 8) from port B of cell rc4.$verific$add_268$rc4.v:80$1119 ($add).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3581 ($ne).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_278$rc4.v:84$1130 ($shl).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_1068$rc4.v:111$1656 ($shl).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3579 ($ne).
Removed top 10 bits (of 11) from port B of cell rc4.$verific$add_1863$rc4.v:141$1924 ($add).
Removed top 1 bits (of 9) from port A of cell rc4.$verific$equal_1871$rc4.v:145$1930 ($eq).
Removed top 2 bits (of 3) from port B of cell rc4.$verific$equal_1885$rc4.v:89$1938 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1886$rc4.v:105$1939 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1887$rc4.v:109$1940 ($eq).
Removed top 1 bits (of 4) from mux cell rc4.$verific$select_1890$rc4.v:154$1945 ($pmux).
Removed top 1 bits (of 8) from mux cell rc4.$verific$mux_6013$rc4.v:96$1949 ($mux).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3833 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3822 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3815 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3813 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3804 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3797 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3786 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3777 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3770 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3761 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3759 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3752 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3743 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3723 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3714 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3707 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3698 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3696 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3689 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3680 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3660 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3651 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3644 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3635 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3633 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3626 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3617 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3597 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3831 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3806 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3788 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3768 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3750 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3741 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3734 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3705 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3687 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3678 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3671 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3642 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3624 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3615 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3608 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3824 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3795 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3725 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3662 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3599 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3779 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3732 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3669 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3606 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3716 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3653 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3590 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3588 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3840 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3842 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3849 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3851 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3858 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3860 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3867 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3869 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3876 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3878 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3885 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3887 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3894 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3896 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3903 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3905 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3912 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3914 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3921 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3923 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3930 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3932 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3939 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3941 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3948 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3950 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3957 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3959 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3966 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3968 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3975 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3977 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3984 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3986 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3993 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3995 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4002 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4004 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4011 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4013 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4020 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4022 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4029 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4031 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4038 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4040 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4047 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4049 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4056 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4058 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4065 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4067 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4074 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4076 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4083 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4085 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4092 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4094 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4101 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4103 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4110 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4112 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4119 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4121 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4128 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4130 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4137 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4139 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4146 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4148 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4155 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4157 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4164 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4166 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4173 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4175 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4182 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4184 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4191 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4193 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4200 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4202 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4209 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4211 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4218 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4220 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4227 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4229 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4236 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4238 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4245 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4247 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4254 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4256 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4263 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4265 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4272 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4274 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4281 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4283 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4290 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4292 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4299 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4301 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4308 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4310 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4317 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4319 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4326 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4328 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4335 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4337 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4344 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4346 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4353 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4355 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4362 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4364 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4371 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4373 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4380 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4382 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4389 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4391 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4398 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4400 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4407 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4409 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4416 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4418 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4425 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4427 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4434 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4436 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4443 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4445 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4452 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4454 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4461 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4463 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4470 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4472 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4479 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4481 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4488 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4490 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4497 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4499 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4506 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4508 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4515 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4517 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4524 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4526 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4533 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4535 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4542 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4544 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4551 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4553 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4560 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4562 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4569 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4571 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4578 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4580 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4587 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4589 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4596 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4598 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4605 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4607 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4614 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4616 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4623 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4625 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4632 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4634 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4641 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4643 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4650 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4652 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4659 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4661 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4668 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4670 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4677 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4679 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4686 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4688 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4695 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4697 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4704 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4706 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4713 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4715 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4722 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4724 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4731 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4733 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4740 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4742 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4749 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4751 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4758 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4760 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4767 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4769 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4776 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4778 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4785 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4787 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4794 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4796 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4803 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4805 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4812 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4814 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4821 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4823 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4830 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4832 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4839 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4841 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4848 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4850 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4857 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4859 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4866 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4868 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4875 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4877 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4884 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4886 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4893 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4895 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4902 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4904 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4911 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4913 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4920 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4922 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4929 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4931 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4938 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4940 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4947 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4949 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4956 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4958 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4965 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4967 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4974 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4976 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4983 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4985 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4992 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4994 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5001 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5003 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5010 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5012 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5019 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5021 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5028 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5030 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5037 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5039 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5046 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5048 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5055 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5057 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5064 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5066 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5073 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5075 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5082 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5084 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5091 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5093 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5100 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5102 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5109 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5111 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5118 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5120 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5127 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5129 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5136 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5138 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5145 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5147 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5154 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5156 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5163 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5165 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5172 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5174 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5181 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5183 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5190 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5192 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5199 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5201 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5208 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5210 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5217 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5219 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5226 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5228 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5235 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5237 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5244 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5246 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5253 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5255 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5262 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5264 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5271 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5273 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5280 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5282 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5289 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5291 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5298 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5300 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5307 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5309 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5316 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5318 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5325 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5327 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5334 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5336 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5343 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5345 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5352 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5354 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5361 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5363 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5370 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5372 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5379 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5381 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5388 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5390 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5397 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5399 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5406 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5408 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5415 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5417 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5424 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5426 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5433 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5435 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5442 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5444 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5451 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5453 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5460 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5462 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5469 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5471 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5478 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5480 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5487 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5489 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5496 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5498 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5505 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5507 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5514 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5516 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5523 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5525 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5532 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5534 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5541 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5543 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5550 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5552 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5559 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5561 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5568 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5570 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5577 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5579 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5586 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5588 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5595 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5597 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5604 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5606 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5613 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5615 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5622 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5624 ($ne).
Removed top 1 bits (of 4) from mux cell rc4.$verific$mux_274$rc4.v:83$1127 ($mux).
Removed top 1016 bits (of 2048) from wire rc4.$auto$bmuxmap.cc:58:execute$1967.
Removed top 504 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2224.
Removed top 248 bits (of 512) from wire rc4.$auto$bmuxmap.cc:58:execute$2353.
Removed top 120 bits (of 256) from wire rc4.$auto$bmuxmap.cc:58:execute$2418.
Removed top 56 bits (of 128) from wire rc4.$auto$bmuxmap.cc:58:execute$2451.
Removed top 24 bits (of 64) from wire rc4.$auto$bmuxmap.cc:58:execute$2468.
Removed top 8 bits (of 32) from wire rc4.$auto$bmuxmap.cc:58:execute$2477.
Removed top 283 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2487.
Removed top 34 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2750.
Removed top 34 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$3013.
Removed top 1 bits (of 4) from wire rc4.$verific$n18286$1102.
Removed top 1 bits (of 4) from wire rc4.$verific$n2388$291.
Removed top 69 bits (of 2048) from wire rc4.$verific$n24570$1108.
Removed top 1 bits (of 4) from wire rc4.$verific$n7577$552.
Removed top 1 bits (of 4) from wire rc4.KSState.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rc4:
  creating $macc model for $verific$add_1859$rc4.v:139$1920 ($add).
  creating $macc model for $verific$add_1863$rc4.v:141$1924 ($add).
  creating $macc model for $verific$add_1876$rc4.v:148$1932 ($add).
  creating $macc model for $verific$add_1880$rc4.v:149$1934 ($add).
  creating $macc model for $verific$add_268$rc4.v:80$1119 ($add).
  creating $macc model for $verific$add_801$rc4.v:106$1391 ($add).
  creating $macc model for $verific$add_804$rc4.v:106$1394 ($add).
  creating $alu model for $macc $verific$add_804$rc4.v:106$1394.
  creating $alu model for $macc $verific$add_801$rc4.v:106$1391.
  creating $alu model for $macc $verific$add_268$rc4.v:80$1119.
  creating $alu model for $macc $verific$add_1880$rc4.v:149$1934.
  creating $alu model for $macc $verific$add_1876$rc4.v:148$1932.
  creating $alu model for $macc $verific$add_1863$rc4.v:141$1924.
  creating $alu model for $macc $verific$add_1859$rc4.v:139$1920.
  creating $alu model for $verific$LessThan_1862$rc4.v:140$1923 ($lt): new $alu
  creating $alu cell for $verific$LessThan_1862$rc4.v:140$1923: $auto$alumacc.cc:485:replace_alu$5660
  creating $alu cell for $verific$add_1859$rc4.v:139$1920: $auto$alumacc.cc:485:replace_alu$5665
  creating $alu cell for $verific$add_1863$rc4.v:141$1924: $auto$alumacc.cc:485:replace_alu$5668
  creating $alu cell for $verific$add_1876$rc4.v:148$1932: $auto$alumacc.cc:485:replace_alu$5671
  creating $alu cell for $verific$add_1880$rc4.v:149$1934: $auto$alumacc.cc:485:replace_alu$5674
  creating $alu cell for $verific$add_268$rc4.v:80$1119: $auto$alumacc.cc:485:replace_alu$5677
  creating $alu cell for $verific$add_801$rc4.v:106$1391: $auto$alumacc.cc:485:replace_alu$5680
  creating $alu cell for $verific$add_804$rc4.v:106$1394: $auto$alumacc.cc:485:replace_alu$5683
  created 8 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $verific$mux_1882$rc4.v:149$1935 in front of them:
        $auto$alumacc.cc:485:replace_alu$5671
        $auto$alumacc.cc:485:replace_alu$5674


yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== rc4 ===

   Number of wires:               1925
   Number of wire bits:          22895
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               1
   Number of memory bits:           56
   Number of processes:              0
   Number of cells:               2898
     $adffe                        260
     $alu                            7
     $and                            1
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $memrd_v2                       1
     $memwr_v2                       1
     $mod                            1
     $mux                         1810
     $ne                           517
     $not                           10
     $or                             1
     $pmux                           7
     $reduce_and                   261
     $reduce_or                      9
     $shl                            2


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rc4.key write port 0.

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\key'[0] in module `\rc4': no output FF found.
Checking read port address `\key'[0] in module `\rc4': no address FF found.

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== rc4 ===

   Number of wires:               1925
   Number of wire bits:          22895
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2897
     $adffe                        260
     $alu                            7
     $and                            1
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                         1810
     $ne                           517
     $not                           10
     $or                             1
     $pmux                           7
     $reduce_and                   261
     $reduce_or                      9
     $shl                            2


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~918 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~936 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \key in module \rc4:
  created 7 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 7 write mux blocks.

yosys> stat

3.48. Printing statistics.

=== rc4 ===

   Number of wires:               2029
   Number of wire bits:          29502
   Number of public wires:         273
   Number of public wire bits:    2161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2979
     $adffe                        260
     $alu                            7
     $and                           19
     $dff                            7
     $dffe                           2
     $eq                            13
     $logic_not                      1
     $mod                            1
     $mux                         1849
     $ne                           517
     $not                           17
     $or                             5
     $reduce_and                   261
     $reduce_or                     18
     $shl                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:135935dfae9f11465e573bdec8f1bbae74879dd5$paramod$1454c092ca45c604bd96f84667bfd88e7a804a87\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\_90_mod for cells of type $mod.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_90_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_90_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_90_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~10611 debug messages>

yosys> stat

3.50. Printing statistics.

=== rc4 ===

   Number of wires:               5589
   Number of wire bits:          77590
   Number of public wires:         273
   Number of public wire bits:    2161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              29487
     $_AND_                       1470
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2060
     $_DFFE_PP_                     19
     $_DFF_P_                       56
     $_MUX_                      22274
     $_NOT_                        328
     $_OR_                        1353
     $_XOR_                       1919


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~4428 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3090 debug messages>
Removed a total of 1030 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 213 unused cells and 3639 unused wires.
<suppressed ~214 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$6938 ($_DFF_P_) from module rc4 (D = \password_input [7], Q = \key[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$6937 ($_DFF_P_) from module rc4 (D = \password_input [6], Q = \key[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$6936 ($_DFF_P_) from module rc4 (D = \password_input [5], Q = \key[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$6935 ($_DFF_P_) from module rc4 (D = \password_input [4], Q = \key[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$6934 ($_DFF_P_) from module rc4 (D = \password_input [3], Q = \key[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$6933 ($_DFF_P_) from module rc4 (D = \password_input [2], Q = \key[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$6932 ($_DFF_P_) from module rc4 (D = \password_input [1], Q = \key[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$6931 ($_DFF_P_) from module rc4 (D = \password_input [0], Q = \key[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$34546 ($_DFF_P_) from module rc4 (D = \password_input [7], Q = \key[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$34545 ($_DFF_P_) from module rc4 (D = \password_input [6], Q = \key[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$34544 ($_DFF_P_) from module rc4 (D = \password_input [5], Q = \key[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$34543 ($_DFF_P_) from module rc4 (D = \password_input [4], Q = \key[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$34542 ($_DFF_P_) from module rc4 (D = \password_input [3], Q = \key[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$34541 ($_DFF_P_) from module rc4 (D = \password_input [2], Q = \key[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$34540 ($_DFF_P_) from module rc4 (D = \password_input [1], Q = \key[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$34539 ($_DFF_P_) from module rc4 (D = \password_input [0], Q = \key[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$34451 ($_DFF_P_) from module rc4 (D = \password_input [7], Q = \key[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$34450 ($_DFF_P_) from module rc4 (D = \password_input [6], Q = \key[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$34449 ($_DFF_P_) from module rc4 (D = \password_input [5], Q = \key[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$34448 ($_DFF_P_) from module rc4 (D = \password_input [4], Q = \key[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$34447 ($_DFF_P_) from module rc4 (D = \password_input [3], Q = \key[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$34446 ($_DFF_P_) from module rc4 (D = \password_input [2], Q = \key[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$34445 ($_DFF_P_) from module rc4 (D = \password_input [1], Q = \key[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$34444 ($_DFF_P_) from module rc4 (D = \password_input [0], Q = \key[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$34356 ($_DFF_P_) from module rc4 (D = \password_input [7], Q = \key[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$34355 ($_DFF_P_) from module rc4 (D = \password_input [6], Q = \key[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$34354 ($_DFF_P_) from module rc4 (D = \password_input [5], Q = \key[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$34353 ($_DFF_P_) from module rc4 (D = \password_input [4], Q = \key[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$34352 ($_DFF_P_) from module rc4 (D = \password_input [3], Q = \key[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$34351 ($_DFF_P_) from module rc4 (D = \password_input [2], Q = \key[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$34350 ($_DFF_P_) from module rc4 (D = \password_input [1], Q = \key[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$34349 ($_DFF_P_) from module rc4 (D = \password_input [0], Q = \key[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$34261 ($_DFF_P_) from module rc4 (D = \password_input [7], Q = \key[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$34260 ($_DFF_P_) from module rc4 (D = \password_input [6], Q = \key[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$34259 ($_DFF_P_) from module rc4 (D = \password_input [5], Q = \key[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$34258 ($_DFF_P_) from module rc4 (D = \password_input [4], Q = \key[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$34257 ($_DFF_P_) from module rc4 (D = \password_input [3], Q = \key[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$34256 ($_DFF_P_) from module rc4 (D = \password_input [2], Q = \key[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$34255 ($_DFF_P_) from module rc4 (D = \password_input [1], Q = \key[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$34254 ($_DFF_P_) from module rc4 (D = \password_input [0], Q = \key[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$34166 ($_DFF_P_) from module rc4 (D = \password_input [7], Q = \key[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$34165 ($_DFF_P_) from module rc4 (D = \password_input [6], Q = \key[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$34164 ($_DFF_P_) from module rc4 (D = \password_input [5], Q = \key[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$34163 ($_DFF_P_) from module rc4 (D = \password_input [4], Q = \key[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$34162 ($_DFF_P_) from module rc4 (D = \password_input [3], Q = \key[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$34161 ($_DFF_P_) from module rc4 (D = \password_input [2], Q = \key[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$34160 ($_DFF_P_) from module rc4 (D = \password_input [1], Q = \key[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$34159 ($_DFF_P_) from module rc4 (D = \password_input [0], Q = \key[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$34071 ($_DFF_P_) from module rc4 (D = \password_input [7], Q = \key[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$34070 ($_DFF_P_) from module rc4 (D = \password_input [6], Q = \key[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$34069 ($_DFF_P_) from module rc4 (D = \password_input [5], Q = \key[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$34068 ($_DFF_P_) from module rc4 (D = \password_input [4], Q = \key[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$34067 ($_DFF_P_) from module rc4 (D = \password_input [3], Q = \key[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$34066 ($_DFF_P_) from module rc4 (D = \password_input [2], Q = \key[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$34065 ($_DFF_P_) from module rc4 (D = \password_input [1], Q = \key[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$34064 ($_DFF_P_) from module rc4 (D = \password_input [0], Q = \key[1] [0]).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 56 unused cells and 7 unused wires.
<suppressed ~57 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_muxtree

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.70. Executing OPT_SHARE pass.

yosys> opt_dff

3.71. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 3

yosys> opt -fast -full

3.74. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.74.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8807 debug messages>

yosys> opt_merge

3.74.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6138 debug messages>
Removed a total of 2046 cells.

yosys> opt_dff

3.74.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$17563 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [10], Q = \discardCount [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17562 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [9], Q = \discardCount [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17561 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [8], Q = \discardCount [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17560 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [7], Q = \discardCount [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17559 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [6], Q = \discardCount [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17558 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [5], Q = \discardCount [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17557 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [4], Q = \discardCount [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17556 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [3], Q = \discardCount [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17555 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [2], Q = \discardCount [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17554 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [1], Q = \discardCount [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17553 ($_DFFE_PP_) from module rc4 (D = $auto$rtlil.cc:2466:Mux$5756 [0], Q = \discardCount [0], rval = 1'0).

yosys> opt_clean

3.74.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 11 unused cells and 786 unused wires.
<suppressed ~12 debug messages>

3.74.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.74.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~3 debug messages>

yosys> opt_merge

3.74.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.74.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$17588 ($_DFFE_PP_) from module rc4 (D = $auto$bmuxmap.cc:58:execute$2748 [7], Q = \K [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17587 ($_DFFE_PP_) from module rc4 (D = $auto$bmuxmap.cc:58:execute$2748 [6], Q = \K [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17586 ($_DFFE_PP_) from module rc4 (D = $auto$bmuxmap.cc:58:execute$2748 [5], Q = \K [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17585 ($_DFFE_PP_) from module rc4 (D = $auto$bmuxmap.cc:58:execute$2748 [4], Q = \K [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17584 ($_DFFE_PP_) from module rc4 (D = $auto$bmuxmap.cc:58:execute$2748 [3], Q = \K [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17583 ($_DFFE_PP_) from module rc4 (D = $auto$bmuxmap.cc:58:execute$2748 [2], Q = \K [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17582 ($_DFFE_PP_) from module rc4 (D = $auto$bmuxmap.cc:58:execute$2748 [1], Q = \K [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$17581 ($_DFFE_PP_) from module rc4 (D = $auto$bmuxmap.cc:58:execute$2748 [0], Q = \K [0], rval = 1'0).

yosys> opt_clean

3.74.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 8 unused cells and 1 unused wires.
<suppressed ~9 debug messages>

3.74.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.74.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.74.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff

3.74.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.74.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

3.74.15. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.75. Executing TECHMAP pass (map to technology primitives).

3.75.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.75.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.76. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.76.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.76.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.76.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.76.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.76.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.76.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.76.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.76.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.77. Executing ABC pass (technology mapping using ABC).

3.77.1. Summary of detected clock domains:
  1102 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3330, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3546, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3465, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3456, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3447, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3438, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3420, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3411, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3393, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3384, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3366, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3357, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=\rst, srst={ }
  103 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3339, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3573, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3564, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3555, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3537, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3528, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3510, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3501, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3492, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3474, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3429, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3375, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3483, arst=\rst, srst={ }
  8 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3297, arst=\rst, srst={ }
  1068 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst=$auto$rtlil.cc:2549:NotGate$42673
  70 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3318, arst={ }, srst=!$auto$rtlil.cc:2400:Or$5760
  17 cells in clk=\clk, en=$memory\key$wren[1][0][0]$y$5837, arst={ }, srst={ }
  18 cells in clk=\clk, en=$memory\key$wren[2][0][0]$y$5847, arst={ }, srst={ }
  9 cells in clk=\clk, en=$memory\key$wren[3][0][0]$y$5853, arst={ }, srst={ }
  18 cells in clk=\clk, en=$memory\key$wren[4][0][0]$y$5863, arst={ }, srst={ }
  9 cells in clk=\clk, en=$memory\key$wren[5][0][0]$y$5869, arst={ }, srst={ }
  19 cells in clk=\clk, en=$memory\key$wren[6][0][0]$y$5877, arst={ }, srst={ }
  17 cells in clk=\clk, en=$memory\key$wren[0][0][0]$y$5829, arst={ }, srst={ }
  62 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5625, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5616, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5607, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5598, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5589, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5580, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5571, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5562, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5553, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5544, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5535, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5526, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5517, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5508, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5499, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5490, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5481, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5472, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5463, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5454, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5445, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5436, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5427, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5418, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5409, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5400, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5391, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5382, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5373, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5364, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5355, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5346, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5328, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5319, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5310, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5301, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5292, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5283, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5274, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5265, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5256, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5247, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5238, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5229, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5220, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5211, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5202, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5193, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5184, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5175, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5166, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5157, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5148, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5139, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5130, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5121, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5112, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5103, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5094, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5085, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5076, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5067, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5058, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5049, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5040, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5031, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5022, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5013, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5004, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4995, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4986, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4977, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4968, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4959, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4950, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4941, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4932, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4923, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4914, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4905, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4896, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4887, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4878, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4869, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4860, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4851, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4842, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4833, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4824, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4815, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4806, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4797, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4788, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4779, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4770, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4761, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4752, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4743, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4734, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4725, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4716, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4707, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4698, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4689, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4680, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4671, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4662, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4653, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4644, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4635, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4626, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4617, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4608, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4599, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4590, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4581, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4572, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4563, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4554, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4545, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4536, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4527, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4518, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4509, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4500, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4491, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4482, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4473, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4464, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4455, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4446, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4437, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4428, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4419, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4410, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4401, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4392, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4383, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4374, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4365, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4356, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4347, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4338, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4329, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4320, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4311, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4302, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4293, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4284, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4275, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4266, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4257, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4248, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4239, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4230, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4221, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4212, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4203, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4185, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4176, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4167, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4158, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4149, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4140, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4131, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4122, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4113, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4104, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4095, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4086, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4077, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4068, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4059, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4050, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4032, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4023, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4014, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4005, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3996, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3987, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3978, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3969, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3960, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3951, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3942, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3933, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3924, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3915, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3906, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3897, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3888, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3879, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3870, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3861, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3852, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3843, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3816, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3645, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3708, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3771, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3600, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3618, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3663, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3681, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3726, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3744, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3798, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3825, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3609, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3627, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3654, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3672, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3690, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3699, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3717, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3735, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3753, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3762, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3780, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3789, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3807, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3834, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5641, arst=\rst, srst={ }
  1832 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  1658 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3304, arst=\rst, srst={ }
  38 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3591, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3582, arst=\rst, srst={ }

3.77.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3330, asynchronously reset by \rst
Extracted 1102 gates and 2178 wires to a netlist network with 1075 inputs and 37 outputs.

3.77.2.1. Executing ABC.

3.77.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3546, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.3.1. Executing ABC.

3.77.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3465, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.4.1. Executing ABC.

3.77.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3456, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.5.1. Executing ABC.

3.77.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3447, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.6.1. Executing ABC.

3.77.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3438, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.7.1. Executing ABC.

3.77.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3420, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.8.1. Executing ABC.

3.77.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3411, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.9.1. Executing ABC.

3.77.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3393, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.10.1. Executing ABC.

3.77.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3384, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.11.1. Executing ABC.

3.77.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3366, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.12.1. Executing ABC.

3.77.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3357, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.13.1. Executing ABC.

3.77.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.14.1. Executing ABC.

3.77.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3339, asynchronously reset by \rst
Extracted 103 gates and 172 wires to a netlist network with 68 inputs and 17 outputs.

3.77.15.1. Executing ABC.

3.77.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3573, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.16.1. Executing ABC.

3.77.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3564, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.17.1. Executing ABC.

3.77.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3555, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.18.1. Executing ABC.

3.77.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3537, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.19.1. Executing ABC.

3.77.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3528, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.20.1. Executing ABC.

3.77.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3519, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.21.1. Executing ABC.

3.77.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3510, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.22.1. Executing ABC.

3.77.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3501, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.23.1. Executing ABC.

3.77.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3492, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.24.1. Executing ABC.

3.77.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3474, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.25.1. Executing ABC.

3.77.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3429, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.26.1. Executing ABC.

3.77.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.27.1. Executing ABC.

3.77.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3375, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.28.1. Executing ABC.

3.77.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3483, asynchronously reset by \rst
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 10 outputs.

3.77.29.1. Executing ABC.

3.77.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3297, asynchronously reset by \rst
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs.

3.77.30.1. Executing ABC.

3.77.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5632, synchronously reset by $auto$rtlil.cc:2549:NotGate$42673
Extracted 1068 gates and 2113 wires to a netlist network with 1045 inputs and 11 outputs.

3.77.31.1. Executing ABC.

3.77.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3318, synchronously reset by !$auto$rtlil.cc:2400:Or$5760
Extracted 70 gates and 76 wires to a netlist network with 6 inputs and 5 outputs.

3.77.32.1. Executing ABC.

3.77.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[1][0][0]$y$5837
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.77.33.1. Executing ABC.

3.77.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[2][0][0]$y$5847
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.77.34.1. Executing ABC.

3.77.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[3][0][0]$y$5853
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.77.35.1. Executing ABC.

3.77.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[4][0][0]$y$5863
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.77.36.1. Executing ABC.

3.77.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[5][0][0]$y$5869
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.77.37.1. Executing ABC.

3.77.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[6][0][0]$y$5877
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 10 outputs.

3.77.38.1. Executing ABC.

3.77.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $memory\key$wren[0][0][0]$y$5829
Extracted 17 gates and 35 wires to a netlist network with 17 inputs and 11 outputs.

3.77.39.1. Executing ABC.

3.77.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5625, asynchronously reset by \rst
Extracted 62 gates and 103 wires to a netlist network with 41 inputs and 34 outputs.

3.77.40.1. Executing ABC.

3.77.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5616, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.41.1. Executing ABC.

3.77.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5607, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.42.1. Executing ABC.

3.77.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5598, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.43.1. Executing ABC.

3.77.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5589, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.44.1. Executing ABC.

3.77.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5580, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.45.1. Executing ABC.

3.77.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5571, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.46.1. Executing ABC.

3.77.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5562, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.47.1. Executing ABC.

3.77.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5553, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.48.1. Executing ABC.

3.77.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5544, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.49.1. Executing ABC.

3.77.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5535, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.50.1. Executing ABC.

3.77.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5526, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.51.1. Executing ABC.

3.77.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5517, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.52.1. Executing ABC.

3.77.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5508, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.53.1. Executing ABC.

3.77.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5499, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.54.1. Executing ABC.

3.77.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5490, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.55.1. Executing ABC.

3.77.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5481, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.56.1. Executing ABC.

3.77.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5472, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.57.1. Executing ABC.

3.77.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5463, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.58.1. Executing ABC.

3.77.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5454, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.59.1. Executing ABC.

3.77.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5445, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.60.1. Executing ABC.

3.77.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5436, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.61.1. Executing ABC.

3.77.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5427, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.62.1. Executing ABC.

3.77.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5418, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.63.1. Executing ABC.

3.77.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5409, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.64.1. Executing ABC.

3.77.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5400, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.65.1. Executing ABC.

3.77.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5391, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.66.1. Executing ABC.

3.77.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5382, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.67.1. Executing ABC.

3.77.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5373, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.68.1. Executing ABC.

3.77.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5364, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.69.1. Executing ABC.

3.77.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5355, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.70.1. Executing ABC.

3.77.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5346, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.71.1. Executing ABC.

3.77.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.72.1. Executing ABC.

3.77.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5328, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.73.1. Executing ABC.

3.77.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5319, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.74.1. Executing ABC.

3.77.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5310, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.75.1. Executing ABC.

3.77.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5301, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.76.1. Executing ABC.

3.77.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5292, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.77.1. Executing ABC.

3.77.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5283, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.78.1. Executing ABC.

3.77.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5274, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.79.1. Executing ABC.

3.77.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5265, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.80.1. Executing ABC.

3.77.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5256, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.81.1. Executing ABC.

3.77.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5247, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.82.1. Executing ABC.

3.77.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5238, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.83.1. Executing ABC.

3.77.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5229, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.84.1. Executing ABC.

3.77.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5220, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.85.1. Executing ABC.

3.77.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5211, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.86.1. Executing ABC.

3.77.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5202, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.87.1. Executing ABC.

3.77.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5193, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.88.1. Executing ABC.

3.77.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5184, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.89.1. Executing ABC.

3.77.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5175, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.90.1. Executing ABC.

3.77.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5166, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.91.1. Executing ABC.

3.77.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5157, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.92.1. Executing ABC.

3.77.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5148, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.93.1. Executing ABC.

3.77.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5139, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.94.1. Executing ABC.

3.77.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5130, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.95.1. Executing ABC.

3.77.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5121, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.96.1. Executing ABC.

3.77.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5112, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.97.1. Executing ABC.

3.77.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5103, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.98.1. Executing ABC.

3.77.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5094, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.99.1. Executing ABC.

3.77.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5085, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.100.1. Executing ABC.

3.77.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5076, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.101.1. Executing ABC.

3.77.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5067, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.102.1. Executing ABC.

3.77.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5058, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.103.1. Executing ABC.

3.77.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5049, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.104.1. Executing ABC.

3.77.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5040, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.105.1. Executing ABC.

3.77.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5031, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.106.1. Executing ABC.

3.77.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5022, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.107.1. Executing ABC.

3.77.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5013, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.108.1. Executing ABC.

3.77.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5004, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.109.1. Executing ABC.

3.77.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4995, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.110.1. Executing ABC.

3.77.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4986, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.111.1. Executing ABC.

3.77.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4977, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.112.1. Executing ABC.

3.77.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4968, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.113.1. Executing ABC.

3.77.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4959, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.114.1. Executing ABC.

3.77.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4950, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.115.1. Executing ABC.

3.77.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4941, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.116.1. Executing ABC.

3.77.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4932, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.117.1. Executing ABC.

3.77.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4923, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.118.1. Executing ABC.

3.77.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4914, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.119.1. Executing ABC.

3.77.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4905, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.120.1. Executing ABC.

3.77.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4896, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.121.1. Executing ABC.

3.77.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4887, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.122.1. Executing ABC.

3.77.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4878, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.123.1. Executing ABC.

3.77.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4869, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.124.1. Executing ABC.

3.77.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4860, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.125.1. Executing ABC.

3.77.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4851, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.126.1. Executing ABC.

3.77.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4842, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.127.1. Executing ABC.

3.77.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4833, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.128.1. Executing ABC.

3.77.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4824, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.129.1. Executing ABC.

3.77.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4815, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.130.1. Executing ABC.

3.77.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4806, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.131.1. Executing ABC.

3.77.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4797, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.132.1. Executing ABC.

3.77.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4788, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.133.1. Executing ABC.

3.77.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4779, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.134.1. Executing ABC.

3.77.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4770, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.135.1. Executing ABC.

3.77.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4761, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.136.1. Executing ABC.

3.77.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4752, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.137.1. Executing ABC.

3.77.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4743, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.138.1. Executing ABC.

3.77.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4734, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.139.1. Executing ABC.

3.77.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4725, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.140.1. Executing ABC.

3.77.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4716, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.141.1. Executing ABC.

3.77.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4707, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.142.1. Executing ABC.

3.77.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4698, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.143.1. Executing ABC.

3.77.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4689, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.144.1. Executing ABC.

3.77.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4680, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.145.1. Executing ABC.

3.77.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4671, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.146.1. Executing ABC.

3.77.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4662, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.147.1. Executing ABC.

3.77.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4653, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.148.1. Executing ABC.

3.77.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4644, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.149.1. Executing ABC.

3.77.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4635, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.150.1. Executing ABC.

3.77.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4626, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.151.1. Executing ABC.

3.77.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4617, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.152.1. Executing ABC.

3.77.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4608, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.153.1. Executing ABC.

3.77.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4599, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.154.1. Executing ABC.

3.77.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4590, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.155.1. Executing ABC.

3.77.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4581, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.156.1. Executing ABC.

3.77.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4572, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.157.1. Executing ABC.

3.77.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4563, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.158.1. Executing ABC.

3.77.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4554, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.159.1. Executing ABC.

3.77.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4545, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.160.1. Executing ABC.

3.77.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4536, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.161.1. Executing ABC.

3.77.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4527, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.162.1. Executing ABC.

3.77.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4518, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.163.1. Executing ABC.

3.77.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4509, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.164.1. Executing ABC.

3.77.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4500, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.165.1. Executing ABC.

3.77.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4491, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.166.1. Executing ABC.

3.77.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4482, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.167.1. Executing ABC.

3.77.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4473, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.168.1. Executing ABC.

3.77.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4464, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.169.1. Executing ABC.

3.77.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4455, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.170.1. Executing ABC.

3.77.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4446, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.171.1. Executing ABC.

3.77.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4437, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.172.1. Executing ABC.

3.77.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4428, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.173.1. Executing ABC.

3.77.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4419, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.174.1. Executing ABC.

3.77.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4410, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.175.1. Executing ABC.

3.77.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4401, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.176.1. Executing ABC.

3.77.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4392, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.177.1. Executing ABC.

3.77.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4383, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.178.1. Executing ABC.

3.77.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4374, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.179.1. Executing ABC.

3.77.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4365, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.180.1. Executing ABC.

3.77.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4356, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.181.1. Executing ABC.

3.77.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4347, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.182.1. Executing ABC.

3.77.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4338, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.183.1. Executing ABC.

3.77.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4329, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.184.1. Executing ABC.

3.77.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4320, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.185.1. Executing ABC.

3.77.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4311, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.186.1. Executing ABC.

3.77.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4302, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.187.1. Executing ABC.

3.77.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4293, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.188.1. Executing ABC.

3.77.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4284, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.189.1. Executing ABC.

3.77.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4275, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.190.1. Executing ABC.

3.77.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4266, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.191.1. Executing ABC.

3.77.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4257, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.192.1. Executing ABC.

3.77.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4248, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.193.1. Executing ABC.

3.77.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4239, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.194.1. Executing ABC.

3.77.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4230, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.195.1. Executing ABC.

3.77.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4221, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.196.1. Executing ABC.

3.77.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4212, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.197.1. Executing ABC.

3.77.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4203, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.198.1. Executing ABC.

3.77.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.199.1. Executing ABC.

3.77.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4185, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.77.200.1. Executing ABC.

3.77.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4176, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.77.201.1. Executing ABC.

yosys> abc -dff

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Summary of detected clock domains:
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3699, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3672, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3654, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3627, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3663, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3681, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3726, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3744, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3798, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3825, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3609, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3618, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3771, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3645, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3843, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3861, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3879, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3897, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3915, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3600, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3708, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3816, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3852, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3870, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3888, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3906, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3924, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3933, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$56691$auto$opt_dff.cc:219:make_patterns_logic$4203, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4158, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4122, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4086, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4050, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4014, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3978, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3942, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$56752$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4149, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4113, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4077, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4005, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3969, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$56654$auto$opt_dff.cc:219:make_patterns_logic$4212, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4167, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4131, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4095, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4059, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4023, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3987, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3951, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$56593$auto$opt_dff.cc:219:make_patterns_logic$4221, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$56789$auto$opt_dff.cc:219:make_patterns_logic$4185, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4140, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4104, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4068, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4032, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3996, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3960, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$56299$auto$opt_dff.cc:219:make_patterns_logic$4275, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55907$auto$opt_dff.cc:219:make_patterns_logic$4347, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55515$auto$opt_dff.cc:219:make_patterns_logic$4419, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55123$auto$opt_dff.cc:219:make_patterns_logic$4491, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54731$auto$opt_dff.cc:219:make_patterns_logic$4563, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54339$auto$opt_dff.cc:219:make_patterns_logic$4635, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53947$auto$opt_dff.cc:219:make_patterns_logic$4707, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$4779, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$56262$auto$opt_dff.cc:219:make_patterns_logic$4284, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55870$auto$opt_dff.cc:219:make_patterns_logic$4356, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55478$auto$opt_dff.cc:219:make_patterns_logic$4428, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55086$auto$opt_dff.cc:219:make_patterns_logic$4500, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$4572, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$54302$auto$opt_dff.cc:219:make_patterns_logic$4644, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$53910$auto$opt_dff.cc:219:make_patterns_logic$4716, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$53518$auto$opt_dff.cc:219:make_patterns_logic$4788, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$56201$auto$opt_dff.cc:219:make_patterns_logic$4293, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$55809$auto$opt_dff.cc:219:make_patterns_logic$4365, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$55417$auto$opt_dff.cc:219:make_patterns_logic$4437, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$55025$auto$opt_dff.cc:219:make_patterns_logic$4509, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$54633$auto$opt_dff.cc:219:make_patterns_logic$4581, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$54241$auto$opt_dff.cc:219:make_patterns_logic$4653, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$53849$auto$opt_dff.cc:219:make_patterns_logic$4725, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$53457$auto$opt_dff.cc:219:make_patterns_logic$4797, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$56556$auto$opt_dff.cc:219:make_patterns_logic$4230, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$56164$auto$opt_dff.cc:219:make_patterns_logic$4302, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55772$auto$opt_dff.cc:219:make_patterns_logic$4374, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55380$auto$opt_dff.cc:219:make_patterns_logic$4446, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$54988$auto$opt_dff.cc:219:make_patterns_logic$4518, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$54596$auto$opt_dff.cc:219:make_patterns_logic$4590, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$54204$auto$opt_dff.cc:219:make_patterns_logic$4662, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$53812$auto$opt_dff.cc:219:make_patterns_logic$4734, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$56495$auto$opt_dff.cc:219:make_patterns_logic$4239, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$56103$auto$opt_dff.cc:219:make_patterns_logic$4311, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$55711$auto$opt_dff.cc:219:make_patterns_logic$4383, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$55319$auto$opt_dff.cc:219:make_patterns_logic$4455, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$54927$auto$opt_dff.cc:219:make_patterns_logic$4527, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$54535$auto$opt_dff.cc:219:make_patterns_logic$4599, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$54143$auto$opt_dff.cc:219:make_patterns_logic$4671, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$53751$auto$opt_dff.cc:219:make_patterns_logic$4743, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$56360$auto$opt_dff.cc:219:make_patterns_logic$4266, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55968$auto$opt_dff.cc:219:make_patterns_logic$4338, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55576$auto$opt_dff.cc:219:make_patterns_logic$4410, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55184$auto$opt_dff.cc:219:make_patterns_logic$4482, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54792$auto$opt_dff.cc:219:make_patterns_logic$4554, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54400$auto$opt_dff.cc:219:make_patterns_logic$4626, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54008$auto$opt_dff.cc:219:make_patterns_logic$4698, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53616$auto$opt_dff.cc:219:make_patterns_logic$4770, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$56458$auto$opt_dff.cc:219:make_patterns_logic$4248, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$56066$auto$opt_dff.cc:219:make_patterns_logic$4320, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55674$auto$opt_dff.cc:219:make_patterns_logic$4392, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$55282$auto$opt_dff.cc:219:make_patterns_logic$4464, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$54890$auto$opt_dff.cc:219:make_patterns_logic$4536, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$54498$auto$opt_dff.cc:219:make_patterns_logic$4608, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$54106$auto$opt_dff.cc:219:make_patterns_logic$4680, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$53714$auto$opt_dff.cc:219:make_patterns_logic$4752, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$56397$auto$opt_dff.cc:219:make_patterns_logic$4257, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$56005$auto$opt_dff.cc:219:make_patterns_logic$4329, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$55613$auto$opt_dff.cc:219:make_patterns_logic$4401, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$55221$auto$opt_dff.cc:219:make_patterns_logic$4473, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$54829$auto$opt_dff.cc:219:make_patterns_logic$4545, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$54437$auto$opt_dff.cc:219:make_patterns_logic$4617, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$54045$auto$opt_dff.cc:219:make_patterns_logic$4689, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$abc$53653$auto$opt_dff.cc:219:make_patterns_logic$4761, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3780, arst=\rst, srst={ }
  4893 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3304, arst=\rst, srst={ }
  3824 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5641, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3834, arst=\rst, srst={ }
  40 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3807, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3591, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3762, arst=\rst, srst={ }
  38 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3753, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3690, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3789, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3717, arst=\rst, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3735, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3582, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$44010$auto$opt_dff.cc:219:make_patterns_logic$3330, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46238$auto$opt_dff.cc:219:make_patterns_logic$3546, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46299$auto$opt_dff.cc:219:make_patterns_logic$3465, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46360$auto$opt_dff.cc:219:make_patterns_logic$3456, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46397$auto$opt_dff.cc:219:make_patterns_logic$3447, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46458$auto$opt_dff.cc:219:make_patterns_logic$3438, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46495$auto$opt_dff.cc:219:make_patterns_logic$3420, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46556$auto$opt_dff.cc:219:make_patterns_logic$3411, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46617$auto$opt_dff.cc:219:make_patterns_logic$3393, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46678$auto$opt_dff.cc:219:make_patterns_logic$3384, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46715$auto$opt_dff.cc:219:make_patterns_logic$3366, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46776$auto$opt_dff.cc:219:make_patterns_logic$3357, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46837$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46874$auto$opt_dff.cc:219:make_patterns_logic$3339, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46996$auto$opt_dff.cc:219:make_patterns_logic$3573, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47057$auto$opt_dff.cc:219:make_patterns_logic$3564, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47094$auto$opt_dff.cc:219:make_patterns_logic$3555, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47131$auto$opt_dff.cc:219:make_patterns_logic$3537, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47192$auto$opt_dff.cc:219:make_patterns_logic$3528, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47229$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47290$auto$opt_dff.cc:219:make_patterns_logic$3510, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47327$auto$opt_dff.cc:219:make_patterns_logic$3501, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47388$auto$opt_dff.cc:219:make_patterns_logic$3492, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$47425$auto$opt_dff.cc:219:make_patterns_logic$3474, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47486$auto$opt_dff.cc:219:make_patterns_logic$3429, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47523$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3375, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$47597$auto$opt_dff.cc:219:make_patterns_logic$3483, arst=\rst, srst={ }
  5 cells in clk=\clk, en=$abc$47635$auto$opt_dff.cc:219:make_patterns_logic$3297, arst=\rst, srst={ }
  1063 cells in clk=\clk, en=$abc$47645$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst=$abc$47645$auto$rtlil.cc:2549:NotGate$42673
  40 cells in clk=\clk, en=$abc$48715$auto$opt_dff.cc:219:make_patterns_logic$3318, arst={ }, srst=!$abc$48715$auto$rtlil.cc:2400:Or$5760
  17 cells in clk=\clk, en=$abc$48755$memory\key$wren[1][0][0]$y$5837, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$48781$memory\key$wren[2][0][0]$y$5847, arst={ }, srst={ }
  9 cells in clk=\clk, en=$abc$48808$memory\key$wren[3][0][0]$y$5853, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$48834$memory\key$wren[4][0][0]$y$5863, arst={ }, srst={ }
  9 cells in clk=\clk, en=$abc$48861$memory\key$wren[5][0][0]$y$5869, arst={ }, srst={ }
  19 cells in clk=\clk, en=$abc$48887$memory\key$wren[6][0][0]$y$5877, arst={ }, srst={ }
  16 cells in clk=\clk, en=$abc$48915$memory\key$wren[0][0][0]$y$5829, arst={ }, srst={ }
  36 cells in clk=\clk, en=$abc$48948$auto$opt_dff.cc:219:make_patterns_logic$5625, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49010$auto$opt_dff.cc:219:make_patterns_logic$5616, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49047$auto$opt_dff.cc:219:make_patterns_logic$5607, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49108$auto$opt_dff.cc:219:make_patterns_logic$5598, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49145$auto$opt_dff.cc:219:make_patterns_logic$5589, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49206$auto$opt_dff.cc:219:make_patterns_logic$5580, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49243$auto$opt_dff.cc:219:make_patterns_logic$5571, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49304$auto$opt_dff.cc:219:make_patterns_logic$5562, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49341$auto$opt_dff.cc:219:make_patterns_logic$5553, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49402$auto$opt_dff.cc:219:make_patterns_logic$5544, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49439$auto$opt_dff.cc:219:make_patterns_logic$5535, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49500$auto$opt_dff.cc:219:make_patterns_logic$5526, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49537$auto$opt_dff.cc:219:make_patterns_logic$5517, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49598$auto$opt_dff.cc:219:make_patterns_logic$5508, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49635$auto$opt_dff.cc:219:make_patterns_logic$5499, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49696$auto$opt_dff.cc:219:make_patterns_logic$5490, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49733$auto$opt_dff.cc:219:make_patterns_logic$5481, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49794$auto$opt_dff.cc:219:make_patterns_logic$5472, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49831$auto$opt_dff.cc:219:make_patterns_logic$5463, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49892$auto$opt_dff.cc:219:make_patterns_logic$5454, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49929$auto$opt_dff.cc:219:make_patterns_logic$5445, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49990$auto$opt_dff.cc:219:make_patterns_logic$5436, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50027$auto$opt_dff.cc:219:make_patterns_logic$5427, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50088$auto$opt_dff.cc:219:make_patterns_logic$5418, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50125$auto$opt_dff.cc:219:make_patterns_logic$5409, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50186$auto$opt_dff.cc:219:make_patterns_logic$5400, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50223$auto$opt_dff.cc:219:make_patterns_logic$5391, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50284$auto$opt_dff.cc:219:make_patterns_logic$5382, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50321$auto$opt_dff.cc:219:make_patterns_logic$5373, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50382$auto$opt_dff.cc:219:make_patterns_logic$5364, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50419$auto$opt_dff.cc:219:make_patterns_logic$5355, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50480$auto$opt_dff.cc:219:make_patterns_logic$5346, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50517$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50578$auto$opt_dff.cc:219:make_patterns_logic$5328, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50615$auto$opt_dff.cc:219:make_patterns_logic$5319, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50676$auto$opt_dff.cc:219:make_patterns_logic$5310, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50713$auto$opt_dff.cc:219:make_patterns_logic$5301, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50774$auto$opt_dff.cc:219:make_patterns_logic$5292, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50811$auto$opt_dff.cc:219:make_patterns_logic$5283, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50872$auto$opt_dff.cc:219:make_patterns_logic$5274, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50909$auto$opt_dff.cc:219:make_patterns_logic$5265, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50970$auto$opt_dff.cc:219:make_patterns_logic$5256, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51007$auto$opt_dff.cc:219:make_patterns_logic$5247, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51068$auto$opt_dff.cc:219:make_patterns_logic$5238, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51105$auto$opt_dff.cc:219:make_patterns_logic$5229, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51166$auto$opt_dff.cc:219:make_patterns_logic$5220, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51203$auto$opt_dff.cc:219:make_patterns_logic$5211, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51264$auto$opt_dff.cc:219:make_patterns_logic$5202, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51301$auto$opt_dff.cc:219:make_patterns_logic$5193, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51362$auto$opt_dff.cc:219:make_patterns_logic$5184, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51399$auto$opt_dff.cc:219:make_patterns_logic$5175, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51460$auto$opt_dff.cc:219:make_patterns_logic$5166, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51497$auto$opt_dff.cc:219:make_patterns_logic$5157, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51558$auto$opt_dff.cc:219:make_patterns_logic$5148, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51595$auto$opt_dff.cc:219:make_patterns_logic$5139, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51656$auto$opt_dff.cc:219:make_patterns_logic$5130, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51693$auto$opt_dff.cc:219:make_patterns_logic$5121, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51754$auto$opt_dff.cc:219:make_patterns_logic$5112, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51791$auto$opt_dff.cc:219:make_patterns_logic$5103, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51852$auto$opt_dff.cc:219:make_patterns_logic$5094, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51889$auto$opt_dff.cc:219:make_patterns_logic$5085, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51950$auto$opt_dff.cc:219:make_patterns_logic$5076, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51987$auto$opt_dff.cc:219:make_patterns_logic$5067, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52048$auto$opt_dff.cc:219:make_patterns_logic$5058, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52085$auto$opt_dff.cc:219:make_patterns_logic$5049, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52146$auto$opt_dff.cc:219:make_patterns_logic$5040, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52183$auto$opt_dff.cc:219:make_patterns_logic$5031, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52244$auto$opt_dff.cc:219:make_patterns_logic$5022, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52281$auto$opt_dff.cc:219:make_patterns_logic$5013, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52342$auto$opt_dff.cc:219:make_patterns_logic$5004, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52379$auto$opt_dff.cc:219:make_patterns_logic$4995, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52440$auto$opt_dff.cc:219:make_patterns_logic$4986, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52477$auto$opt_dff.cc:219:make_patterns_logic$4977, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52538$auto$opt_dff.cc:219:make_patterns_logic$4968, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52575$auto$opt_dff.cc:219:make_patterns_logic$4959, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52636$auto$opt_dff.cc:219:make_patterns_logic$4950, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52673$auto$opt_dff.cc:219:make_patterns_logic$4941, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52734$auto$opt_dff.cc:219:make_patterns_logic$4932, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52771$auto$opt_dff.cc:219:make_patterns_logic$4923, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52832$auto$opt_dff.cc:219:make_patterns_logic$4914, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52869$auto$opt_dff.cc:219:make_patterns_logic$4905, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52930$auto$opt_dff.cc:219:make_patterns_logic$4896, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52967$auto$opt_dff.cc:219:make_patterns_logic$4887, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53028$auto$opt_dff.cc:219:make_patterns_logic$4878, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53065$auto$opt_dff.cc:219:make_patterns_logic$4869, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53126$auto$opt_dff.cc:219:make_patterns_logic$4860, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53163$auto$opt_dff.cc:219:make_patterns_logic$4851, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53224$auto$opt_dff.cc:219:make_patterns_logic$4842, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53261$auto$opt_dff.cc:219:make_patterns_logic$4833, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53322$auto$opt_dff.cc:219:make_patterns_logic$4824, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$53359$auto$opt_dff.cc:219:make_patterns_logic$4815, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$53420$auto$opt_dff.cc:219:make_patterns_logic$4806, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$56850$auto$opt_dff.cc:219:make_patterns_logic$4176, arst=\rst, srst={ }

3.78.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3699, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.78.2.1. Executing ABC.

3.78.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3672, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.3.1. Executing ABC.

3.78.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3654, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.4.1. Executing ABC.

3.78.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.5.1. Executing ABC.

3.78.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3627, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.6.1. Executing ABC.

3.78.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3663, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.7.1. Executing ABC.

3.78.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3681, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.8.1. Executing ABC.

3.78.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3726, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.9.1. Executing ABC.

3.78.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3744, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.78.10.1. Executing ABC.

3.78.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3798, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.78.11.1. Executing ABC.

3.78.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3825, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.12.1. Executing ABC.

3.78.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3609, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.13.1. Executing ABC.

3.78.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3618, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.14.1. Executing ABC.

3.78.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3771, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.15.1. Executing ABC.

3.78.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3645, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.16.1. Executing ABC.

3.78.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3843, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.78.17.1. Executing ABC.

3.78.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3861, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.18.1. Executing ABC.

3.78.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3879, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.19.1. Executing ABC.

3.78.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3897, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.20.1. Executing ABC.

3.78.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3915, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.21.1. Executing ABC.

3.78.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3600, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.22.1. Executing ABC.

3.78.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3708, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.78.23.1. Executing ABC.

3.78.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3816, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.24.1. Executing ABC.

3.78.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3852, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.25.1. Executing ABC.

3.78.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3870, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.26.1. Executing ABC.

3.78.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3888, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.27.1. Executing ABC.

3.78.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3906, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.28.1. Executing ABC.

3.78.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3924, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.29.1. Executing ABC.

3.78.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3933, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.30.1. Executing ABC.

3.78.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56691$auto$opt_dff.cc:219:make_patterns_logic$4203, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.31.1. Executing ABC.

3.78.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4158, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.32.1. Executing ABC.

3.78.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4122, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.33.1. Executing ABC.

3.78.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4086, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.34.1. Executing ABC.

3.78.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4050, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.35.1. Executing ABC.

3.78.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4014, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.36.1. Executing ABC.

3.78.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3978, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.37.1. Executing ABC.

3.78.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3942, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.78.38.1. Executing ABC.

3.78.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56752$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.39.1. Executing ABC.

3.78.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4149, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.40.1. Executing ABC.

3.78.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4113, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.41.1. Executing ABC.

3.78.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4077, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.42.1. Executing ABC.

3.78.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.43.1. Executing ABC.

3.78.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4005, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.44.1. Executing ABC.

3.78.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3969, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.78.45.1. Executing ABC.

3.78.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56654$auto$opt_dff.cc:219:make_patterns_logic$4212, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.46.1. Executing ABC.

3.78.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4167, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.47.1. Executing ABC.

3.78.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4131, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.48.1. Executing ABC.

3.78.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4095, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.49.1. Executing ABC.

3.78.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4059, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.50.1. Executing ABC.

3.78.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4023, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.51.1. Executing ABC.

3.78.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3987, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.52.1. Executing ABC.

3.78.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3951, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.53.1. Executing ABC.

3.78.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56593$auto$opt_dff.cc:219:make_patterns_logic$4221, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.54.1. Executing ABC.

3.78.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56789$auto$opt_dff.cc:219:make_patterns_logic$4185, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.55.1. Executing ABC.

3.78.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4140, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.56.1. Executing ABC.

3.78.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4104, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.57.1. Executing ABC.

3.78.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4068, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.58.1. Executing ABC.

3.78.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4032, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.59.1. Executing ABC.

3.78.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3996, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.60.1. Executing ABC.

3.78.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3960, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.78.61.1. Executing ABC.

3.78.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56299$auto$opt_dff.cc:219:make_patterns_logic$4275, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.62.1. Executing ABC.

3.78.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55907$auto$opt_dff.cc:219:make_patterns_logic$4347, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.63.1. Executing ABC.

3.78.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55515$auto$opt_dff.cc:219:make_patterns_logic$4419, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.64.1. Executing ABC.

3.78.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55123$auto$opt_dff.cc:219:make_patterns_logic$4491, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.65.1. Executing ABC.

3.78.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54731$auto$opt_dff.cc:219:make_patterns_logic$4563, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.66.1. Executing ABC.

3.78.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54339$auto$opt_dff.cc:219:make_patterns_logic$4635, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.67.1. Executing ABC.

3.78.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53947$auto$opt_dff.cc:219:make_patterns_logic$4707, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.68.1. Executing ABC.

3.78.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53555$auto$opt_dff.cc:219:make_patterns_logic$4779, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.69.1. Executing ABC.

3.78.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56262$auto$opt_dff.cc:219:make_patterns_logic$4284, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.70.1. Executing ABC.

3.78.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55870$auto$opt_dff.cc:219:make_patterns_logic$4356, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.71.1. Executing ABC.

3.78.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55478$auto$opt_dff.cc:219:make_patterns_logic$4428, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.72.1. Executing ABC.

3.78.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55086$auto$opt_dff.cc:219:make_patterns_logic$4500, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.73.1. Executing ABC.

3.78.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54694$auto$opt_dff.cc:219:make_patterns_logic$4572, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.74.1. Executing ABC.

3.78.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54302$auto$opt_dff.cc:219:make_patterns_logic$4644, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.75.1. Executing ABC.

3.78.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53910$auto$opt_dff.cc:219:make_patterns_logic$4716, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.76.1. Executing ABC.

3.78.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53518$auto$opt_dff.cc:219:make_patterns_logic$4788, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.77.1. Executing ABC.

3.78.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56201$auto$opt_dff.cc:219:make_patterns_logic$4293, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.78.1. Executing ABC.

3.78.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55809$auto$opt_dff.cc:219:make_patterns_logic$4365, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.79.1. Executing ABC.

3.78.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55417$auto$opt_dff.cc:219:make_patterns_logic$4437, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.80.1. Executing ABC.

3.78.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55025$auto$opt_dff.cc:219:make_patterns_logic$4509, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.81.1. Executing ABC.

3.78.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54633$auto$opt_dff.cc:219:make_patterns_logic$4581, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.82.1. Executing ABC.

3.78.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54241$auto$opt_dff.cc:219:make_patterns_logic$4653, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.83.1. Executing ABC.

3.78.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53849$auto$opt_dff.cc:219:make_patterns_logic$4725, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.84.1. Executing ABC.

3.78.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53457$auto$opt_dff.cc:219:make_patterns_logic$4797, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.85.1. Executing ABC.

3.78.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56556$auto$opt_dff.cc:219:make_patterns_logic$4230, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.86.1. Executing ABC.

3.78.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56164$auto$opt_dff.cc:219:make_patterns_logic$4302, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.87.1. Executing ABC.

3.78.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55772$auto$opt_dff.cc:219:make_patterns_logic$4374, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.88.1. Executing ABC.

3.78.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55380$auto$opt_dff.cc:219:make_patterns_logic$4446, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.89.1. Executing ABC.

3.78.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54988$auto$opt_dff.cc:219:make_patterns_logic$4518, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.90.1. Executing ABC.

3.78.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54596$auto$opt_dff.cc:219:make_patterns_logic$4590, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.91.1. Executing ABC.

3.78.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54204$auto$opt_dff.cc:219:make_patterns_logic$4662, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.92.1. Executing ABC.

3.78.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53812$auto$opt_dff.cc:219:make_patterns_logic$4734, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.93.1. Executing ABC.

3.78.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56495$auto$opt_dff.cc:219:make_patterns_logic$4239, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.94.1. Executing ABC.

3.78.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56103$auto$opt_dff.cc:219:make_patterns_logic$4311, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.95.1. Executing ABC.

3.78.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55711$auto$opt_dff.cc:219:make_patterns_logic$4383, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.96.1. Executing ABC.

3.78.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55319$auto$opt_dff.cc:219:make_patterns_logic$4455, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.97.1. Executing ABC.

3.78.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54927$auto$opt_dff.cc:219:make_patterns_logic$4527, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.98.1. Executing ABC.

3.78.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54535$auto$opt_dff.cc:219:make_patterns_logic$4599, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.99.1. Executing ABC.

3.78.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54143$auto$opt_dff.cc:219:make_patterns_logic$4671, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.100.1. Executing ABC.

3.78.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53751$auto$opt_dff.cc:219:make_patterns_logic$4743, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.101.1. Executing ABC.

3.78.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56360$auto$opt_dff.cc:219:make_patterns_logic$4266, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.102.1. Executing ABC.

3.78.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55968$auto$opt_dff.cc:219:make_patterns_logic$4338, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.103.1. Executing ABC.

3.78.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55576$auto$opt_dff.cc:219:make_patterns_logic$4410, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.104.1. Executing ABC.

3.78.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55184$auto$opt_dff.cc:219:make_patterns_logic$4482, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.105.1. Executing ABC.

3.78.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54792$auto$opt_dff.cc:219:make_patterns_logic$4554, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.106.1. Executing ABC.

3.78.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54400$auto$opt_dff.cc:219:make_patterns_logic$4626, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.107.1. Executing ABC.

3.78.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54008$auto$opt_dff.cc:219:make_patterns_logic$4698, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.108.1. Executing ABC.

3.78.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53616$auto$opt_dff.cc:219:make_patterns_logic$4770, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.109.1. Executing ABC.

3.78.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56458$auto$opt_dff.cc:219:make_patterns_logic$4248, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.110.1. Executing ABC.

3.78.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56066$auto$opt_dff.cc:219:make_patterns_logic$4320, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.111.1. Executing ABC.

3.78.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55674$auto$opt_dff.cc:219:make_patterns_logic$4392, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.112.1. Executing ABC.

3.78.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55282$auto$opt_dff.cc:219:make_patterns_logic$4464, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.113.1. Executing ABC.

3.78.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54890$auto$opt_dff.cc:219:make_patterns_logic$4536, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.114.1. Executing ABC.

3.78.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54498$auto$opt_dff.cc:219:make_patterns_logic$4608, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.115.1. Executing ABC.

3.78.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54106$auto$opt_dff.cc:219:make_patterns_logic$4680, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.116.1. Executing ABC.

3.78.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53714$auto$opt_dff.cc:219:make_patterns_logic$4752, asynchronously reset by \rst
Extracted 31 gates and 65 wires to a netlist network with 34 inputs and 12 outputs.

3.78.117.1. Executing ABC.

3.78.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56397$auto$opt_dff.cc:219:make_patterns_logic$4257, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.118.1. Executing ABC.

3.78.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56005$auto$opt_dff.cc:219:make_patterns_logic$4329, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.119.1. Executing ABC.

3.78.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55613$auto$opt_dff.cc:219:make_patterns_logic$4401, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.120.1. Executing ABC.

3.78.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55221$auto$opt_dff.cc:219:make_patterns_logic$4473, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.121.1. Executing ABC.

3.78.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54829$auto$opt_dff.cc:219:make_patterns_logic$4545, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.122.1. Executing ABC.

3.78.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54437$auto$opt_dff.cc:219:make_patterns_logic$4617, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.123.1. Executing ABC.

3.78.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54045$auto$opt_dff.cc:219:make_patterns_logic$4689, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.124.1. Executing ABC.

3.78.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53653$auto$opt_dff.cc:219:make_patterns_logic$4761, asynchronously reset by \rst
Extracted 33 gates and 69 wires to a netlist network with 36 inputs and 14 outputs.

3.78.125.1. Executing ABC.

3.78.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3780, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.126.1. Executing ABC.

3.78.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3304, asynchronously reset by \rst
Extracted 4893 gates and 8026 wires to a netlist network with 3132 inputs and 269 outputs.

3.78.127.1. Executing ABC.

3.78.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$3279, asynchronously reset by \rst
Extracted 3824 gates and 5865 wires to a netlist network with 2039 inputs and 1317 outputs.

3.78.128.1. Executing ABC.

3.78.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5641, asynchronously reset by \rst
Extracted 32 gates and 40 wires to a netlist network with 7 inputs and 10 outputs.

3.78.129.1. Executing ABC.

3.78.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3834, asynchronously reset by \rst
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 23 outputs.

3.78.130.1. Executing ABC.

3.78.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3807, asynchronously reset by \rst
Extracted 40 gates and 77 wires to a netlist network with 37 inputs and 19 outputs.

3.78.131.1. Executing ABC.

3.78.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3591, asynchronously reset by \rst
Extracted 51 gates and 92 wires to a netlist network with 41 inputs and 28 outputs.

3.78.132.1. Executing ABC.

3.78.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3762, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.133.1. Executing ABC.

3.78.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3753, asynchronously reset by \rst
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 17 outputs.

3.78.134.1. Executing ABC.

3.78.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3690, asynchronously reset by \rst
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 13 outputs.

3.78.135.1. Executing ABC.

3.78.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3789, asynchronously reset by \rst
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 20 outputs.

3.78.136.1. Executing ABC.

3.78.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3717, asynchronously reset by \rst
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 16 outputs.

3.78.137.1. Executing ABC.

3.78.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3735, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.78.138.1. Executing ABC.

3.78.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3582, asynchronously reset by \rst
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 10 outputs.

3.78.139.1. Executing ABC.

3.78.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$44010$auto$opt_dff.cc:219:make_patterns_logic$3330, asynchronously reset by \rst
Extracted 51 gates and 98 wires to a netlist network with 47 inputs and 27 outputs.

3.78.140.1. Executing ABC.

3.78.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46238$auto$opt_dff.cc:219:make_patterns_logic$3546, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.141.1. Executing ABC.

3.78.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46299$auto$opt_dff.cc:219:make_patterns_logic$3465, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.142.1. Executing ABC.

3.78.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46360$auto$opt_dff.cc:219:make_patterns_logic$3456, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.143.1. Executing ABC.

3.78.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46397$auto$opt_dff.cc:219:make_patterns_logic$3447, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.144.1. Executing ABC.

3.78.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46458$auto$opt_dff.cc:219:make_patterns_logic$3438, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.145.1. Executing ABC.

3.78.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46495$auto$opt_dff.cc:219:make_patterns_logic$3420, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.146.1. Executing ABC.

3.78.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46556$auto$opt_dff.cc:219:make_patterns_logic$3411, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.147.1. Executing ABC.

3.78.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46617$auto$opt_dff.cc:219:make_patterns_logic$3393, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.148.1. Executing ABC.

3.78.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46678$auto$opt_dff.cc:219:make_patterns_logic$3384, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.149.1. Executing ABC.

3.78.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46715$auto$opt_dff.cc:219:make_patterns_logic$3366, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.150.1. Executing ABC.

3.78.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46776$auto$opt_dff.cc:219:make_patterns_logic$3357, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.151.1. Executing ABC.

3.78.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46837$auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.152.1. Executing ABC.

3.78.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46874$auto$opt_dff.cc:219:make_patterns_logic$3339, asynchronously reset by \rst
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 17 outputs.

3.78.153.1. Executing ABC.

3.78.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46996$auto$opt_dff.cc:219:make_patterns_logic$3573, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.154.1. Executing ABC.

3.78.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47057$auto$opt_dff.cc:219:make_patterns_logic$3564, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.155.1. Executing ABC.

3.78.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47094$auto$opt_dff.cc:219:make_patterns_logic$3555, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.156.1. Executing ABC.

3.78.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47131$auto$opt_dff.cc:219:make_patterns_logic$3537, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.157.1. Executing ABC.

3.78.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47192$auto$opt_dff.cc:219:make_patterns_logic$3528, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.158.1. Executing ABC.

3.78.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47229$auto$opt_dff.cc:219:make_patterns_logic$3519, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.159.1. Executing ABC.

3.78.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47290$auto$opt_dff.cc:219:make_patterns_logic$3510, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.160.1. Executing ABC.

3.78.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47327$auto$opt_dff.cc:219:make_patterns_logic$3501, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.161.1. Executing ABC.

3.78.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47388$auto$opt_dff.cc:219:make_patterns_logic$3492, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.162.1. Executing ABC.

3.78.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47425$auto$opt_dff.cc:219:make_patterns_logic$3474, asynchronously reset by \rst
Extracted 29 gates and 61 wires to a netlist network with 32 inputs and 10 outputs.

3.78.163.1. Executing ABC.

3.78.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47486$auto$opt_dff.cc:219:make_patterns_logic$3429, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.164.1. Executing ABC.

3.78.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47523$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.165.1. Executing ABC.

3.78.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3375, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.166.1. Executing ABC.

3.78.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47597$auto$opt_dff.cc:219:make_patterns_logic$3483, asynchronously reset by \rst
Extracted 41 gates and 81 wires to a netlist network with 40 inputs and 20 outputs.

3.78.167.1. Executing ABC.

3.78.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47635$auto$opt_dff.cc:219:make_patterns_logic$3297, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.78.168.1. Executing ABC.

3.78.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47645$auto$opt_dff.cc:219:make_patterns_logic$5632, synchronously reset by $abc$47645$auto$rtlil.cc:2549:NotGate$42673
Extracted 1063 gates and 2109 wires to a netlist network with 1046 inputs and 11 outputs.

3.78.169.1. Executing ABC.

3.78.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48715$auto$opt_dff.cc:219:make_patterns_logic$3318, synchronously reset by !$abc$48715$auto$rtlil.cc:2400:Or$5760
Extracted 40 gates and 45 wires to a netlist network with 5 inputs and 4 outputs.

3.78.170.1. Executing ABC.

3.78.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48755$memory\key$wren[1][0][0]$y$5837
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 9 outputs.

3.78.171.1. Executing ABC.

3.78.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48781$memory\key$wren[2][0][0]$y$5847
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.78.172.1. Executing ABC.

3.78.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48808$memory\key$wren[3][0][0]$y$5853
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.78.173.1. Executing ABC.

3.78.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48834$memory\key$wren[4][0][0]$y$5863
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 9 outputs.

3.78.174.1. Executing ABC.

3.78.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48861$memory\key$wren[5][0][0]$y$5869
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.78.175.1. Executing ABC.

3.78.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48887$memory\key$wren[6][0][0]$y$5877
Extracted 19 gates and 41 wires to a netlist network with 22 inputs and 10 outputs.

3.78.176.1. Executing ABC.

3.78.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48915$memory\key$wren[0][0][0]$y$5829
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 11 outputs.

3.78.177.1. Executing ABC.

3.78.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48948$auto$opt_dff.cc:219:make_patterns_logic$5625, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.178.1. Executing ABC.

3.78.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49010$auto$opt_dff.cc:219:make_patterns_logic$5616, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.179.1. Executing ABC.

3.78.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49047$auto$opt_dff.cc:219:make_patterns_logic$5607, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.180.1. Executing ABC.

3.78.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49108$auto$opt_dff.cc:219:make_patterns_logic$5598, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.181.1. Executing ABC.

3.78.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49145$auto$opt_dff.cc:219:make_patterns_logic$5589, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.182.1. Executing ABC.

3.78.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49206$auto$opt_dff.cc:219:make_patterns_logic$5580, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.183.1. Executing ABC.

3.78.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49243$auto$opt_dff.cc:219:make_patterns_logic$5571, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.184.1. Executing ABC.

3.78.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49304$auto$opt_dff.cc:219:make_patterns_logic$5562, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.185.1. Executing ABC.

3.78.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49341$auto$opt_dff.cc:219:make_patterns_logic$5553, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.186.1. Executing ABC.

3.78.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49402$auto$opt_dff.cc:219:make_patterns_logic$5544, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.187.1. Executing ABC.

3.78.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49439$auto$opt_dff.cc:219:make_patterns_logic$5535, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.188.1. Executing ABC.

3.78.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49500$auto$opt_dff.cc:219:make_patterns_logic$5526, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.189.1. Executing ABC.

3.78.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49537$auto$opt_dff.cc:219:make_patterns_logic$5517, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.190.1. Executing ABC.

3.78.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49598$auto$opt_dff.cc:219:make_patterns_logic$5508, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.191.1. Executing ABC.

3.78.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49635$auto$opt_dff.cc:219:make_patterns_logic$5499, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.192.1. Executing ABC.

3.78.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49696$auto$opt_dff.cc:219:make_patterns_logic$5490, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.193.1. Executing ABC.

3.78.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49733$auto$opt_dff.cc:219:make_patterns_logic$5481, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.194.1. Executing ABC.

3.78.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49794$auto$opt_dff.cc:219:make_patterns_logic$5472, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.195.1. Executing ABC.

3.78.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49831$auto$opt_dff.cc:219:make_patterns_logic$5463, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.196.1. Executing ABC.

3.78.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49892$auto$opt_dff.cc:219:make_patterns_logic$5454, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.197.1. Executing ABC.

3.78.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49929$auto$opt_dff.cc:219:make_patterns_logic$5445, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.198.1. Executing ABC.

3.78.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49990$auto$opt_dff.cc:219:make_patterns_logic$5436, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.199.1. Executing ABC.

3.78.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50027$auto$opt_dff.cc:219:make_patterns_logic$5427, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.78.200.1. Executing ABC.

3.78.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50088$auto$opt_dff.cc:219:make_patterns_logic$5418, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.78.201.1. Executing ABC.

yosys> abc -dff

3.79. Executing ABC pass (technology mapping using ABC).

3.79.1. Summary of detected clock domains:
  61 cells in clk=\clk, en=$abc$50970$auto$opt_dff.cc:219:make_patterns_logic$5256, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79229$abc$50027$auto$opt_dff.cc:219:make_patterns_logic$5427, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79192$abc$49990$auto$opt_dff.cc:219:make_patterns_logic$5436, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79147$abc$49929$auto$opt_dff.cc:219:make_patterns_logic$5445, arst=\rst, srst={ }
  5 cells in clk=\clk, en=$abc$77016$abc$47635$auto$opt_dff.cc:219:make_patterns_logic$3297, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$53359$auto$opt_dff.cc:219:make_patterns_logic$4815, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$53322$auto$opt_dff.cc:219:make_patterns_logic$4824, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$53261$auto$opt_dff.cc:219:make_patterns_logic$4833, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$53224$auto$opt_dff.cc:219:make_patterns_logic$4842, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$53163$auto$opt_dff.cc:219:make_patterns_logic$4851, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$53126$auto$opt_dff.cc:219:make_patterns_logic$4860, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$53065$auto$opt_dff.cc:219:make_patterns_logic$4869, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$53028$auto$opt_dff.cc:219:make_patterns_logic$4878, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52967$auto$opt_dff.cc:219:make_patterns_logic$4887, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52930$auto$opt_dff.cc:219:make_patterns_logic$4896, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52869$auto$opt_dff.cc:219:make_patterns_logic$4905, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52832$auto$opt_dff.cc:219:make_patterns_logic$4914, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52771$auto$opt_dff.cc:219:make_patterns_logic$4923, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79110$abc$49892$auto$opt_dff.cc:219:make_patterns_logic$5454, arst=\rst, srst={ }
  68 cells in clk=\clk, en=$abc$52636$auto$opt_dff.cc:219:make_patterns_logic$4950, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51007$auto$opt_dff.cc:219:make_patterns_logic$5247, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$52734$auto$opt_dff.cc:219:make_patterns_logic$4932, arst=\rst, srst={ }
  114 cells in clk=\clk, en=$abc$52673$auto$opt_dff.cc:219:make_patterns_logic$4941, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79065$abc$49831$auto$opt_dff.cc:219:make_patterns_logic$5463, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79028$abc$49794$auto$opt_dff.cc:219:make_patterns_logic$5472, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78983$abc$49733$auto$opt_dff.cc:219:make_patterns_logic$5481, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78946$abc$49696$auto$opt_dff.cc:219:make_patterns_logic$5490, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78901$abc$49635$auto$opt_dff.cc:219:make_patterns_logic$5499, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78864$abc$49598$auto$opt_dff.cc:219:make_patterns_logic$5508, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78819$abc$49537$auto$opt_dff.cc:219:make_patterns_logic$5517, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78782$abc$49500$auto$opt_dff.cc:219:make_patterns_logic$5526, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50909$auto$opt_dff.cc:219:make_patterns_logic$5265, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50872$auto$opt_dff.cc:219:make_patterns_logic$5274, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50811$auto$opt_dff.cc:219:make_patterns_logic$5283, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50774$auto$opt_dff.cc:219:make_patterns_logic$5292, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50713$auto$opt_dff.cc:219:make_patterns_logic$5301, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50676$auto$opt_dff.cc:219:make_patterns_logic$5310, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50615$auto$opt_dff.cc:219:make_patterns_logic$5319, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50578$auto$opt_dff.cc:219:make_patterns_logic$5328, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50517$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$50480$auto$opt_dff.cc:219:make_patterns_logic$5346, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50419$auto$opt_dff.cc:219:make_patterns_logic$5355, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$50382$auto$opt_dff.cc:219:make_patterns_logic$5364, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$50321$auto$opt_dff.cc:219:make_patterns_logic$5373, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$50284$auto$opt_dff.cc:219:make_patterns_logic$5382, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$50223$auto$opt_dff.cc:219:make_patterns_logic$5391, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$50186$auto$opt_dff.cc:219:make_patterns_logic$5400, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$50125$auto$opt_dff.cc:219:make_patterns_logic$5409, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52575$auto$opt_dff.cc:219:make_patterns_logic$4959, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52538$auto$opt_dff.cc:219:make_patterns_logic$4968, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52477$auto$opt_dff.cc:219:make_patterns_logic$4977, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52440$auto$opt_dff.cc:219:make_patterns_logic$4986, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52379$auto$opt_dff.cc:219:make_patterns_logic$4995, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52342$auto$opt_dff.cc:219:make_patterns_logic$5004, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52281$auto$opt_dff.cc:219:make_patterns_logic$5013, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52244$auto$opt_dff.cc:219:make_patterns_logic$5022, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52183$auto$opt_dff.cc:219:make_patterns_logic$5031, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52146$auto$opt_dff.cc:219:make_patterns_logic$5040, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52085$auto$opt_dff.cc:219:make_patterns_logic$5049, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52048$auto$opt_dff.cc:219:make_patterns_logic$5058, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51987$auto$opt_dff.cc:219:make_patterns_logic$5067, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51950$auto$opt_dff.cc:219:make_patterns_logic$5076, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51889$auto$opt_dff.cc:219:make_patterns_logic$5085, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51852$auto$opt_dff.cc:219:make_patterns_logic$5094, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51791$auto$opt_dff.cc:219:make_patterns_logic$5103, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51754$auto$opt_dff.cc:219:make_patterns_logic$5112, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51693$auto$opt_dff.cc:219:make_patterns_logic$5121, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51656$auto$opt_dff.cc:219:make_patterns_logic$5130, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51595$auto$opt_dff.cc:219:make_patterns_logic$5139, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51558$auto$opt_dff.cc:219:make_patterns_logic$5148, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51497$auto$opt_dff.cc:219:make_patterns_logic$5157, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51460$auto$opt_dff.cc:219:make_patterns_logic$5166, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51399$auto$opt_dff.cc:219:make_patterns_logic$5175, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51362$auto$opt_dff.cc:219:make_patterns_logic$5184, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51301$auto$opt_dff.cc:219:make_patterns_logic$5193, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51264$auto$opt_dff.cc:219:make_patterns_logic$5202, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51203$auto$opt_dff.cc:219:make_patterns_logic$5211, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51166$auto$opt_dff.cc:219:make_patterns_logic$5220, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51105$auto$opt_dff.cc:219:make_patterns_logic$5229, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51068$auto$opt_dff.cc:219:make_patterns_logic$5238, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$76327$abc$46776$auto$opt_dff.cc:219:make_patterns_logic$3357, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$75763$auto$opt_dff.cc:219:make_patterns_logic$3735, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$75946$abc$46299$auto$opt_dff.cc:219:make_patterns_logic$3465, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$76110$abc$46495$auto$opt_dff.cc:219:make_patterns_logic$3420, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$78372$abc$49010$auto$opt_dff.cc:219:make_patterns_logic$5616, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76282$abc$46715$auto$opt_dff.cc:219:make_patterns_logic$3366, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$78491$abc$49145$auto$opt_dff.cc:219:make_patterns_logic$5589, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76536$abc$47094$auto$opt_dff.cc:219:make_patterns_logic$3555, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$78327$abc$48948$auto$opt_dff.cc:219:make_patterns_logic$5625, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$75803$auto$opt_dff.cc:219:make_patterns_logic$3582, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76200$abc$46617$auto$opt_dff.cc:219:make_patterns_logic$3393, arst=\rst, srst={ }
  70 cells in clk=\clk, en=$abc$75841$abc$44010$auto$opt_dff.cc:219:make_patterns_logic$3330, arst=\rst, srst={ }
  21 cells in clk=\clk, en=$abc$78266$abc$48887$memory\key$wren[6][0][0]$y$5877, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$76737$abc$47327$auto$opt_dff.cc:219:make_patterns_logic$3501, arst=\rst, srst={ }
  14 cells in clk=\clk, en=$abc$78294$abc$48915$memory\key$wren[0][0][0]$y$5829, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$78536$abc$49206$auto$opt_dff.cc:219:make_patterns_logic$5580, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76155$abc$46556$auto$opt_dff.cc:219:make_patterns_logic$3411, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$75901$abc$46238$auto$opt_dff.cc:219:make_patterns_logic$3546, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76618$abc$47192$auto$opt_dff.cc:219:make_patterns_logic$3528, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$75991$abc$46360$auto$opt_dff.cc:219:make_patterns_logic$3456, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76073$abc$46458$auto$opt_dff.cc:219:make_patterns_logic$3438, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76028$abc$46397$auto$opt_dff.cc:219:make_patterns_logic$3447, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76700$abc$47290$auto$opt_dff.cc:219:make_patterns_logic$3510, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$abc$78095$abc$48715$auto$opt_dff.cc:219:make_patterns_logic$3318, arst={ }, srst=!$abc$78095$abc$48715$auto$rtlil.cc:2400:Or$5760
  62 cells in clk=\clk, en=$abc$75545$auto$opt_dff.cc:219:make_patterns_logic$3762, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$56850$auto$opt_dff.cc:219:make_patterns_logic$4176, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$75585$auto$opt_dff.cc:219:make_patterns_logic$3753, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56887$auto$opt_dff.cc:219:make_patterns_logic$3699, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$56930$auto$opt_dff.cc:219:make_patterns_logic$3672, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$56975$auto$opt_dff.cc:219:make_patterns_logic$3654, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$57020$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$57065$auto$opt_dff.cc:219:make_patterns_logic$3627, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57110$auto$opt_dff.cc:219:make_patterns_logic$3663, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57147$auto$opt_dff.cc:219:make_patterns_logic$3681, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57184$auto$opt_dff.cc:219:make_patterns_logic$3726, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$abc$57226$auto$opt_dff.cc:219:make_patterns_logic$3744, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$abc$57265$auto$opt_dff.cc:219:make_patterns_logic$3798, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$57306$auto$opt_dff.cc:219:make_patterns_logic$3825, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$57351$auto$opt_dff.cc:219:make_patterns_logic$3609, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57396$auto$opt_dff.cc:219:make_patterns_logic$3618, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$57433$auto$opt_dff.cc:219:make_patterns_logic$3771, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57475$auto$opt_dff.cc:219:make_patterns_logic$3645, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$57512$auto$opt_dff.cc:219:make_patterns_logic$3843, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$57551$auto$opt_dff.cc:219:make_patterns_logic$3861, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$57591$auto$opt_dff.cc:219:make_patterns_logic$3879, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$57631$auto$opt_dff.cc:219:make_patterns_logic$3897, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$57671$auto$opt_dff.cc:219:make_patterns_logic$3915, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$57711$auto$opt_dff.cc:219:make_patterns_logic$3600, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$57748$auto$opt_dff.cc:219:make_patterns_logic$3708, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57786$auto$opt_dff.cc:219:make_patterns_logic$3816, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$57823$auto$opt_dff.cc:219:make_patterns_logic$3852, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$57865$auto$opt_dff.cc:219:make_patterns_logic$3870, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$57907$auto$opt_dff.cc:219:make_patterns_logic$3888, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$57949$auto$opt_dff.cc:219:make_patterns_logic$3906, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$57991$auto$opt_dff.cc:219:make_patterns_logic$3924, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58033$auto$opt_dff.cc:219:make_patterns_logic$3933, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$58073$abc$56691$auto$opt_dff.cc:219:make_patterns_logic$4203, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$58118$auto$opt_dff.cc:219:make_patterns_logic$4158, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$58160$auto$opt_dff.cc:219:make_patterns_logic$4122, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$58202$auto$opt_dff.cc:219:make_patterns_logic$4086, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$58244$auto$opt_dff.cc:219:make_patterns_logic$4050, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$58286$auto$opt_dff.cc:219:make_patterns_logic$4014, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$58328$auto$opt_dff.cc:219:make_patterns_logic$3978, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$58370$auto$opt_dff.cc:219:make_patterns_logic$3942, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58412$abc$56752$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$58449$auto$opt_dff.cc:219:make_patterns_logic$4149, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$58494$auto$opt_dff.cc:219:make_patterns_logic$4113, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$58539$auto$opt_dff.cc:219:make_patterns_logic$4077, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$58584$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$58629$auto$opt_dff.cc:219:make_patterns_logic$4005, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$58674$auto$opt_dff.cc:219:make_patterns_logic$3969, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58719$abc$56654$auto$opt_dff.cc:219:make_patterns_logic$4212, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58759$auto$opt_dff.cc:219:make_patterns_logic$4167, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58799$auto$opt_dff.cc:219:make_patterns_logic$4131, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58839$auto$opt_dff.cc:219:make_patterns_logic$4095, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58879$auto$opt_dff.cc:219:make_patterns_logic$4059, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58919$auto$opt_dff.cc:219:make_patterns_logic$4023, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58959$auto$opt_dff.cc:219:make_patterns_logic$3987, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$58999$auto$opt_dff.cc:219:make_patterns_logic$3951, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$59039$abc$56593$auto$opt_dff.cc:219:make_patterns_logic$4221, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$59081$abc$56789$auto$opt_dff.cc:219:make_patterns_logic$4185, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59126$auto$opt_dff.cc:219:make_patterns_logic$4140, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59163$auto$opt_dff.cc:219:make_patterns_logic$4104, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59200$auto$opt_dff.cc:219:make_patterns_logic$4068, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59237$auto$opt_dff.cc:219:make_patterns_logic$4032, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59274$auto$opt_dff.cc:219:make_patterns_logic$3996, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59311$auto$opt_dff.cc:219:make_patterns_logic$3960, arst=\rst, srst={ }
  64 cells in clk=\clk, en=$abc$59348$abc$56299$auto$opt_dff.cc:219:make_patterns_logic$4275, arst=\rst, srst={ }
  63 cells in clk=\clk, en=$abc$59393$abc$55907$auto$opt_dff.cc:219:make_patterns_logic$4347, arst=\rst, srst={ }
  63 cells in clk=\clk, en=$abc$59438$abc$55515$auto$opt_dff.cc:219:make_patterns_logic$4419, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$59483$abc$55123$auto$opt_dff.cc:219:make_patterns_logic$4491, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$59528$abc$54731$auto$opt_dff.cc:219:make_patterns_logic$4563, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$59573$abc$54339$auto$opt_dff.cc:219:make_patterns_logic$4635, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$59618$abc$53947$auto$opt_dff.cc:219:make_patterns_logic$4707, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$53420$auto$opt_dff.cc:219:make_patterns_logic$4806, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$59663$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$4779, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$59708$abc$56262$auto$opt_dff.cc:219:make_patterns_logic$4284, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$59748$abc$55870$auto$opt_dff.cc:219:make_patterns_logic$4356, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$59788$abc$55478$auto$opt_dff.cc:219:make_patterns_logic$4428, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$59828$abc$55086$auto$opt_dff.cc:219:make_patterns_logic$4500, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$59868$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$4572, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$59908$abc$54302$auto$opt_dff.cc:219:make_patterns_logic$4644, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$59948$abc$53910$auto$opt_dff.cc:219:make_patterns_logic$4716, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$59988$abc$53518$auto$opt_dff.cc:219:make_patterns_logic$4788, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60028$abc$56201$auto$opt_dff.cc:219:make_patterns_logic$4293, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60070$abc$55809$auto$opt_dff.cc:219:make_patterns_logic$4365, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60112$abc$55417$auto$opt_dff.cc:219:make_patterns_logic$4437, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60154$abc$55025$auto$opt_dff.cc:219:make_patterns_logic$4509, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60196$abc$54633$auto$opt_dff.cc:219:make_patterns_logic$4581, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60238$abc$54241$auto$opt_dff.cc:219:make_patterns_logic$4653, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60280$abc$53849$auto$opt_dff.cc:219:make_patterns_logic$4725, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$60322$abc$53457$auto$opt_dff.cc:219:make_patterns_logic$4797, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$60364$abc$56556$auto$opt_dff.cc:219:make_patterns_logic$4230, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60404$abc$56164$auto$opt_dff.cc:219:make_patterns_logic$4302, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$60444$abc$55772$auto$opt_dff.cc:219:make_patterns_logic$4374, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$60484$abc$55380$auto$opt_dff.cc:219:make_patterns_logic$4446, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$60524$abc$54988$auto$opt_dff.cc:219:make_patterns_logic$4518, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$60564$abc$54596$auto$opt_dff.cc:219:make_patterns_logic$4590, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$60604$abc$54204$auto$opt_dff.cc:219:make_patterns_logic$4662, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$60644$abc$53812$auto$opt_dff.cc:219:make_patterns_logic$4734, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60684$abc$56495$auto$opt_dff.cc:219:make_patterns_logic$4239, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60726$abc$56103$auto$opt_dff.cc:219:make_patterns_logic$4311, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60768$abc$55711$auto$opt_dff.cc:219:make_patterns_logic$4383, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60810$abc$55319$auto$opt_dff.cc:219:make_patterns_logic$4455, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60852$abc$54927$auto$opt_dff.cc:219:make_patterns_logic$4527, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60894$abc$54535$auto$opt_dff.cc:219:make_patterns_logic$4599, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60936$abc$54143$auto$opt_dff.cc:219:make_patterns_logic$4671, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60978$abc$53751$auto$opt_dff.cc:219:make_patterns_logic$4743, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61020$abc$56360$auto$opt_dff.cc:219:make_patterns_logic$4266, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$61057$abc$55968$auto$opt_dff.cc:219:make_patterns_logic$4338, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$61094$abc$55576$auto$opt_dff.cc:219:make_patterns_logic$4410, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61131$abc$55184$auto$opt_dff.cc:219:make_patterns_logic$4482, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61168$abc$54792$auto$opt_dff.cc:219:make_patterns_logic$4554, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61205$abc$54400$auto$opt_dff.cc:219:make_patterns_logic$4626, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61242$abc$54008$auto$opt_dff.cc:219:make_patterns_logic$4698, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61279$abc$53616$auto$opt_dff.cc:219:make_patterns_logic$4770, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61316$abc$56458$auto$opt_dff.cc:219:make_patterns_logic$4248, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$61356$abc$56066$auto$opt_dff.cc:219:make_patterns_logic$4320, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61396$abc$55674$auto$opt_dff.cc:219:make_patterns_logic$4392, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61436$abc$55282$auto$opt_dff.cc:219:make_patterns_logic$4464, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$61476$abc$54890$auto$opt_dff.cc:219:make_patterns_logic$4536, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$61516$abc$54498$auto$opt_dff.cc:219:make_patterns_logic$4608, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$61556$abc$54106$auto$opt_dff.cc:219:make_patterns_logic$4680, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$61596$abc$53714$auto$opt_dff.cc:219:make_patterns_logic$4752, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$61636$abc$56397$auto$opt_dff.cc:219:make_patterns_logic$4257, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$61678$abc$56005$auto$opt_dff.cc:219:make_patterns_logic$4329, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$61720$abc$55613$auto$opt_dff.cc:219:make_patterns_logic$4401, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$61762$abc$55221$auto$opt_dff.cc:219:make_patterns_logic$4473, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$61804$abc$54829$auto$opt_dff.cc:219:make_patterns_logic$4545, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$61846$abc$54437$auto$opt_dff.cc:219:make_patterns_logic$4617, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$61888$abc$54045$auto$opt_dff.cc:219:make_patterns_logic$4689, arst=\rst, srst={ }
  14 cells in clk=\clk, en=$abc$78213$abc$48834$memory\key$wren[4][0][0]$y$5863, arst={ }, srst={ }
  166 cells in clk=\clk, en=!$abc$69147$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76655$abc$47229$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76931$abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3375, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$abc$76819$abc$47425$auto$opt_dff.cc:219:make_patterns_logic$3474, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$78573$abc$49243$auto$opt_dff.cc:219:make_patterns_logic$5571, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$78700$abc$49402$auto$opt_dff.cc:219:make_patterns_logic$5544, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$78655$abc$49341$auto$opt_dff.cc:219:make_patterns_logic$5553, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$75442$auto$opt_dff.cc:219:make_patterns_logic$3807, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$61972$auto$opt_dff.cc:219:make_patterns_logic$3780, arst=\rst, srst={ }
  7610 cells in clk=\clk, en=$abc$62012$auto$opt_dff.cc:219:make_patterns_logic$3304, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$75361$auto$opt_dff.cc:219:make_patterns_logic$5641, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$75391$auto$opt_dff.cc:219:make_patterns_logic$3834, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$75630$auto$opt_dff.cc:219:make_patterns_logic$3690, arst=\rst, srst={ }
  40 cells in clk=\clk, en=$abc$75489$auto$opt_dff.cc:219:make_patterns_logic$3591, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61930$abc$53653$auto$opt_dff.cc:219:make_patterns_logic$4761, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76409$abc$46874$auto$opt_dff.cc:219:make_patterns_logic$3339, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$76454$abc$46996$auto$opt_dff.cc:219:make_patterns_logic$3573, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$76968$abc$47597$auto$opt_dff.cc:219:make_patterns_logic$3483, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$78409$abc$49047$auto$opt_dff.cc:219:make_patterns_logic$5607, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$78454$abc$49108$auto$opt_dff.cc:219:make_patterns_logic$5598, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78737$abc$49439$auto$opt_dff.cc:219:make_patterns_logic$5535, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$78618$abc$49304$auto$opt_dff.cc:219:make_patterns_logic$5562, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76245$abc$46678$auto$opt_dff.cc:219:make_patterns_logic$3384, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76857$abc$47486$auto$opt_dff.cc:219:make_patterns_logic$3429, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76573$abc$47131$auto$opt_dff.cc:219:make_patterns_logic$3537, arst=\rst, srst={ }
  23 cells in clk=\clk, en=$abc$78134$abc$48755$memory\key$wren[1][0][0]$y$5837, arst={ }, srst={ }
  13 cells in clk=\clk, en=$abc$78187$abc$48808$memory\key$wren[3][0][0]$y$5853, arst={ }, srst={ }
  15 cells in clk=\clk, en=$abc$78160$abc$48781$memory\key$wren[2][0][0]$y$5847, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$76782$abc$47388$auto$opt_dff.cc:219:make_patterns_logic$3492, arst=\rst, srst={ }
  13 cells in clk=\clk, en=$abc$78240$abc$48861$memory\key$wren[5][0][0]$y$5869, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$75671$auto$opt_dff.cc:219:make_patterns_logic$3789, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$75719$auto$opt_dff.cc:219:make_patterns_logic$3717, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76372$abc$46837$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$76499$abc$47057$auto$opt_dff.cc:219:make_patterns_logic$3564, arst=\rst, srst={ }
  1062 cells in clk=\clk, en=$abc$77024$abc$47645$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst=$abc$77024$abc$47645$auto$rtlil.cc:2549:NotGate$42673
  54 cells in clk=\clk, en=$abc$76894$abc$47523$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$79274$abc$50088$auto$opt_dff.cc:219:make_patterns_logic$5418, arst=\rst, srst={ }

3.79.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50970$auto$opt_dff.cc:219:make_patterns_logic$5256, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.2.1. Executing ABC.

3.79.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79229$abc$50027$auto$opt_dff.cc:219:make_patterns_logic$5427, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.3.1. Executing ABC.

3.79.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79192$abc$49990$auto$opt_dff.cc:219:make_patterns_logic$5436, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.4.1. Executing ABC.

3.79.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79147$abc$49929$auto$opt_dff.cc:219:make_patterns_logic$5445, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.5.1. Executing ABC.

3.79.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77016$abc$47635$auto$opt_dff.cc:219:make_patterns_logic$3297, asynchronously reset by \rst
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.79.6.1. Executing ABC.

3.79.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53359$auto$opt_dff.cc:219:make_patterns_logic$4815, asynchronously reset by \rst
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 28 outputs.

3.79.7.1. Executing ABC.

3.79.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53322$auto$opt_dff.cc:219:make_patterns_logic$4824, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.8.1. Executing ABC.

3.79.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53261$auto$opt_dff.cc:219:make_patterns_logic$4833, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.9.1. Executing ABC.

3.79.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53224$auto$opt_dff.cc:219:make_patterns_logic$4842, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.10.1. Executing ABC.

3.79.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53163$auto$opt_dff.cc:219:make_patterns_logic$4851, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.11.1. Executing ABC.

3.79.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53126$auto$opt_dff.cc:219:make_patterns_logic$4860, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.12.1. Executing ABC.

3.79.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53065$auto$opt_dff.cc:219:make_patterns_logic$4869, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.13.1. Executing ABC.

3.79.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53028$auto$opt_dff.cc:219:make_patterns_logic$4878, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.14.1. Executing ABC.

3.79.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52967$auto$opt_dff.cc:219:make_patterns_logic$4887, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.15.1. Executing ABC.

3.79.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52930$auto$opt_dff.cc:219:make_patterns_logic$4896, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.16.1. Executing ABC.

3.79.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52869$auto$opt_dff.cc:219:make_patterns_logic$4905, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.17.1. Executing ABC.

3.79.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52832$auto$opt_dff.cc:219:make_patterns_logic$4914, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.18.1. Executing ABC.

3.79.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52771$auto$opt_dff.cc:219:make_patterns_logic$4923, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.19.1. Executing ABC.

3.79.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79110$abc$49892$auto$opt_dff.cc:219:make_patterns_logic$5454, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.20.1. Executing ABC.

3.79.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52636$auto$opt_dff.cc:219:make_patterns_logic$4950, asynchronously reset by \rst
Extracted 68 gates and 118 wires to a netlist network with 50 inputs and 34 outputs.

3.79.21.1. Executing ABC.

3.79.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51007$auto$opt_dff.cc:219:make_patterns_logic$5247, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.22.1. Executing ABC.

3.79.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52734$auto$opt_dff.cc:219:make_patterns_logic$4932, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.79.23.1. Executing ABC.

3.79.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52673$auto$opt_dff.cc:219:make_patterns_logic$4941, asynchronously reset by \rst
Extracted 114 gates and 202 wires to a netlist network with 88 inputs and 35 outputs.

3.79.24.1. Executing ABC.

3.79.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79065$abc$49831$auto$opt_dff.cc:219:make_patterns_logic$5463, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.25.1. Executing ABC.

3.79.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79028$abc$49794$auto$opt_dff.cc:219:make_patterns_logic$5472, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.26.1. Executing ABC.

3.79.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78983$abc$49733$auto$opt_dff.cc:219:make_patterns_logic$5481, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.27.1. Executing ABC.

3.79.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78946$abc$49696$auto$opt_dff.cc:219:make_patterns_logic$5490, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.28.1. Executing ABC.

3.79.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78901$abc$49635$auto$opt_dff.cc:219:make_patterns_logic$5499, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.29.1. Executing ABC.

3.79.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78864$abc$49598$auto$opt_dff.cc:219:make_patterns_logic$5508, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.30.1. Executing ABC.

3.79.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78819$abc$49537$auto$opt_dff.cc:219:make_patterns_logic$5517, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.31.1. Executing ABC.

3.79.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78782$abc$49500$auto$opt_dff.cc:219:make_patterns_logic$5526, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.32.1. Executing ABC.

3.79.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50909$auto$opt_dff.cc:219:make_patterns_logic$5265, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.33.1. Executing ABC.

3.79.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50872$auto$opt_dff.cc:219:make_patterns_logic$5274, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.34.1. Executing ABC.

3.79.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50811$auto$opt_dff.cc:219:make_patterns_logic$5283, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.35.1. Executing ABC.

3.79.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50774$auto$opt_dff.cc:219:make_patterns_logic$5292, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.36.1. Executing ABC.

3.79.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50713$auto$opt_dff.cc:219:make_patterns_logic$5301, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.37.1. Executing ABC.

3.79.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50676$auto$opt_dff.cc:219:make_patterns_logic$5310, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.38.1. Executing ABC.

3.79.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50615$auto$opt_dff.cc:219:make_patterns_logic$5319, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.39.1. Executing ABC.

3.79.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50578$auto$opt_dff.cc:219:make_patterns_logic$5328, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.40.1. Executing ABC.

3.79.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50517$auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.41.1. Executing ABC.

3.79.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50480$auto$opt_dff.cc:219:make_patterns_logic$5346, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.79.42.1. Executing ABC.

3.79.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50419$auto$opt_dff.cc:219:make_patterns_logic$5355, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.43.1. Executing ABC.

3.79.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50382$auto$opt_dff.cc:219:make_patterns_logic$5364, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.79.44.1. Executing ABC.

3.79.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50321$auto$opt_dff.cc:219:make_patterns_logic$5373, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.79.45.1. Executing ABC.

3.79.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50284$auto$opt_dff.cc:219:make_patterns_logic$5382, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.79.46.1. Executing ABC.

3.79.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50223$auto$opt_dff.cc:219:make_patterns_logic$5391, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.79.47.1. Executing ABC.

3.79.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50186$auto$opt_dff.cc:219:make_patterns_logic$5400, asynchronously reset by \rst
Extracted 58 gates and 99 wires to a netlist network with 41 inputs and 32 outputs.

3.79.48.1. Executing ABC.

3.79.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50125$auto$opt_dff.cc:219:make_patterns_logic$5409, asynchronously reset by \rst
Extracted 50 gates and 87 wires to a netlist network with 37 inputs and 28 outputs.

3.79.49.1. Executing ABC.

3.79.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52575$auto$opt_dff.cc:219:make_patterns_logic$4959, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.50.1. Executing ABC.

3.79.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52538$auto$opt_dff.cc:219:make_patterns_logic$4968, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.51.1. Executing ABC.

3.79.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52477$auto$opt_dff.cc:219:make_patterns_logic$4977, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.52.1. Executing ABC.

3.79.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52440$auto$opt_dff.cc:219:make_patterns_logic$4986, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.53.1. Executing ABC.

3.79.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52379$auto$opt_dff.cc:219:make_patterns_logic$4995, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.54.1. Executing ABC.

3.79.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52342$auto$opt_dff.cc:219:make_patterns_logic$5004, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.55.1. Executing ABC.

3.79.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52281$auto$opt_dff.cc:219:make_patterns_logic$5013, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.56.1. Executing ABC.

3.79.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52244$auto$opt_dff.cc:219:make_patterns_logic$5022, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.57.1. Executing ABC.

3.79.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52183$auto$opt_dff.cc:219:make_patterns_logic$5031, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.58.1. Executing ABC.

3.79.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52146$auto$opt_dff.cc:219:make_patterns_logic$5040, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.59.1. Executing ABC.

3.79.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52085$auto$opt_dff.cc:219:make_patterns_logic$5049, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.60.1. Executing ABC.

3.79.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52048$auto$opt_dff.cc:219:make_patterns_logic$5058, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.61.1. Executing ABC.

3.79.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51987$auto$opt_dff.cc:219:make_patterns_logic$5067, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.62.1. Executing ABC.

3.79.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51950$auto$opt_dff.cc:219:make_patterns_logic$5076, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.63.1. Executing ABC.

3.79.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51889$auto$opt_dff.cc:219:make_patterns_logic$5085, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.64.1. Executing ABC.

3.79.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51852$auto$opt_dff.cc:219:make_patterns_logic$5094, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.65.1. Executing ABC.

3.79.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51791$auto$opt_dff.cc:219:make_patterns_logic$5103, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.66.1. Executing ABC.

3.79.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51754$auto$opt_dff.cc:219:make_patterns_logic$5112, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.67.1. Executing ABC.

3.79.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51693$auto$opt_dff.cc:219:make_patterns_logic$5121, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.68.1. Executing ABC.

3.79.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51656$auto$opt_dff.cc:219:make_patterns_logic$5130, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.69.1. Executing ABC.

3.79.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51595$auto$opt_dff.cc:219:make_patterns_logic$5139, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.70.1. Executing ABC.

3.79.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51558$auto$opt_dff.cc:219:make_patterns_logic$5148, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.71.1. Executing ABC.

3.79.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51497$auto$opt_dff.cc:219:make_patterns_logic$5157, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.72.1. Executing ABC.

3.79.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51460$auto$opt_dff.cc:219:make_patterns_logic$5166, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.73.1. Executing ABC.

3.79.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51399$auto$opt_dff.cc:219:make_patterns_logic$5175, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.74.1. Executing ABC.

3.79.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51362$auto$opt_dff.cc:219:make_patterns_logic$5184, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.75.1. Executing ABC.

3.79.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51301$auto$opt_dff.cc:219:make_patterns_logic$5193, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.76.1. Executing ABC.

3.79.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51264$auto$opt_dff.cc:219:make_patterns_logic$5202, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.77.1. Executing ABC.

3.79.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51203$auto$opt_dff.cc:219:make_patterns_logic$5211, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.78.1. Executing ABC.

3.79.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51166$auto$opt_dff.cc:219:make_patterns_logic$5220, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.79.79.1. Executing ABC.

3.79.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51105$auto$opt_dff.cc:219:make_patterns_logic$5229, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.80.1. Executing ABC.

3.79.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51068$auto$opt_dff.cc:219:make_patterns_logic$5238, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.79.81.1. Executing ABC.

3.79.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76327$abc$46776$auto$opt_dff.cc:219:make_patterns_logic$3357, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.79.82.1. Executing ABC.

3.79.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75763$auto$opt_dff.cc:219:make_patterns_logic$3735, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.83.1. Executing ABC.

3.79.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75946$abc$46299$auto$opt_dff.cc:219:make_patterns_logic$3465, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.84.1. Executing ABC.

3.79.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76110$abc$46495$auto$opt_dff.cc:219:make_patterns_logic$3420, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.79.85.1. Executing ABC.

3.79.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78372$abc$49010$auto$opt_dff.cc:219:make_patterns_logic$5616, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.79.86.1. Executing ABC.

3.79.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76282$abc$46715$auto$opt_dff.cc:219:make_patterns_logic$3366, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.87.1. Executing ABC.

3.79.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78491$abc$49145$auto$opt_dff.cc:219:make_patterns_logic$5589, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.79.88.1. Executing ABC.

3.79.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76536$abc$47094$auto$opt_dff.cc:219:make_patterns_logic$3555, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.89.1. Executing ABC.

3.79.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78327$abc$48948$auto$opt_dff.cc:219:make_patterns_logic$5625, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.79.90.1. Executing ABC.

3.79.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75803$auto$opt_dff.cc:219:make_patterns_logic$3582, asynchronously reset by \rst
Extracted 57 gates and 100 wires to a netlist network with 43 inputs and 32 outputs.

3.79.91.1. Executing ABC.

3.79.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76200$abc$46617$auto$opt_dff.cc:219:make_patterns_logic$3393, asynchronously reset by \rst
Extracted 54 gates and 95 wires to a netlist network with 41 inputs and 29 outputs.

3.79.92.1. Executing ABC.

3.79.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75841$abc$44010$auto$opt_dff.cc:219:make_patterns_logic$3330, asynchronously reset by \rst
Extracted 70 gates and 115 wires to a netlist network with 45 inputs and 41 outputs.

3.79.93.1. Executing ABC.

3.79.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78266$abc$48887$memory\key$wren[6][0][0]$y$5877
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 11 outputs.

3.79.94.1. Executing ABC.

3.79.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76737$abc$47327$auto$opt_dff.cc:219:make_patterns_logic$3501, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.95.1. Executing ABC.

3.79.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78294$abc$48915$memory\key$wren[0][0][0]$y$5829
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 9 outputs.

3.79.96.1. Executing ABC.

3.79.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78536$abc$49206$auto$opt_dff.cc:219:make_patterns_logic$5580, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.79.97.1. Executing ABC.

3.79.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76155$abc$46556$auto$opt_dff.cc:219:make_patterns_logic$3411, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 29 outputs.

3.79.98.1. Executing ABC.

3.79.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75901$abc$46238$auto$opt_dff.cc:219:make_patterns_logic$3546, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.99.1. Executing ABC.

3.79.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76618$abc$47192$auto$opt_dff.cc:219:make_patterns_logic$3528, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 29 outputs.

3.79.100.1. Executing ABC.

3.79.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75991$abc$46360$auto$opt_dff.cc:219:make_patterns_logic$3456, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.101.1. Executing ABC.

3.79.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76073$abc$46458$auto$opt_dff.cc:219:make_patterns_logic$3438, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.102.1. Executing ABC.

3.79.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76028$abc$46397$auto$opt_dff.cc:219:make_patterns_logic$3447, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.103.1. Executing ABC.

3.79.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76700$abc$47290$auto$opt_dff.cc:219:make_patterns_logic$3510, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.104.1. Executing ABC.

3.79.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78095$abc$48715$auto$opt_dff.cc:219:make_patterns_logic$3318, synchronously reset by !$abc$78095$abc$48715$auto$rtlil.cc:2400:Or$5760
Extracted 39 gates and 44 wires to a netlist network with 5 inputs and 5 outputs.

3.79.105.1. Executing ABC.

3.79.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75545$auto$opt_dff.cc:219:make_patterns_logic$3762, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.106.1. Executing ABC.

3.79.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56850$auto$opt_dff.cc:219:make_patterns_logic$4176, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.107.1. Executing ABC.

3.79.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75585$auto$opt_dff.cc:219:make_patterns_logic$3753, asynchronously reset by \rst
Extracted 62 gates and 107 wires to a netlist network with 45 inputs and 33 outputs.

3.79.108.1. Executing ABC.

3.79.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56887$auto$opt_dff.cc:219:make_patterns_logic$3699, asynchronously reset by \rst
Extracted 46 gates and 83 wires to a netlist network with 37 inputs and 24 outputs.

3.79.109.1. Executing ABC.

3.79.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56930$auto$opt_dff.cc:219:make_patterns_logic$3672, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.110.1. Executing ABC.

3.79.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56975$auto$opt_dff.cc:219:make_patterns_logic$3654, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.111.1. Executing ABC.

3.79.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57020$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.112.1. Executing ABC.

3.79.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57065$auto$opt_dff.cc:219:make_patterns_logic$3627, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.113.1. Executing ABC.

3.79.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57110$auto$opt_dff.cc:219:make_patterns_logic$3663, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.114.1. Executing ABC.

3.79.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57147$auto$opt_dff.cc:219:make_patterns_logic$3681, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.115.1. Executing ABC.

3.79.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57184$auto$opt_dff.cc:219:make_patterns_logic$3726, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.116.1. Executing ABC.

3.79.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57226$auto$opt_dff.cc:219:make_patterns_logic$3744, asynchronously reset by \rst
Extracted 44 gates and 78 wires to a netlist network with 34 inputs and 23 outputs.

3.79.117.1. Executing ABC.

3.79.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57265$auto$opt_dff.cc:219:make_patterns_logic$3798, asynchronously reset by \rst
Extracted 44 gates and 81 wires to a netlist network with 37 inputs and 22 outputs.

3.79.118.1. Executing ABC.

3.79.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57306$auto$opt_dff.cc:219:make_patterns_logic$3825, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.119.1. Executing ABC.

3.79.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57351$auto$opt_dff.cc:219:make_patterns_logic$3609, asynchronously reset by \rst
Extracted 59 gates and 102 wires to a netlist network with 43 inputs and 32 outputs.

3.79.120.1. Executing ABC.

3.79.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57396$auto$opt_dff.cc:219:make_patterns_logic$3618, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.121.1. Executing ABC.

3.79.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57433$auto$opt_dff.cc:219:make_patterns_logic$3771, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.79.122.1. Executing ABC.

3.79.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57475$auto$opt_dff.cc:219:make_patterns_logic$3645, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.123.1. Executing ABC.

3.79.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57512$auto$opt_dff.cc:219:make_patterns_logic$3843, asynchronously reset by \rst
Extracted 45 gates and 83 wires to a netlist network with 38 inputs and 22 outputs.

3.79.124.1. Executing ABC.

3.79.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57551$auto$opt_dff.cc:219:make_patterns_logic$3861, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.79.125.1. Executing ABC.

3.79.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57591$auto$opt_dff.cc:219:make_patterns_logic$3879, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.126.1. Executing ABC.

3.79.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57631$auto$opt_dff.cc:219:make_patterns_logic$3897, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.127.1. Executing ABC.

3.79.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57671$auto$opt_dff.cc:219:make_patterns_logic$3915, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.128.1. Executing ABC.

3.79.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57711$auto$opt_dff.cc:219:make_patterns_logic$3600, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.79.129.1. Executing ABC.

3.79.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57748$auto$opt_dff.cc:219:make_patterns_logic$3708, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.79.130.1. Executing ABC.

3.79.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57786$auto$opt_dff.cc:219:make_patterns_logic$3816, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.131.1. Executing ABC.

3.79.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57823$auto$opt_dff.cc:219:make_patterns_logic$3852, asynchronously reset by \rst
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 31 outputs.

3.79.132.1. Executing ABC.

3.79.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57865$auto$opt_dff.cc:219:make_patterns_logic$3870, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.133.1. Executing ABC.

3.79.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57907$auto$opt_dff.cc:219:make_patterns_logic$3888, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.134.1. Executing ABC.

3.79.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57949$auto$opt_dff.cc:219:make_patterns_logic$3906, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.135.1. Executing ABC.

3.79.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57991$auto$opt_dff.cc:219:make_patterns_logic$3924, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.136.1. Executing ABC.

3.79.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58033$auto$opt_dff.cc:219:make_patterns_logic$3933, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.137.1. Executing ABC.

3.79.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58073$abc$56691$auto$opt_dff.cc:219:make_patterns_logic$4203, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.138.1. Executing ABC.

3.79.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58118$auto$opt_dff.cc:219:make_patterns_logic$4158, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.139.1. Executing ABC.

3.79.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58160$auto$opt_dff.cc:219:make_patterns_logic$4122, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.140.1. Executing ABC.

3.79.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58202$auto$opt_dff.cc:219:make_patterns_logic$4086, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.141.1. Executing ABC.

3.79.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58244$auto$opt_dff.cc:219:make_patterns_logic$4050, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.142.1. Executing ABC.

3.79.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58286$auto$opt_dff.cc:219:make_patterns_logic$4014, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.143.1. Executing ABC.

3.79.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58328$auto$opt_dff.cc:219:make_patterns_logic$3978, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.144.1. Executing ABC.

3.79.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58370$auto$opt_dff.cc:219:make_patterns_logic$3942, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.145.1. Executing ABC.

3.79.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58412$abc$56752$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.146.1. Executing ABC.

3.79.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58449$auto$opt_dff.cc:219:make_patterns_logic$4149, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.147.1. Executing ABC.

3.79.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58494$auto$opt_dff.cc:219:make_patterns_logic$4113, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.148.1. Executing ABC.

3.79.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58539$auto$opt_dff.cc:219:make_patterns_logic$4077, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.149.1. Executing ABC.

3.79.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58584$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.150.1. Executing ABC.

3.79.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58629$auto$opt_dff.cc:219:make_patterns_logic$4005, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.151.1. Executing ABC.

3.79.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58674$auto$opt_dff.cc:219:make_patterns_logic$3969, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.79.152.1. Executing ABC.

3.79.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58719$abc$56654$auto$opt_dff.cc:219:make_patterns_logic$4212, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.153.1. Executing ABC.

3.79.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58759$auto$opt_dff.cc:219:make_patterns_logic$4167, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.154.1. Executing ABC.

3.79.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58799$auto$opt_dff.cc:219:make_patterns_logic$4131, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.155.1. Executing ABC.

3.79.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58839$auto$opt_dff.cc:219:make_patterns_logic$4095, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.156.1. Executing ABC.

3.79.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58879$auto$opt_dff.cc:219:make_patterns_logic$4059, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.157.1. Executing ABC.

3.79.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58919$auto$opt_dff.cc:219:make_patterns_logic$4023, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.158.1. Executing ABC.

3.79.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58959$auto$opt_dff.cc:219:make_patterns_logic$3987, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.159.1. Executing ABC.

3.79.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58999$auto$opt_dff.cc:219:make_patterns_logic$3951, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.79.160.1. Executing ABC.

3.79.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59039$abc$56593$auto$opt_dff.cc:219:make_patterns_logic$4221, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.79.161.1. Executing ABC.

3.79.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59081$abc$56789$auto$opt_dff.cc:219:make_patterns_logic$4185, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.79.162.1. Executing ABC.

3.79.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59126$auto$opt_dff.cc:219:make_patterns_logic$4140, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.163.1. Executing ABC.

3.79.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59163$auto$opt_dff.cc:219:make_patterns_logic$4104, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.164.1. Executing ABC.

3.79.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59200$auto$opt_dff.cc:219:make_patterns_logic$4068, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.165.1. Executing ABC.

3.79.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59237$auto$opt_dff.cc:219:make_patterns_logic$4032, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.166.1. Executing ABC.

3.79.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59274$auto$opt_dff.cc:219:make_patterns_logic$3996, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.167.1. Executing ABC.

3.79.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59311$auto$opt_dff.cc:219:make_patterns_logic$3960, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.79.168.1. Executing ABC.

3.79.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59348$abc$56299$auto$opt_dff.cc:219:make_patterns_logic$4275, asynchronously reset by \rst
Extracted 64 gates and 109 wires to a netlist network with 45 inputs and 35 outputs.

3.79.169.1. Executing ABC.

3.79.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59393$abc$55907$auto$opt_dff.cc:219:make_patterns_logic$4347, asynchronously reset by \rst
Extracted 63 gates and 108 wires to a netlist network with 45 inputs and 34 outputs.

3.79.170.1. Executing ABC.

3.79.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59438$abc$55515$auto$opt_dff.cc:219:make_patterns_logic$4419, asynchronously reset by \rst
Extracted 63 gates and 108 wires to a netlist network with 45 inputs and 34 outputs.

3.79.171.1. Executing ABC.

3.79.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59483$abc$55123$auto$opt_dff.cc:219:make_patterns_logic$4491, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.79.172.1. Executing ABC.

3.79.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59528$abc$54731$auto$opt_dff.cc:219:make_patterns_logic$4563, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.79.173.1. Executing ABC.

3.79.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59573$abc$54339$auto$opt_dff.cc:219:make_patterns_logic$4635, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.79.174.1. Executing ABC.

3.79.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59618$abc$53947$auto$opt_dff.cc:219:make_patterns_logic$4707, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.79.175.1. Executing ABC.

3.79.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53420$auto$opt_dff.cc:219:make_patterns_logic$4806, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.79.176.1. Executing ABC.

3.79.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59663$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$4779, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.79.177.1. Executing ABC.

3.79.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59708$abc$56262$auto$opt_dff.cc:219:make_patterns_logic$4284, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.79.178.1. Executing ABC.

3.79.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59748$abc$55870$auto$opt_dff.cc:219:make_patterns_logic$4356, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.79.179.1. Executing ABC.

3.79.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59788$abc$55478$auto$opt_dff.cc:219:make_patterns_logic$4428, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.79.180.1. Executing ABC.

3.79.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59828$abc$55086$auto$opt_dff.cc:219:make_patterns_logic$4500, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.181.1. Executing ABC.

3.79.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59868$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$4572, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.182.1. Executing ABC.

3.79.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59908$abc$54302$auto$opt_dff.cc:219:make_patterns_logic$4644, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.183.1. Executing ABC.

3.79.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59948$abc$53910$auto$opt_dff.cc:219:make_patterns_logic$4716, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.184.1. Executing ABC.

3.79.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59988$abc$53518$auto$opt_dff.cc:219:make_patterns_logic$4788, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.79.185.1. Executing ABC.

3.79.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60028$abc$56201$auto$opt_dff.cc:219:make_patterns_logic$4293, asynchronously reset by \rst
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 31 outputs.

3.79.186.1. Executing ABC.

3.79.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60070$abc$55809$auto$opt_dff.cc:219:make_patterns_logic$4365, asynchronously reset by \rst
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 31 outputs.

3.79.187.1. Executing ABC.

3.79.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60112$abc$55417$auto$opt_dff.cc:219:make_patterns_logic$4437, asynchronously reset by \rst
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 31 outputs.

3.79.188.1. Executing ABC.

3.79.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60154$abc$55025$auto$opt_dff.cc:219:make_patterns_logic$4509, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.79.189.1. Executing ABC.

3.79.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60196$abc$54633$auto$opt_dff.cc:219:make_patterns_logic$4581, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.79.190.1. Executing ABC.

3.79.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60238$abc$54241$auto$opt_dff.cc:219:make_patterns_logic$4653, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.79.191.1. Executing ABC.

3.79.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60280$abc$53849$auto$opt_dff.cc:219:make_patterns_logic$4725, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.79.192.1. Executing ABC.

3.79.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60322$abc$53457$auto$opt_dff.cc:219:make_patterns_logic$4797, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.193.1. Executing ABC.

3.79.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60364$abc$56556$auto$opt_dff.cc:219:make_patterns_logic$4230, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.79.194.1. Executing ABC.

3.79.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60404$abc$56164$auto$opt_dff.cc:219:make_patterns_logic$4302, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 30 outputs.

3.79.195.1. Executing ABC.

3.79.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60444$abc$55772$auto$opt_dff.cc:219:make_patterns_logic$4374, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.79.196.1. Executing ABC.

3.79.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60484$abc$55380$auto$opt_dff.cc:219:make_patterns_logic$4446, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.79.197.1. Executing ABC.

3.79.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60524$abc$54988$auto$opt_dff.cc:219:make_patterns_logic$4518, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.198.1. Executing ABC.

3.79.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60564$abc$54596$auto$opt_dff.cc:219:make_patterns_logic$4590, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.199.1. Executing ABC.

3.79.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60604$abc$54204$auto$opt_dff.cc:219:make_patterns_logic$4662, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.200.1. Executing ABC.

3.79.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$60644$abc$53812$auto$opt_dff.cc:219:make_patterns_logic$4734, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.79.201.1. Executing ABC.

yosys> abc -dff

3.80. Executing ABC pass (technology mapping using ABC).

3.80.1. Summary of detected clock domains:
  61 cells in clk=\clk, en=$abc$79274$abc$50088$auto$opt_dff.cc:219:make_patterns_logic$5418, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79311$abc$50970$auto$opt_dff.cc:219:make_patterns_logic$5256, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79373$abc$79229$abc$50027$auto$opt_dff.cc:219:make_patterns_logic$5427, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79435$abc$79192$abc$49990$auto$opt_dff.cc:219:make_patterns_logic$5436, arst=\rst, srst={ }
  6 cells in clk=\clk, en=$abc$79551$abc$77016$abc$47635$auto$opt_dff.cc:219:make_patterns_logic$3297, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79558$abc$53359$auto$opt_dff.cc:219:make_patterns_logic$4815, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79615$abc$53322$auto$opt_dff.cc:219:make_patterns_logic$4824, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79677$abc$53261$auto$opt_dff.cc:219:make_patterns_logic$4833, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79731$abc$53224$auto$opt_dff.cc:219:make_patterns_logic$4842, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79793$abc$53163$auto$opt_dff.cc:219:make_patterns_logic$4851, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79847$abc$53126$auto$opt_dff.cc:219:make_patterns_logic$4860, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79909$abc$53065$auto$opt_dff.cc:219:make_patterns_logic$4869, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79963$abc$53028$auto$opt_dff.cc:219:make_patterns_logic$4878, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80025$abc$52967$auto$opt_dff.cc:219:make_patterns_logic$4887, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80079$abc$52930$auto$opt_dff.cc:219:make_patterns_logic$4896, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80141$abc$52869$auto$opt_dff.cc:219:make_patterns_logic$4905, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$80195$abc$52832$auto$opt_dff.cc:219:make_patterns_logic$4914, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$80257$abc$52771$auto$opt_dff.cc:219:make_patterns_logic$4923, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80311$abc$79110$abc$49892$auto$opt_dff.cc:219:make_patterns_logic$5454, arst=\rst, srst={ }
  72 cells in clk=\clk, en=$abc$80373$abc$52636$auto$opt_dff.cc:219:make_patterns_logic$4950, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$80446$abc$51007$auto$opt_dff.cc:219:make_patterns_logic$5247, arst=\rst, srst={ }
  118 cells in clk=\clk, en=$abc$80508$abc$52734$auto$opt_dff.cc:219:make_patterns_logic$4932, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$80564$abc$52673$auto$opt_dff.cc:219:make_patterns_logic$4941, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80689$abc$79065$abc$49831$auto$opt_dff.cc:219:make_patterns_logic$5463, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80743$abc$79028$abc$49794$auto$opt_dff.cc:219:make_patterns_logic$5472, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80805$abc$78983$abc$49733$auto$opt_dff.cc:219:make_patterns_logic$5481, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80859$abc$78946$abc$49696$auto$opt_dff.cc:219:make_patterns_logic$5490, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80921$abc$78901$abc$49635$auto$opt_dff.cc:219:make_patterns_logic$5499, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80975$abc$78864$abc$49598$auto$opt_dff.cc:219:make_patterns_logic$5508, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81037$abc$78819$abc$49537$auto$opt_dff.cc:219:make_patterns_logic$5517, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81091$abc$78782$abc$49500$auto$opt_dff.cc:219:make_patterns_logic$5526, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81153$abc$50909$auto$opt_dff.cc:219:make_patterns_logic$5265, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81207$abc$50872$auto$opt_dff.cc:219:make_patterns_logic$5274, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81269$abc$50811$auto$opt_dff.cc:219:make_patterns_logic$5283, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81323$abc$50774$auto$opt_dff.cc:219:make_patterns_logic$5292, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81385$abc$50713$auto$opt_dff.cc:219:make_patterns_logic$5301, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81439$abc$50676$auto$opt_dff.cc:219:make_patterns_logic$5310, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81501$abc$50615$auto$opt_dff.cc:219:make_patterns_logic$5319, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81555$abc$50578$auto$opt_dff.cc:219:make_patterns_logic$5328, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81617$abc$50517$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$81671$abc$50480$auto$opt_dff.cc:219:make_patterns_logic$5346, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81734$abc$50419$auto$opt_dff.cc:219:make_patterns_logic$5355, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$81788$abc$50382$auto$opt_dff.cc:219:make_patterns_logic$5364, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$81851$abc$50321$auto$opt_dff.cc:219:make_patterns_logic$5373, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$81906$abc$50284$auto$opt_dff.cc:219:make_patterns_logic$5382, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$81969$abc$50223$auto$opt_dff.cc:219:make_patterns_logic$5391, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$82024$abc$50186$auto$opt_dff.cc:219:make_patterns_logic$5400, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$82085$abc$50125$auto$opt_dff.cc:219:make_patterns_logic$5409, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82142$abc$52575$auto$opt_dff.cc:219:make_patterns_logic$4959, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82196$abc$52538$auto$opt_dff.cc:219:make_patterns_logic$4968, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82258$abc$52477$auto$opt_dff.cc:219:make_patterns_logic$4977, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82312$abc$52440$auto$opt_dff.cc:219:make_patterns_logic$4986, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82374$abc$52379$auto$opt_dff.cc:219:make_patterns_logic$4995, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82428$abc$52342$auto$opt_dff.cc:219:make_patterns_logic$5004, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82490$abc$52281$auto$opt_dff.cc:219:make_patterns_logic$5013, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82544$abc$52244$auto$opt_dff.cc:219:make_patterns_logic$5022, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82606$abc$52183$auto$opt_dff.cc:219:make_patterns_logic$5031, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82660$abc$52146$auto$opt_dff.cc:219:make_patterns_logic$5040, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82722$abc$52085$auto$opt_dff.cc:219:make_patterns_logic$5049, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82776$abc$52048$auto$opt_dff.cc:219:make_patterns_logic$5058, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82838$abc$51987$auto$opt_dff.cc:219:make_patterns_logic$5067, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82892$abc$51950$auto$opt_dff.cc:219:make_patterns_logic$5076, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82954$abc$51889$auto$opt_dff.cc:219:make_patterns_logic$5085, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83008$abc$51852$auto$opt_dff.cc:219:make_patterns_logic$5094, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83070$abc$51791$auto$opt_dff.cc:219:make_patterns_logic$5103, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83124$abc$51754$auto$opt_dff.cc:219:make_patterns_logic$5112, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83186$abc$51693$auto$opt_dff.cc:219:make_patterns_logic$5121, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83240$abc$51656$auto$opt_dff.cc:219:make_patterns_logic$5130, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83302$abc$51595$auto$opt_dff.cc:219:make_patterns_logic$5139, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83356$abc$51558$auto$opt_dff.cc:219:make_patterns_logic$5148, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83418$abc$51497$auto$opt_dff.cc:219:make_patterns_logic$5157, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83472$abc$51460$auto$opt_dff.cc:219:make_patterns_logic$5166, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83534$abc$51399$auto$opt_dff.cc:219:make_patterns_logic$5175, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83588$abc$51362$auto$opt_dff.cc:219:make_patterns_logic$5184, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83650$abc$51301$auto$opt_dff.cc:219:make_patterns_logic$5193, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83704$abc$51264$auto$opt_dff.cc:219:make_patterns_logic$5202, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83766$abc$51203$auto$opt_dff.cc:219:make_patterns_logic$5211, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83820$abc$51166$auto$opt_dff.cc:219:make_patterns_logic$5220, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83882$abc$51105$auto$opt_dff.cc:219:make_patterns_logic$5229, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$83936$abc$51068$auto$opt_dff.cc:219:make_patterns_logic$5238, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$83990$abc$76327$abc$46776$auto$opt_dff.cc:219:make_patterns_logic$3357, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$84051$abc$75763$auto$opt_dff.cc:219:make_patterns_logic$3735, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$84114$abc$75946$abc$46299$auto$opt_dff.cc:219:make_patterns_logic$3465, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$84177$abc$76110$abc$46495$auto$opt_dff.cc:219:make_patterns_logic$3420, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$84238$abc$78372$abc$49010$auto$opt_dff.cc:219:make_patterns_logic$5616, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$84299$abc$76282$abc$46715$auto$opt_dff.cc:219:make_patterns_logic$3366, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$84357$abc$78491$abc$49145$auto$opt_dff.cc:219:make_patterns_logic$5589, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$84417$abc$76536$abc$47094$auto$opt_dff.cc:219:make_patterns_logic$3555, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$84477$abc$78327$abc$48948$auto$opt_dff.cc:219:make_patterns_logic$5625, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$84532$abc$75803$auto$opt_dff.cc:219:make_patterns_logic$3582, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$84594$abc$76200$abc$46617$auto$opt_dff.cc:219:make_patterns_logic$3393, arst=\rst, srst={ }
  70 cells in clk=\clk, en=$abc$84655$abc$75841$abc$44010$auto$opt_dff.cc:219:make_patterns_logic$3330, arst=\rst, srst={ }
  20 cells in clk=\clk, en=$abc$84726$abc$78266$abc$48887$memory\key$wren[6][0][0]$y$5877, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$84757$abc$76737$abc$47327$auto$opt_dff.cc:219:make_patterns_logic$3501, arst=\rst, srst={ }
  14 cells in clk=\clk, en=$abc$84815$abc$78294$abc$48915$memory\key$wren[0][0][0]$y$5829, arst={ }, srst={ }
  49 cells in clk=\clk, en=$abc$84842$abc$78536$abc$49206$auto$opt_dff.cc:219:make_patterns_logic$5580, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$84898$abc$76155$abc$46556$auto$opt_dff.cc:219:make_patterns_logic$3411, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$84957$abc$75901$abc$46238$auto$opt_dff.cc:219:make_patterns_logic$3546, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$85015$abc$76618$abc$47192$auto$opt_dff.cc:219:make_patterns_logic$3528, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85074$abc$75991$abc$46360$auto$opt_dff.cc:219:make_patterns_logic$3456, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$85129$abc$76073$abc$46458$auto$opt_dff.cc:219:make_patterns_logic$3438, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$85187$abc$76028$abc$46397$auto$opt_dff.cc:219:make_patterns_logic$3447, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$85247$abc$76700$abc$47290$auto$opt_dff.cc:219:make_patterns_logic$3510, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79497$abc$79147$abc$49929$auto$opt_dff.cc:219:make_patterns_logic$5445, arst=\rst, srst={ }
  39 cells in clk=\clk, en=$abc$85307$abc$78095$abc$48715$auto$opt_dff.cc:219:make_patterns_logic$3318, arst={ }, srst=!$abc$85307$abc$78095$abc$48715$auto$rtlil.cc:2400:Or$5760
  62 cells in clk=\clk, en=$abc$85348$abc$75545$auto$opt_dff.cc:219:make_patterns_logic$3762, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$85411$abc$56850$auto$opt_dff.cc:219:make_patterns_logic$4176, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$85474$abc$75585$auto$opt_dff.cc:219:make_patterns_logic$3753, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85537$abc$56887$auto$opt_dff.cc:219:make_patterns_logic$3699, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$85591$abc$56930$auto$opt_dff.cc:219:make_patterns_logic$3672, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$85654$abc$56975$auto$opt_dff.cc:219:make_patterns_logic$3654, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$85717$abc$57020$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$85780$abc$57065$auto$opt_dff.cc:219:make_patterns_logic$3627, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$85843$abc$57110$auto$opt_dff.cc:219:make_patterns_logic$3663, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85898$abc$57147$auto$opt_dff.cc:219:make_patterns_logic$3681, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85953$abc$57184$auto$opt_dff.cc:219:make_patterns_logic$3726, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$abc$86008$abc$57226$auto$opt_dff.cc:219:make_patterns_logic$3744, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$abc$86061$abc$57265$auto$opt_dff.cc:219:make_patterns_logic$3798, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$86113$abc$57306$auto$opt_dff.cc:219:make_patterns_logic$3825, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$86176$abc$57351$auto$opt_dff.cc:219:make_patterns_logic$3609, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86238$abc$57396$auto$opt_dff.cc:219:make_patterns_logic$3618, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$86293$abc$57433$auto$opt_dff.cc:219:make_patterns_logic$3771, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86349$abc$57475$auto$opt_dff.cc:219:make_patterns_logic$3645, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$86404$abc$57512$auto$opt_dff.cc:219:make_patterns_logic$3843, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$86456$abc$57551$auto$opt_dff.cc:219:make_patterns_logic$3861, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$86515$abc$57591$auto$opt_dff.cc:219:make_patterns_logic$3879, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$86573$abc$57631$auto$opt_dff.cc:219:make_patterns_logic$3897, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$86631$abc$57671$auto$opt_dff.cc:219:make_patterns_logic$3915, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$86689$abc$57711$auto$opt_dff.cc:219:make_patterns_logic$3600, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$86746$abc$57748$auto$opt_dff.cc:219:make_patterns_logic$3708, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$86803$abc$57786$auto$opt_dff.cc:219:make_patterns_logic$3816, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$86858$abc$57823$auto$opt_dff.cc:219:make_patterns_logic$3852, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$86919$abc$57865$auto$opt_dff.cc:219:make_patterns_logic$3870, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$86979$abc$57907$auto$opt_dff.cc:219:make_patterns_logic$3888, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$87039$abc$57949$auto$opt_dff.cc:219:make_patterns_logic$3906, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$87099$abc$57991$auto$opt_dff.cc:219:make_patterns_logic$3924, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$87159$abc$58033$auto$opt_dff.cc:219:make_patterns_logic$3933, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$87217$abc$58073$abc$56691$auto$opt_dff.cc:219:make_patterns_logic$4203, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$87280$abc$58118$auto$opt_dff.cc:219:make_patterns_logic$4158, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$87340$abc$58160$auto$opt_dff.cc:219:make_patterns_logic$4122, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$87400$abc$58202$auto$opt_dff.cc:219:make_patterns_logic$4086, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$87460$abc$58244$auto$opt_dff.cc:219:make_patterns_logic$4050, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$87520$abc$58286$auto$opt_dff.cc:219:make_patterns_logic$4014, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$87580$abc$58328$auto$opt_dff.cc:219:make_patterns_logic$3978, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$87640$abc$58370$auto$opt_dff.cc:219:make_patterns_logic$3942, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87700$abc$58412$abc$56752$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$87755$abc$58449$auto$opt_dff.cc:219:make_patterns_logic$4149, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$87818$abc$58494$auto$opt_dff.cc:219:make_patterns_logic$4113, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$87881$abc$58539$auto$opt_dff.cc:219:make_patterns_logic$4077, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$87944$abc$58584$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$88007$abc$58629$auto$opt_dff.cc:219:make_patterns_logic$4005, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$88070$abc$58674$auto$opt_dff.cc:219:make_patterns_logic$3969, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88133$abc$58719$abc$56654$auto$opt_dff.cc:219:make_patterns_logic$4212, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88191$abc$58759$auto$opt_dff.cc:219:make_patterns_logic$4167, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$88249$abc$58799$auto$opt_dff.cc:219:make_patterns_logic$4131, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88307$abc$58839$auto$opt_dff.cc:219:make_patterns_logic$4095, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88365$abc$58879$auto$opt_dff.cc:219:make_patterns_logic$4059, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88423$abc$58919$auto$opt_dff.cc:219:make_patterns_logic$4023, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88481$abc$58959$auto$opt_dff.cc:219:make_patterns_logic$3987, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$88539$abc$58999$auto$opt_dff.cc:219:make_patterns_logic$3951, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$88597$abc$59039$abc$56593$auto$opt_dff.cc:219:make_patterns_logic$4221, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$88657$abc$59081$abc$56789$auto$opt_dff.cc:219:make_patterns_logic$4185, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88713$abc$59126$auto$opt_dff.cc:219:make_patterns_logic$4140, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88768$abc$59163$auto$opt_dff.cc:219:make_patterns_logic$4104, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88823$abc$59200$auto$opt_dff.cc:219:make_patterns_logic$4068, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88878$abc$59237$auto$opt_dff.cc:219:make_patterns_logic$4032, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88933$abc$59274$auto$opt_dff.cc:219:make_patterns_logic$3996, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88988$abc$59311$auto$opt_dff.cc:219:make_patterns_logic$3960, arst=\rst, srst={ }
  63 cells in clk=\clk, en=$abc$89043$abc$59348$abc$56299$auto$opt_dff.cc:219:make_patterns_logic$4275, arst=\rst, srst={ }
  63 cells in clk=\clk, en=$abc$89108$abc$59393$abc$55907$auto$opt_dff.cc:219:make_patterns_logic$4347, arst=\rst, srst={ }
  63 cells in clk=\clk, en=$abc$89172$abc$59438$abc$55515$auto$opt_dff.cc:219:make_patterns_logic$4419, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$89236$abc$59483$abc$55123$auto$opt_dff.cc:219:make_patterns_logic$4491, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$89299$abc$59528$abc$54731$auto$opt_dff.cc:219:make_patterns_logic$4563, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$89362$abc$59573$abc$54339$auto$opt_dff.cc:219:make_patterns_logic$4635, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$89425$abc$59618$abc$53947$auto$opt_dff.cc:219:make_patterns_logic$4707, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$89488$abc$53420$auto$opt_dff.cc:219:make_patterns_logic$4806, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$89547$abc$59663$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$4779, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$89610$abc$59708$abc$56262$auto$opt_dff.cc:219:make_patterns_logic$4284, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$89669$abc$59748$abc$55870$auto$opt_dff.cc:219:make_patterns_logic$4356, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$89728$abc$59788$abc$55478$auto$opt_dff.cc:219:make_patterns_logic$4428, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$89787$abc$59828$abc$55086$auto$opt_dff.cc:219:make_patterns_logic$4500, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$89845$abc$59868$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$4572, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$89903$abc$59908$abc$54302$auto$opt_dff.cc:219:make_patterns_logic$4644, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$89961$abc$59948$abc$53910$auto$opt_dff.cc:219:make_patterns_logic$4716, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$90019$abc$59988$abc$53518$auto$opt_dff.cc:219:make_patterns_logic$4788, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$90079$abc$60028$abc$56201$auto$opt_dff.cc:219:make_patterns_logic$4293, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$90140$abc$60070$abc$55809$auto$opt_dff.cc:219:make_patterns_logic$4365, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$90201$abc$60112$abc$55417$auto$opt_dff.cc:219:make_patterns_logic$4437, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$90262$abc$60154$abc$55025$auto$opt_dff.cc:219:make_patterns_logic$4509, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$90322$abc$60196$abc$54633$auto$opt_dff.cc:219:make_patterns_logic$4581, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$90382$abc$60238$abc$54241$auto$opt_dff.cc:219:make_patterns_logic$4653, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$90442$abc$60280$abc$53849$auto$opt_dff.cc:219:make_patterns_logic$4725, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$90502$abc$60322$abc$53457$auto$opt_dff.cc:219:make_patterns_logic$4797, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$90560$abc$60364$abc$56556$auto$opt_dff.cc:219:make_patterns_logic$4230, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$90619$abc$60404$abc$56164$auto$opt_dff.cc:219:make_patterns_logic$4302, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$90679$abc$60444$abc$55772$auto$opt_dff.cc:219:make_patterns_logic$4374, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$90738$abc$60484$abc$55380$auto$opt_dff.cc:219:make_patterns_logic$4446, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$90797$abc$60524$abc$54988$auto$opt_dff.cc:219:make_patterns_logic$4518, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$90855$abc$60564$abc$54596$auto$opt_dff.cc:219:make_patterns_logic$4590, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$90913$abc$60604$abc$54204$auto$opt_dff.cc:219:make_patterns_logic$4662, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60684$abc$56495$auto$opt_dff.cc:219:make_patterns_logic$4239, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60726$abc$56103$auto$opt_dff.cc:219:make_patterns_logic$4311, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60768$abc$55711$auto$opt_dff.cc:219:make_patterns_logic$4383, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$60810$abc$55319$auto$opt_dff.cc:219:make_patterns_logic$4455, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60852$abc$54927$auto$opt_dff.cc:219:make_patterns_logic$4527, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60894$abc$54535$auto$opt_dff.cc:219:make_patterns_logic$4599, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$60936$abc$54143$auto$opt_dff.cc:219:make_patterns_logic$4671, arst=\rst, srst={ }
  63 cells in clk=\clk, en=$abc$60978$abc$53751$auto$opt_dff.cc:219:make_patterns_logic$4743, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$61020$abc$56360$auto$opt_dff.cc:219:make_patterns_logic$4266, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$61057$abc$55968$auto$opt_dff.cc:219:make_patterns_logic$4338, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$61094$abc$55576$auto$opt_dff.cc:219:make_patterns_logic$4410, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61131$abc$55184$auto$opt_dff.cc:219:make_patterns_logic$4482, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61168$abc$54792$auto$opt_dff.cc:219:make_patterns_logic$4554, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61205$abc$54400$auto$opt_dff.cc:219:make_patterns_logic$4626, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61242$abc$54008$auto$opt_dff.cc:219:make_patterns_logic$4698, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$61279$abc$53616$auto$opt_dff.cc:219:make_patterns_logic$4770, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61316$abc$56458$auto$opt_dff.cc:219:make_patterns_logic$4248, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$61356$abc$56066$auto$opt_dff.cc:219:make_patterns_logic$4320, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61396$abc$55674$auto$opt_dff.cc:219:make_patterns_logic$4392, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61436$abc$55282$auto$opt_dff.cc:219:make_patterns_logic$4464, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$61476$abc$54890$auto$opt_dff.cc:219:make_patterns_logic$4536, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$61516$abc$54498$auto$opt_dff.cc:219:make_patterns_logic$4608, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$61556$abc$54106$auto$opt_dff.cc:219:make_patterns_logic$4680, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$61596$abc$53714$auto$opt_dff.cc:219:make_patterns_logic$4752, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$61636$abc$56397$auto$opt_dff.cc:219:make_patterns_logic$4257, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$61678$abc$56005$auto$opt_dff.cc:219:make_patterns_logic$4329, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$61720$abc$55613$auto$opt_dff.cc:219:make_patterns_logic$4401, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$61762$abc$55221$auto$opt_dff.cc:219:make_patterns_logic$4473, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$61804$abc$54829$auto$opt_dff.cc:219:make_patterns_logic$4545, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$61846$abc$54437$auto$opt_dff.cc:219:make_patterns_logic$4617, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$61888$abc$54045$auto$opt_dff.cc:219:make_patterns_logic$4689, arst=\rst, srst={ }
  14 cells in clk=\clk, en=$abc$78213$abc$48834$memory\key$wren[4][0][0]$y$5863, arst={ }, srst={ }
  166 cells in clk=\clk, en=!$abc$69147$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$76655$abc$47229$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76931$abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3375, arst=\rst, srst={ }
  44 cells in clk=\clk, en=$abc$76819$abc$47425$auto$opt_dff.cc:219:make_patterns_logic$3474, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$78573$abc$49243$auto$opt_dff.cc:219:make_patterns_logic$5571, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$78700$abc$49402$auto$opt_dff.cc:219:make_patterns_logic$5544, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$78655$abc$49341$auto$opt_dff.cc:219:make_patterns_logic$5553, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$75442$auto$opt_dff.cc:219:make_patterns_logic$3807, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$61972$auto$opt_dff.cc:219:make_patterns_logic$3780, arst=\rst, srst={ }
  7613 cells in clk=\clk, en=$abc$62012$auto$opt_dff.cc:219:make_patterns_logic$3304, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$abc$75361$auto$opt_dff.cc:219:make_patterns_logic$5641, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$75391$auto$opt_dff.cc:219:make_patterns_logic$3834, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$75630$auto$opt_dff.cc:219:make_patterns_logic$3690, arst=\rst, srst={ }
  40 cells in clk=\clk, en=$abc$75489$auto$opt_dff.cc:219:make_patterns_logic$3591, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61930$abc$53653$auto$opt_dff.cc:219:make_patterns_logic$4761, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$76409$abc$46874$auto$opt_dff.cc:219:make_patterns_logic$3339, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$76454$abc$46996$auto$opt_dff.cc:219:make_patterns_logic$3573, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$76968$abc$47597$auto$opt_dff.cc:219:make_patterns_logic$3483, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$78409$abc$49047$auto$opt_dff.cc:219:make_patterns_logic$5607, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$78454$abc$49108$auto$opt_dff.cc:219:make_patterns_logic$5598, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78737$abc$49439$auto$opt_dff.cc:219:make_patterns_logic$5535, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$78618$abc$49304$auto$opt_dff.cc:219:make_patterns_logic$5562, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$76245$abc$46678$auto$opt_dff.cc:219:make_patterns_logic$3384, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$76857$abc$47486$auto$opt_dff.cc:219:make_patterns_logic$3429, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$76573$abc$47131$auto$opt_dff.cc:219:make_patterns_logic$3537, arst=\rst, srst={ }
  23 cells in clk=\clk, en=$abc$78134$abc$48755$memory\key$wren[1][0][0]$y$5837, arst={ }, srst={ }
  13 cells in clk=\clk, en=$abc$78187$abc$48808$memory\key$wren[3][0][0]$y$5853, arst={ }, srst={ }
  15 cells in clk=\clk, en=$abc$78160$abc$48781$memory\key$wren[2][0][0]$y$5847, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$76782$abc$47388$auto$opt_dff.cc:219:make_patterns_logic$3492, arst=\rst, srst={ }
  13 cells in clk=\clk, en=$abc$78240$abc$48861$memory\key$wren[5][0][0]$y$5869, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$75671$auto$opt_dff.cc:219:make_patterns_logic$3789, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$75719$auto$opt_dff.cc:219:make_patterns_logic$3717, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76372$abc$46837$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$76499$abc$47057$auto$opt_dff.cc:219:make_patterns_logic$3564, arst=\rst, srst={ }
  1062 cells in clk=\clk, en=$abc$77024$abc$47645$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst=$abc$77024$abc$47645$auto$rtlil.cc:2549:NotGate$42673
  50 cells in clk=\clk, en=$abc$76894$abc$47523$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$90971$abc$60644$abc$53812$auto$opt_dff.cc:219:make_patterns_logic$4734, arst=\rst, srst={ }

3.80.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79274$abc$50088$auto$opt_dff.cc:219:make_patterns_logic$5418, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.2.1. Executing ABC.

3.80.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79311$abc$50970$auto$opt_dff.cc:219:make_patterns_logic$5256, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.3.1. Executing ABC.

3.80.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79373$abc$79229$abc$50027$auto$opt_dff.cc:219:make_patterns_logic$5427, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.4.1. Executing ABC.

3.80.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79435$abc$79192$abc$49990$auto$opt_dff.cc:219:make_patterns_logic$5436, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.5.1. Executing ABC.

3.80.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79551$abc$77016$abc$47635$auto$opt_dff.cc:219:make_patterns_logic$3297, asynchronously reset by \rst
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.80.6.1. Executing ABC.

3.80.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79558$abc$53359$auto$opt_dff.cc:219:make_patterns_logic$4815, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.7.1. Executing ABC.

3.80.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79615$abc$53322$auto$opt_dff.cc:219:make_patterns_logic$4824, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.8.1. Executing ABC.

3.80.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79677$abc$53261$auto$opt_dff.cc:219:make_patterns_logic$4833, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.9.1. Executing ABC.

3.80.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79731$abc$53224$auto$opt_dff.cc:219:make_patterns_logic$4842, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.10.1. Executing ABC.

3.80.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79793$abc$53163$auto$opt_dff.cc:219:make_patterns_logic$4851, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.11.1. Executing ABC.

3.80.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79847$abc$53126$auto$opt_dff.cc:219:make_patterns_logic$4860, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.12.1. Executing ABC.

3.80.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79909$abc$53065$auto$opt_dff.cc:219:make_patterns_logic$4869, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.13.1. Executing ABC.

3.80.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79963$abc$53028$auto$opt_dff.cc:219:make_patterns_logic$4878, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.14.1. Executing ABC.

3.80.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80025$abc$52967$auto$opt_dff.cc:219:make_patterns_logic$4887, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.15.1. Executing ABC.

3.80.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80079$abc$52930$auto$opt_dff.cc:219:make_patterns_logic$4896, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.16.1. Executing ABC.

3.80.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80141$abc$52869$auto$opt_dff.cc:219:make_patterns_logic$4905, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.17.1. Executing ABC.

3.80.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80195$abc$52832$auto$opt_dff.cc:219:make_patterns_logic$4914, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.80.18.1. Executing ABC.

3.80.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80257$abc$52771$auto$opt_dff.cc:219:make_patterns_logic$4923, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.80.19.1. Executing ABC.

3.80.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80311$abc$79110$abc$49892$auto$opt_dff.cc:219:make_patterns_logic$5454, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.20.1. Executing ABC.

3.80.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80373$abc$52636$auto$opt_dff.cc:219:make_patterns_logic$4950, asynchronously reset by \rst
Extracted 72 gates and 122 wires to a netlist network with 50 inputs and 34 outputs.

3.80.21.1. Executing ABC.

3.80.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80446$abc$51007$auto$opt_dff.cc:219:make_patterns_logic$5247, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.80.22.1. Executing ABC.

3.80.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80508$abc$52734$auto$opt_dff.cc:219:make_patterns_logic$4932, asynchronously reset by \rst
Extracted 118 gates and 206 wires to a netlist network with 88 inputs and 35 outputs.

3.80.23.1. Executing ABC.

3.80.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80564$abc$52673$auto$opt_dff.cc:219:make_patterns_logic$4941, asynchronously reset by \rst
Extracted 53 gates and 90 wires to a netlist network with 37 inputs and 27 outputs.

3.80.24.1. Executing ABC.

3.80.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80689$abc$79065$abc$49831$auto$opt_dff.cc:219:make_patterns_logic$5463, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.25.1. Executing ABC.

3.80.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80743$abc$79028$abc$49794$auto$opt_dff.cc:219:make_patterns_logic$5472, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.26.1. Executing ABC.

3.80.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80805$abc$78983$abc$49733$auto$opt_dff.cc:219:make_patterns_logic$5481, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.27.1. Executing ABC.

3.80.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80859$abc$78946$abc$49696$auto$opt_dff.cc:219:make_patterns_logic$5490, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.28.1. Executing ABC.

3.80.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80921$abc$78901$abc$49635$auto$opt_dff.cc:219:make_patterns_logic$5499, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.29.1. Executing ABC.

3.80.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80975$abc$78864$abc$49598$auto$opt_dff.cc:219:make_patterns_logic$5508, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.30.1. Executing ABC.

3.80.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81037$abc$78819$abc$49537$auto$opt_dff.cc:219:make_patterns_logic$5517, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.31.1. Executing ABC.

3.80.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81091$abc$78782$abc$49500$auto$opt_dff.cc:219:make_patterns_logic$5526, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.32.1. Executing ABC.

3.80.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81153$abc$50909$auto$opt_dff.cc:219:make_patterns_logic$5265, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.33.1. Executing ABC.

3.80.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81207$abc$50872$auto$opt_dff.cc:219:make_patterns_logic$5274, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.34.1. Executing ABC.

3.80.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81269$abc$50811$auto$opt_dff.cc:219:make_patterns_logic$5283, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.35.1. Executing ABC.

3.80.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81323$abc$50774$auto$opt_dff.cc:219:make_patterns_logic$5292, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.36.1. Executing ABC.

3.80.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81385$abc$50713$auto$opt_dff.cc:219:make_patterns_logic$5301, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.37.1. Executing ABC.

3.80.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81439$abc$50676$auto$opt_dff.cc:219:make_patterns_logic$5310, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.38.1. Executing ABC.

3.80.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81501$abc$50615$auto$opt_dff.cc:219:make_patterns_logic$5319, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.39.1. Executing ABC.

3.80.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81555$abc$50578$auto$opt_dff.cc:219:make_patterns_logic$5328, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.40.1. Executing ABC.

3.80.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81617$abc$50517$auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.41.1. Executing ABC.

3.80.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81671$abc$50480$auto$opt_dff.cc:219:make_patterns_logic$5346, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.80.42.1. Executing ABC.

3.80.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81734$abc$50419$auto$opt_dff.cc:219:make_patterns_logic$5355, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.43.1. Executing ABC.

3.80.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81788$abc$50382$auto$opt_dff.cc:219:make_patterns_logic$5364, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.80.44.1. Executing ABC.

3.80.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81851$abc$50321$auto$opt_dff.cc:219:make_patterns_logic$5373, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.80.45.1. Executing ABC.

3.80.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81906$abc$50284$auto$opt_dff.cc:219:make_patterns_logic$5382, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.80.46.1. Executing ABC.

3.80.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81969$abc$50223$auto$opt_dff.cc:219:make_patterns_logic$5391, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.80.47.1. Executing ABC.

3.80.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82024$abc$50186$auto$opt_dff.cc:219:make_patterns_logic$5400, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.80.48.1. Executing ABC.

3.80.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82085$abc$50125$auto$opt_dff.cc:219:make_patterns_logic$5409, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.80.49.1. Executing ABC.

3.80.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82142$abc$52575$auto$opt_dff.cc:219:make_patterns_logic$4959, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.50.1. Executing ABC.

3.80.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82196$abc$52538$auto$opt_dff.cc:219:make_patterns_logic$4968, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.51.1. Executing ABC.

3.80.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82258$abc$52477$auto$opt_dff.cc:219:make_patterns_logic$4977, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.52.1. Executing ABC.

3.80.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82312$abc$52440$auto$opt_dff.cc:219:make_patterns_logic$4986, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.53.1. Executing ABC.

3.80.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82374$abc$52379$auto$opt_dff.cc:219:make_patterns_logic$4995, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.54.1. Executing ABC.

3.80.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82428$abc$52342$auto$opt_dff.cc:219:make_patterns_logic$5004, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.55.1. Executing ABC.

3.80.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82490$abc$52281$auto$opt_dff.cc:219:make_patterns_logic$5013, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.56.1. Executing ABC.

3.80.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82544$abc$52244$auto$opt_dff.cc:219:make_patterns_logic$5022, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.57.1. Executing ABC.

3.80.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82606$abc$52183$auto$opt_dff.cc:219:make_patterns_logic$5031, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.58.1. Executing ABC.

3.80.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82660$abc$52146$auto$opt_dff.cc:219:make_patterns_logic$5040, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.59.1. Executing ABC.

3.80.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82722$abc$52085$auto$opt_dff.cc:219:make_patterns_logic$5049, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.60.1. Executing ABC.

3.80.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82776$abc$52048$auto$opt_dff.cc:219:make_patterns_logic$5058, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.61.1. Executing ABC.

3.80.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82838$abc$51987$auto$opt_dff.cc:219:make_patterns_logic$5067, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.62.1. Executing ABC.

3.80.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82892$abc$51950$auto$opt_dff.cc:219:make_patterns_logic$5076, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.63.1. Executing ABC.

3.80.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82954$abc$51889$auto$opt_dff.cc:219:make_patterns_logic$5085, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.64.1. Executing ABC.

3.80.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83008$abc$51852$auto$opt_dff.cc:219:make_patterns_logic$5094, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.65.1. Executing ABC.

3.80.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83070$abc$51791$auto$opt_dff.cc:219:make_patterns_logic$5103, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.66.1. Executing ABC.

3.80.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83124$abc$51754$auto$opt_dff.cc:219:make_patterns_logic$5112, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.67.1. Executing ABC.

3.80.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83186$abc$51693$auto$opt_dff.cc:219:make_patterns_logic$5121, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.68.1. Executing ABC.

3.80.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83240$abc$51656$auto$opt_dff.cc:219:make_patterns_logic$5130, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.69.1. Executing ABC.

3.80.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83302$abc$51595$auto$opt_dff.cc:219:make_patterns_logic$5139, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.70.1. Executing ABC.

3.80.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83356$abc$51558$auto$opt_dff.cc:219:make_patterns_logic$5148, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.71.1. Executing ABC.

3.80.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83418$abc$51497$auto$opt_dff.cc:219:make_patterns_logic$5157, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.72.1. Executing ABC.

3.80.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83472$abc$51460$auto$opt_dff.cc:219:make_patterns_logic$5166, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.73.1. Executing ABC.

3.80.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83534$abc$51399$auto$opt_dff.cc:219:make_patterns_logic$5175, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.74.1. Executing ABC.

3.80.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83588$abc$51362$auto$opt_dff.cc:219:make_patterns_logic$5184, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.75.1. Executing ABC.

3.80.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83650$abc$51301$auto$opt_dff.cc:219:make_patterns_logic$5193, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.76.1. Executing ABC.

3.80.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83704$abc$51264$auto$opt_dff.cc:219:make_patterns_logic$5202, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.77.1. Executing ABC.

3.80.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83766$abc$51203$auto$opt_dff.cc:219:make_patterns_logic$5211, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.78.1. Executing ABC.

3.80.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83820$abc$51166$auto$opt_dff.cc:219:make_patterns_logic$5220, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.79.1. Executing ABC.

3.80.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83882$abc$51105$auto$opt_dff.cc:219:make_patterns_logic$5229, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.80.1. Executing ABC.

3.80.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83936$abc$51068$auto$opt_dff.cc:219:make_patterns_logic$5238, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.80.81.1. Executing ABC.

3.80.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83990$abc$76327$abc$46776$auto$opt_dff.cc:219:make_patterns_logic$3357, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.80.82.1. Executing ABC.

3.80.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84051$abc$75763$auto$opt_dff.cc:219:make_patterns_logic$3735, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.83.1. Executing ABC.

3.80.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84114$abc$75946$abc$46299$auto$opt_dff.cc:219:make_patterns_logic$3465, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.84.1. Executing ABC.

3.80.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84177$abc$76110$abc$46495$auto$opt_dff.cc:219:make_patterns_logic$3420, asynchronously reset by \rst
Extracted 60 gates and 103 wires to a netlist network with 43 inputs and 32 outputs.

3.80.85.1. Executing ABC.

3.80.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84238$abc$78372$abc$49010$auto$opt_dff.cc:219:make_patterns_logic$5616, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.80.86.1. Executing ABC.

3.80.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84299$abc$76282$abc$46715$auto$opt_dff.cc:219:make_patterns_logic$3366, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.87.1. Executing ABC.

3.80.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84357$abc$78491$abc$49145$auto$opt_dff.cc:219:make_patterns_logic$5589, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.80.88.1. Executing ABC.

3.80.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84417$abc$76536$abc$47094$auto$opt_dff.cc:219:make_patterns_logic$3555, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.89.1. Executing ABC.

3.80.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84477$abc$78327$abc$48948$auto$opt_dff.cc:219:make_patterns_logic$5625, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.80.90.1. Executing ABC.

3.80.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84532$abc$75803$auto$opt_dff.cc:219:make_patterns_logic$3582, asynchronously reset by \rst
Extracted 57 gates and 100 wires to a netlist network with 43 inputs and 32 outputs.

3.80.91.1. Executing ABC.

3.80.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84594$abc$76200$abc$46617$auto$opt_dff.cc:219:make_patterns_logic$3393, asynchronously reset by \rst
Extracted 51 gates and 90 wires to a netlist network with 39 inputs and 27 outputs.

3.80.92.1. Executing ABC.

3.80.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84655$abc$75841$abc$44010$auto$opt_dff.cc:219:make_patterns_logic$3330, asynchronously reset by \rst
Extracted 70 gates and 115 wires to a netlist network with 45 inputs and 41 outputs.

3.80.93.1. Executing ABC.

3.80.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84726$abc$78266$abc$48887$memory\key$wren[6][0][0]$y$5877
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 10 outputs.

3.80.94.1. Executing ABC.

3.80.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84757$abc$76737$abc$47327$auto$opt_dff.cc:219:make_patterns_logic$3501, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.95.1. Executing ABC.

3.80.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84815$abc$78294$abc$48915$memory\key$wren[0][0][0]$y$5829
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 9 outputs.

3.80.96.1. Executing ABC.

3.80.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84842$abc$78536$abc$49206$auto$opt_dff.cc:219:make_patterns_logic$5580, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.80.97.1. Executing ABC.

3.80.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84898$abc$76155$abc$46556$auto$opt_dff.cc:219:make_patterns_logic$3411, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.80.98.1. Executing ABC.

3.80.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84957$abc$75901$abc$46238$auto$opt_dff.cc:219:make_patterns_logic$3546, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.99.1. Executing ABC.

3.80.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85015$abc$76618$abc$47192$auto$opt_dff.cc:219:make_patterns_logic$3528, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.80.100.1. Executing ABC.

3.80.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85074$abc$75991$abc$46360$auto$opt_dff.cc:219:make_patterns_logic$3456, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.101.1. Executing ABC.

3.80.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85129$abc$76073$abc$46458$auto$opt_dff.cc:219:make_patterns_logic$3438, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.102.1. Executing ABC.

3.80.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85187$abc$76028$abc$46397$auto$opt_dff.cc:219:make_patterns_logic$3447, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.103.1. Executing ABC.

3.80.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85247$abc$76700$abc$47290$auto$opt_dff.cc:219:make_patterns_logic$3510, asynchronously reset by \rst
Extracted 60 gates and 103 wires to a netlist network with 43 inputs and 32 outputs.

3.80.104.1. Executing ABC.

3.80.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79497$abc$79147$abc$49929$auto$opt_dff.cc:219:make_patterns_logic$5445, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.105.1. Executing ABC.

3.80.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85307$abc$78095$abc$48715$auto$opt_dff.cc:219:make_patterns_logic$3318, synchronously reset by !$abc$85307$abc$78095$abc$48715$auto$rtlil.cc:2400:Or$5760
Extracted 39 gates and 44 wires to a netlist network with 5 inputs and 5 outputs.

3.80.106.1. Executing ABC.

3.80.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85348$abc$75545$auto$opt_dff.cc:219:make_patterns_logic$3762, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.107.1. Executing ABC.

3.80.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85411$abc$56850$auto$opt_dff.cc:219:make_patterns_logic$4176, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.108.1. Executing ABC.

3.80.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85474$abc$75585$auto$opt_dff.cc:219:make_patterns_logic$3753, asynchronously reset by \rst
Extracted 61 gates and 105 wires to a netlist network with 44 inputs and 33 outputs.

3.80.109.1. Executing ABC.

3.80.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85537$abc$56887$auto$opt_dff.cc:219:make_patterns_logic$3699, asynchronously reset by \rst
Extracted 46 gates and 83 wires to a netlist network with 37 inputs and 24 outputs.

3.80.110.1. Executing ABC.

3.80.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85591$abc$56930$auto$opt_dff.cc:219:make_patterns_logic$3672, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.111.1. Executing ABC.

3.80.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85654$abc$56975$auto$opt_dff.cc:219:make_patterns_logic$3654, asynchronously reset by \rst
Extracted 60 gates and 103 wires to a netlist network with 43 inputs and 32 outputs.

3.80.112.1. Executing ABC.

3.80.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85717$abc$57020$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.113.1. Executing ABC.

3.80.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85780$abc$57065$auto$opt_dff.cc:219:make_patterns_logic$3627, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.114.1. Executing ABC.

3.80.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85843$abc$57110$auto$opt_dff.cc:219:make_patterns_logic$3663, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 26 outputs.

3.80.115.1. Executing ABC.

3.80.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85898$abc$57147$auto$opt_dff.cc:219:make_patterns_logic$3681, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.116.1. Executing ABC.

3.80.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85953$abc$57184$auto$opt_dff.cc:219:make_patterns_logic$3726, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.117.1. Executing ABC.

3.80.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86008$abc$57226$auto$opt_dff.cc:219:make_patterns_logic$3744, asynchronously reset by \rst
Extracted 44 gates and 78 wires to a netlist network with 34 inputs and 23 outputs.

3.80.118.1. Executing ABC.

3.80.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86061$abc$57265$auto$opt_dff.cc:219:make_patterns_logic$3798, asynchronously reset by \rst
Extracted 44 gates and 81 wires to a netlist network with 37 inputs and 22 outputs.

3.80.119.1. Executing ABC.

3.80.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86113$abc$57306$auto$opt_dff.cc:219:make_patterns_logic$3825, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.80.120.1. Executing ABC.

3.80.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86176$abc$57351$auto$opt_dff.cc:219:make_patterns_logic$3609, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.80.121.1. Executing ABC.

3.80.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86238$abc$57396$auto$opt_dff.cc:219:make_patterns_logic$3618, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.122.1. Executing ABC.

3.80.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86293$abc$57433$auto$opt_dff.cc:219:make_patterns_logic$3771, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.80.123.1. Executing ABC.

3.80.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86349$abc$57475$auto$opt_dff.cc:219:make_patterns_logic$3645, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.124.1. Executing ABC.

3.80.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86404$abc$57512$auto$opt_dff.cc:219:make_patterns_logic$3843, asynchronously reset by \rst
Extracted 45 gates and 83 wires to a netlist network with 38 inputs and 22 outputs.

3.80.125.1. Executing ABC.

3.80.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86456$abc$57551$auto$opt_dff.cc:219:make_patterns_logic$3861, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.80.126.1. Executing ABC.

3.80.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86515$abc$57591$auto$opt_dff.cc:219:make_patterns_logic$3879, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.127.1. Executing ABC.

3.80.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86573$abc$57631$auto$opt_dff.cc:219:make_patterns_logic$3897, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.128.1. Executing ABC.

3.80.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86631$abc$57671$auto$opt_dff.cc:219:make_patterns_logic$3915, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.80.129.1. Executing ABC.

3.80.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86689$abc$57711$auto$opt_dff.cc:219:make_patterns_logic$3600, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.130.1. Executing ABC.

3.80.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86746$abc$57748$auto$opt_dff.cc:219:make_patterns_logic$3708, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.80.131.1. Executing ABC.

3.80.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86803$abc$57786$auto$opt_dff.cc:219:make_patterns_logic$3816, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.80.132.1. Executing ABC.

3.80.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86858$abc$57823$auto$opt_dff.cc:219:make_patterns_logic$3852, asynchronously reset by \rst
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 31 outputs.

3.80.133.1. Executing ABC.

3.80.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86919$abc$57865$auto$opt_dff.cc:219:make_patterns_logic$3870, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.134.1. Executing ABC.

3.80.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86979$abc$57907$auto$opt_dff.cc:219:make_patterns_logic$3888, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.135.1. Executing ABC.

3.80.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87039$abc$57949$auto$opt_dff.cc:219:make_patterns_logic$3906, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.80.136.1. Executing ABC.

3.80.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87099$abc$57991$auto$opt_dff.cc:219:make_patterns_logic$3924, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.137.1. Executing ABC.

3.80.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87159$abc$58033$auto$opt_dff.cc:219:make_patterns_logic$3933, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.138.1. Executing ABC.

3.80.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87217$abc$58073$abc$56691$auto$opt_dff.cc:219:make_patterns_logic$4203, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.139.1. Executing ABC.

3.80.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87280$abc$58118$auto$opt_dff.cc:219:make_patterns_logic$4158, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.140.1. Executing ABC.

3.80.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87340$abc$58160$auto$opt_dff.cc:219:make_patterns_logic$4122, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.141.1. Executing ABC.

3.80.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87400$abc$58202$auto$opt_dff.cc:219:make_patterns_logic$4086, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.142.1. Executing ABC.

3.80.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87460$abc$58244$auto$opt_dff.cc:219:make_patterns_logic$4050, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.143.1. Executing ABC.

3.80.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87520$abc$58286$auto$opt_dff.cc:219:make_patterns_logic$4014, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.144.1. Executing ABC.

3.80.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87580$abc$58328$auto$opt_dff.cc:219:make_patterns_logic$3978, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.145.1. Executing ABC.

3.80.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87640$abc$58370$auto$opt_dff.cc:219:make_patterns_logic$3942, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.146.1. Executing ABC.

3.80.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87700$abc$58412$abc$56752$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.147.1. Executing ABC.

3.80.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87755$abc$58449$auto$opt_dff.cc:219:make_patterns_logic$4149, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.148.1. Executing ABC.

3.80.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87818$abc$58494$auto$opt_dff.cc:219:make_patterns_logic$4113, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.149.1. Executing ABC.

3.80.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87881$abc$58539$auto$opt_dff.cc:219:make_patterns_logic$4077, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.150.1. Executing ABC.

3.80.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87944$abc$58584$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.151.1. Executing ABC.

3.80.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88007$abc$58629$auto$opt_dff.cc:219:make_patterns_logic$4005, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.152.1. Executing ABC.

3.80.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88070$abc$58674$auto$opt_dff.cc:219:make_patterns_logic$3969, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.80.153.1. Executing ABC.

3.80.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88133$abc$58719$abc$56654$auto$opt_dff.cc:219:make_patterns_logic$4212, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.154.1. Executing ABC.

3.80.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88191$abc$58759$auto$opt_dff.cc:219:make_patterns_logic$4167, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.155.1. Executing ABC.

3.80.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88249$abc$58799$auto$opt_dff.cc:219:make_patterns_logic$4131, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 30 outputs.

3.80.156.1. Executing ABC.

3.80.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88307$abc$58839$auto$opt_dff.cc:219:make_patterns_logic$4095, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.157.1. Executing ABC.

3.80.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88365$abc$58879$auto$opt_dff.cc:219:make_patterns_logic$4059, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.158.1. Executing ABC.

3.80.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88423$abc$58919$auto$opt_dff.cc:219:make_patterns_logic$4023, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.159.1. Executing ABC.

3.80.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88481$abc$58959$auto$opt_dff.cc:219:make_patterns_logic$3987, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.160.1. Executing ABC.

3.80.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88539$abc$58999$auto$opt_dff.cc:219:make_patterns_logic$3951, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.80.161.1. Executing ABC.

3.80.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88597$abc$59039$abc$56593$auto$opt_dff.cc:219:make_patterns_logic$4221, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.80.162.1. Executing ABC.

3.80.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88657$abc$59081$abc$56789$auto$opt_dff.cc:219:make_patterns_logic$4185, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.80.163.1. Executing ABC.

3.80.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88713$abc$59126$auto$opt_dff.cc:219:make_patterns_logic$4140, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.164.1. Executing ABC.

3.80.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88768$abc$59163$auto$opt_dff.cc:219:make_patterns_logic$4104, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.165.1. Executing ABC.

3.80.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88823$abc$59200$auto$opt_dff.cc:219:make_patterns_logic$4068, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.166.1. Executing ABC.

3.80.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88878$abc$59237$auto$opt_dff.cc:219:make_patterns_logic$4032, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.167.1. Executing ABC.

3.80.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88933$abc$59274$auto$opt_dff.cc:219:make_patterns_logic$3996, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.168.1. Executing ABC.

3.80.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88988$abc$59311$auto$opt_dff.cc:219:make_patterns_logic$3960, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.80.169.1. Executing ABC.

3.80.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89043$abc$59348$abc$56299$auto$opt_dff.cc:219:make_patterns_logic$4275, asynchronously reset by \rst
Extracted 63 gates and 108 wires to a netlist network with 45 inputs and 34 outputs.

3.80.170.1. Executing ABC.

3.80.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89108$abc$59393$abc$55907$auto$opt_dff.cc:219:make_patterns_logic$4347, asynchronously reset by \rst
Extracted 63 gates and 108 wires to a netlist network with 45 inputs and 34 outputs.

3.80.171.1. Executing ABC.

3.80.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89172$abc$59438$abc$55515$auto$opt_dff.cc:219:make_patterns_logic$4419, asynchronously reset by \rst
Extracted 63 gates and 108 wires to a netlist network with 45 inputs and 34 outputs.

3.80.172.1. Executing ABC.

3.80.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89236$abc$59483$abc$55123$auto$opt_dff.cc:219:make_patterns_logic$4491, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.80.173.1. Executing ABC.

3.80.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89299$abc$59528$abc$54731$auto$opt_dff.cc:219:make_patterns_logic$4563, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.80.174.1. Executing ABC.

3.80.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89362$abc$59573$abc$54339$auto$opt_dff.cc:219:make_patterns_logic$4635, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.80.175.1. Executing ABC.

3.80.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89425$abc$59618$abc$53947$auto$opt_dff.cc:219:make_patterns_logic$4707, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.80.176.1. Executing ABC.

3.80.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89488$abc$53420$auto$opt_dff.cc:219:make_patterns_logic$4806, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.80.177.1. Executing ABC.

3.80.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89547$abc$59663$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$4779, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 34 outputs.

3.80.178.1. Executing ABC.

3.80.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89610$abc$59708$abc$56262$auto$opt_dff.cc:219:make_patterns_logic$4284, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.80.179.1. Executing ABC.

3.80.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89669$abc$59748$abc$55870$auto$opt_dff.cc:219:make_patterns_logic$4356, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.80.180.1. Executing ABC.

3.80.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89728$abc$59788$abc$55478$auto$opt_dff.cc:219:make_patterns_logic$4428, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.80.181.1. Executing ABC.

3.80.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89787$abc$59828$abc$55086$auto$opt_dff.cc:219:make_patterns_logic$4500, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.80.182.1. Executing ABC.

3.80.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89845$abc$59868$abc$54694$auto$opt_dff.cc:219:make_patterns_logic$4572, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.80.183.1. Executing ABC.

3.80.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89903$abc$59908$abc$54302$auto$opt_dff.cc:219:make_patterns_logic$4644, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.80.184.1. Executing ABC.

3.80.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89961$abc$59948$abc$53910$auto$opt_dff.cc:219:make_patterns_logic$4716, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.80.185.1. Executing ABC.

3.80.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90019$abc$59988$abc$53518$auto$opt_dff.cc:219:make_patterns_logic$4788, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 32 outputs.

3.80.186.1. Executing ABC.

3.80.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90079$abc$60028$abc$56201$auto$opt_dff.cc:219:make_patterns_logic$4293, asynchronously reset by \rst
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 31 outputs.

3.80.187.1. Executing ABC.

3.80.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90140$abc$60070$abc$55809$auto$opt_dff.cc:219:make_patterns_logic$4365, asynchronously reset by \rst
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 31 outputs.

3.80.188.1. Executing ABC.

3.80.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90201$abc$60112$abc$55417$auto$opt_dff.cc:219:make_patterns_logic$4437, asynchronously reset by \rst
Extracted 57 gates and 99 wires to a netlist network with 42 inputs and 31 outputs.

3.80.189.1. Executing ABC.

3.80.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90262$abc$60154$abc$55025$auto$opt_dff.cc:219:make_patterns_logic$4509, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.80.190.1. Executing ABC.

3.80.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90322$abc$60196$abc$54633$auto$opt_dff.cc:219:make_patterns_logic$4581, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.80.191.1. Executing ABC.

3.80.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90382$abc$60238$abc$54241$auto$opt_dff.cc:219:make_patterns_logic$4653, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 31 outputs.

3.80.192.1. Executing ABC.

3.80.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90442$abc$60280$abc$53849$auto$opt_dff.cc:219:make_patterns_logic$4725, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.80.193.1. Executing ABC.

3.80.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90502$abc$60322$abc$53457$auto$opt_dff.cc:219:make_patterns_logic$4797, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 28 outputs.

3.80.194.1. Executing ABC.

3.80.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90560$abc$60364$abc$56556$auto$opt_dff.cc:219:make_patterns_logic$4230, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.80.195.1. Executing ABC.

3.80.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90619$abc$60404$abc$56164$auto$opt_dff.cc:219:make_patterns_logic$4302, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 30 outputs.

3.80.196.1. Executing ABC.

3.80.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90679$abc$60444$abc$55772$auto$opt_dff.cc:219:make_patterns_logic$4374, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.80.197.1. Executing ABC.

3.80.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90738$abc$60484$abc$55380$auto$opt_dff.cc:219:make_patterns_logic$4446, asynchronously reset by \rst
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 29 outputs.

3.80.198.1. Executing ABC.

3.80.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90797$abc$60524$abc$54988$auto$opt_dff.cc:219:make_patterns_logic$4518, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.80.199.1. Executing ABC.

3.80.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90855$abc$60564$abc$54596$auto$opt_dff.cc:219:make_patterns_logic$4590, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.80.200.1. Executing ABC.

3.80.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90913$abc$60604$abc$54204$auto$opt_dff.cc:219:make_patterns_logic$4662, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 29 outputs.

3.80.201.1. Executing ABC.

yosys> opt_ffinv

3.81. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.82. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.82.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~111 debug messages>

yosys> opt_merge -nomux

3.82.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.82.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.82.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.82.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 75231 unused wires.
<suppressed ~156 debug messages>

yosys> opt_expr

3.82.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.82.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.82.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.82.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.82.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.82.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.82.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.83. Executing BMUXMAP pass.

yosys> demuxmap

3.84. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_CpWeKs/abc_tmp_1.scr

3.85. Executing ABC pass (technology mapping using ABC).

3.85.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 20722 gates and 22857 wires to a netlist network with 2135 inputs and 2358 outputs.

3.85.1.1. Executing ABC.
DE:   #PIs = 2135  #Luts =  6132  Max Lvl =  16  Avg Lvl =   6.75  [   0.85 sec. at Pass 0]
DE:   #PIs = 2135  #Luts =  5559  Max Lvl =  16  Avg Lvl =   5.56  [  86.33 sec. at Pass 1]
DE:   #PIs = 2135  #Luts =  5518  Max Lvl =  15  Avg Lvl =   5.45  [  18.87 sec. at Pass 2]
DE:   #PIs = 2135  #Luts =  5518  Max Lvl =  15  Avg Lvl =   5.45  [  32.76 sec. at Pass 3]
DE:   #PIs = 2135  #Luts =  5518  Max Lvl =  15  Avg Lvl =   5.45  [  20.59 sec. at Pass 4]
DE:   #PIs = 2135  #Luts =  5518  Max Lvl =  15  Avg Lvl =   5.45  [  40.28 sec. at Pass 5]
DE:   #PIs = 2135  #Luts =  5518  Max Lvl =  15  Avg Lvl =   5.45  [   2.78 sec. at Pass 6]

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.91. Executing OPT_SHARE pass.

yosys> opt_dff

3.92. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 22610 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.95. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.96. Printing statistics.

=== rc4 ===

   Number of wires:               7121
   Number of wire bits:           7933
   Number of public wires:         119
   Number of public wire bits:     931
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7661
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2060
     $_DFFE_PP_                     56
     $_SDFFE_PN0P_                  11
     $_SDFFE_PP0P_                   8
     $lut                         5518


yosys> shregmap -minlen 8 -maxlen 20

3.97. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.98. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.99. Printing statistics.

=== rc4 ===

   Number of wires:               7159
   Number of wire bits:           7971
   Number of public wires:         119
   Number of public wire bits:     931
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7699
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2116
     $_DFF_P_                       19
     $_MUX_                         38
     $lut                         5518


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.100. Executing TECHMAP pass (map to technology primitives).

3.100.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.100.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.100.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~9929 debug messages>

yosys> opt_expr -mux_undef

3.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~216709 debug messages>

yosys> simplemap

3.102. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~69915 debug messages>
Removed a total of 23305 cells.

yosys> opt_dff -nodffe -nosdff

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 33119 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.107. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.107.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~5486 debug messages>

yosys> opt_merge -nomux

3.107.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.107.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.107.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.107.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.107.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.107.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 583 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.107.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.107.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.107.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.107.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.107.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.107.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.107.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.107.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.107.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_CpWeKs/abc_tmp_2.scr

3.108. Executing ABC pass (technology mapping using ABC).

3.108.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 17686 gates and 19831 wires to a netlist network with 2143 inputs and 2355 outputs.

3.108.1.1. Executing ABC.
DE:   #PIs = 2143  #Luts =  5530  Max Lvl =  16  Avg Lvl =   5.53  [   0.76 sec. at Pass 0]
DE:   #PIs = 2143  #Luts =  5530  Max Lvl =  16  Avg Lvl =   5.53  [  81.61 sec. at Pass 1]
DE:   #PIs = 2143  #Luts =  5530  Max Lvl =  16  Avg Lvl =   5.53  [  17.91 sec. at Pass 2]
DE:   #PIs = 2143  #Luts =  5530  Max Lvl =  16  Avg Lvl =   5.53  [  32.85 sec. at Pass 3]
DE:   #PIs = 2143  #Luts =  5530  Max Lvl =  16  Avg Lvl =   5.53  [  22.33 sec. at Pass 4]
DE:   #PIs = 2143  #Luts =  5530  Max Lvl =  16  Avg Lvl =   5.53  [  39.68 sec. at Pass 5]
DE:   #PIs = 2143  #Luts =  5530  Max Lvl =  16  Avg Lvl =   5.53  [   4.15 sec. at Pass 6]

yosys> opt_expr

3.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.114. Executing OPT_SHARE pass.

yosys> opt_dff

3.115. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 16899 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.118. Executing HIERARCHY pass (managing design hierarchy).

3.118.1. Analyzing design hierarchy..
Top module:  \rc4

3.118.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> stat

3.119. Printing statistics.

=== rc4 ===

   Number of wires:               7133
   Number of wire bits:           7945
   Number of public wires:         119
   Number of public wire bits:     931
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7673
     $lut                         5530
     dffsre                       2143


yosys> opt_clean -purge

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.121. Executing Verilog backend.
Dumping module `\rc4'.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 551b12351e, CPU: user 223.59s system 8.46s, MEM: 534.00 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 92% 6x abc (2032 sec), 3% 29x opt_dff (82 sec), ...
real 734.93
user 2085.14
sys 104.23
