\hypertarget{group__I2C__SR1__Register__Bit__Definitions}{}\doxysection{I2C SR1 Register Bit Definitions}
\label{group__I2C__SR1__Register__Bit__Definitions}\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
Collaboration diagram for I2C SR1 Register Bit Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{group__I2C__SR1__Register__Bit__Definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga67ed7d8c3e9dc642c2c70c834aeec6ea}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+SR1 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga67ed7d8c3e9dc642c2c70c834aeec6ea}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga4662fc1d4534a406d3e4e417dcaa29c1}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga4662fc1d4534a406d3e4e417dcaa29c1}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga3c662220a2fc8d437b929ac360b7b6d3}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga3c662220a2fc8d437b929ac360b7b6d3}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga57e3e98939884a675f561bd0133c73f7}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga57e3e98939884a675f561bd0133c73f7}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga508dc538aee33bf854cfbe3b7f4a7ba9}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga508dc538aee33bf854cfbe3b7f4a7ba9}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga380b3695a5b03ae70e411ba048a04e49}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga380b3695a5b03ae70e411ba048a04e49}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabdceff8db6df40c017f96a5e606ea884}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabdceff8db6df40c017f96a5e606ea884}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga0a1c615024c02d5ea5bcb3717ff6863d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga0a1c615024c02d5ea5bcb3717ff6863d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafab03fd640b6661848addb3cd9d38519}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafab03fd640b6661848addb3cd9d38519}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafb0a33028b96b10708bd881b21c17dae}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafb0a33028b96b10708bd881b21c17dae}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga628a0e0ea5fa7dd31b68d2bac80b8b20}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga628a0e0ea5fa7dd31b68d2bac80b8b20}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga1f1e78360bc478a00ca5c8176dcd0b22}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga1f1e78360bc478a00ca5c8176dcd0b22}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad0c047e24fefb89f3928b37b7695aa55}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad0c047e24fefb89f3928b37b7695aa55}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga6faaa55a1e48aa7c1f2b69669901445d}\label{group__I2C__SR1__Register__Bit__Definitions_ga6faaa55a1e48aa7c1f2b69669901445d}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}}
\index{I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ADD10}{I2C\_SR1\_ADD10}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADD10~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}}

10-\/bit Address Header Sent (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gabc01a4be991adeeffbdf18b5767ea30b}\label{group__I2C__SR1__Register__Bit__Definitions_gabc01a4be991adeeffbdf18b5767ea30b}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ADD10\_Msk@{I2C\_SR1\_ADD10\_Msk}}
\index{I2C\_SR1\_ADD10\_Msk@{I2C\_SR1\_ADD10\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ADD10\_Msk}{I2C\_SR1\_ADD10\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga57e3e98939884a675f561bd0133c73f7}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}})}

Bit mask for 10-\/bit Address Header Sent \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga57e3e98939884a675f561bd0133c73f7}\label{group__I2C__SR1__Register__Bit__Definitions_ga57e3e98939884a675f561bd0133c73f7}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ADD10\_Pos@{I2C\_SR1\_ADD10\_Pos}}
\index{I2C\_SR1\_ADD10\_Pos@{I2C\_SR1\_ADD10\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ADD10\_Pos}{I2C\_SR1\_ADD10\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos~(3U)}

Position of 10-\/bit Address Header Sent (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga3db361a4d9dd84b187085a11d933b45d}\label{group__I2C__SR1__Register__Bit__Definitions_ga3db361a4d9dd84b187085a11d933b45d}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}}
\index{I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ADDR}{I2C\_SR1\_ADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADDR~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}}

Address Sent (Master mode) or Matched (Slave mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga387882c1ac38b5af80a88ac6c5c8961f}\label{group__I2C__SR1__Register__Bit__Definitions_ga387882c1ac38b5af80a88ac6c5c8961f}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ADDR\_Msk@{I2C\_SR1\_ADDR\_Msk}}
\index{I2C\_SR1\_ADDR\_Msk@{I2C\_SR1\_ADDR\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ADDR\_Msk}{I2C\_SR1\_ADDR\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga4662fc1d4534a406d3e4e417dcaa29c1}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}})}

Bit mask for Address Sent or Matched \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga4662fc1d4534a406d3e4e417dcaa29c1}\label{group__I2C__SR1__Register__Bit__Definitions_ga4662fc1d4534a406d3e4e417dcaa29c1}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ADDR\_Pos@{I2C\_SR1\_ADDR\_Pos}}
\index{I2C\_SR1\_ADDR\_Pos@{I2C\_SR1\_ADDR\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ADDR\_Pos}{I2C\_SR1\_ADDR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos~(1U)}

Position of Address Sent (Master mode) or Matched (Slave mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga62aa2496d4b3955214a16a7bd998fd88}\label{group__I2C__SR1__Register__Bit__Definitions_ga62aa2496d4b3955214a16a7bd998fd88}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_AF@{I2C\_SR1\_AF}}
\index{I2C\_SR1\_AF@{I2C\_SR1\_AF}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_AF}{I2C\_SR1\_AF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+AF~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}}

Acknowledge Failure \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gae64af2b76c8fc655547f07d0eda3c8d6}\label{group__I2C__SR1__Register__Bit__Definitions_gae64af2b76c8fc655547f07d0eda3c8d6}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_AF\_Msk@{I2C\_SR1\_AF\_Msk}}
\index{I2C\_SR1\_AF\_Msk@{I2C\_SR1\_AF\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_AF\_Msk}{I2C\_SR1\_AF\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafb0a33028b96b10708bd881b21c17dae}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}})}

Bit mask for Acknowledge Failure \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gafb0a33028b96b10708bd881b21c17dae}\label{group__I2C__SR1__Register__Bit__Definitions_gafb0a33028b96b10708bd881b21c17dae}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_AF\_Pos@{I2C\_SR1\_AF\_Pos}}
\index{I2C\_SR1\_AF\_Pos@{I2C\_SR1\_AF\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_AF\_Pos}{I2C\_SR1\_AF\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos~(10U)}

Position of Acknowledge Failure bit \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gacbc52f6ec6172c71d8b026a22c2f69d2}\label{group__I2C__SR1__Register__Bit__Definitions_gacbc52f6ec6172c71d8b026a22c2f69d2}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}}
\index{I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ARLO}{I2C\_SR1\_ARLO}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ARLO~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}}

Arbitration Lost (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga7859c854cc27fefc075eb3a6d67410da}\label{group__I2C__SR1__Register__Bit__Definitions_ga7859c854cc27fefc075eb3a6d67410da}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ARLO\_Msk@{I2C\_SR1\_ARLO\_Msk}}
\index{I2C\_SR1\_ARLO\_Msk@{I2C\_SR1\_ARLO\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ARLO\_Msk}{I2C\_SR1\_ARLO\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gafab03fd640b6661848addb3cd9d38519}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}})}

Bit mask for Arbitration Lost (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gafab03fd640b6661848addb3cd9d38519}\label{group__I2C__SR1__Register__Bit__Definitions_gafab03fd640b6661848addb3cd9d38519}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_ARLO\_Pos@{I2C\_SR1\_ARLO\_Pos}}
\index{I2C\_SR1\_ARLO\_Pos@{I2C\_SR1\_ARLO\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_ARLO\_Pos}{I2C\_SR1\_ARLO\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos~(9U)}

Position of Arbitration Lost (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga1d12990c90ab0757dcfea150ea50b227}\label{group__I2C__SR1__Register__Bit__Definitions_ga1d12990c90ab0757dcfea150ea50b227}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_BERR@{I2C\_SR1\_BERR}}
\index{I2C\_SR1\_BERR@{I2C\_SR1\_BERR}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_BERR}{I2C\_SR1\_BERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BERR~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}}

Bus Error \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga591f9c02dd6c1b393f295ddd9be5f28d}\label{group__I2C__SR1__Register__Bit__Definitions_ga591f9c02dd6c1b393f295ddd9be5f28d}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_BERR\_Msk@{I2C\_SR1\_BERR\_Msk}}
\index{I2C\_SR1\_BERR\_Msk@{I2C\_SR1\_BERR\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_BERR\_Msk}{I2C\_SR1\_BERR\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga0a1c615024c02d5ea5bcb3717ff6863d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}})}

Bit mask for Bus Error \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga0a1c615024c02d5ea5bcb3717ff6863d}\label{group__I2C__SR1__Register__Bit__Definitions_ga0a1c615024c02d5ea5bcb3717ff6863d}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_BERR\_Pos@{I2C\_SR1\_BERR\_Pos}}
\index{I2C\_SR1\_BERR\_Pos@{I2C\_SR1\_BERR\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_BERR\_Pos}{I2C\_SR1\_BERR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos~(8U)}

Position of Bus Error bit \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gafb279f85d78cfe5abd3eeb0b40a65ab1}\label{group__I2C__SR1__Register__Bit__Definitions_gafb279f85d78cfe5abd3eeb0b40a65ab1}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_BTF@{I2C\_SR1\_BTF}}
\index{I2C\_SR1\_BTF@{I2C\_SR1\_BTF}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_BTF}{I2C\_SR1\_BTF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BTF~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}}

Byte Transfer Finished \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga9da3a67ef386eb3c7fc5be2016a1f0b1}\label{group__I2C__SR1__Register__Bit__Definitions_ga9da3a67ef386eb3c7fc5be2016a1f0b1}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_BTF\_Msk@{I2C\_SR1\_BTF\_Msk}}
\index{I2C\_SR1\_BTF\_Msk@{I2C\_SR1\_BTF\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_BTF\_Msk}{I2C\_SR1\_BTF\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga3c662220a2fc8d437b929ac360b7b6d3}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}})}

Bit mask for Byte Transfer Finished \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga3c662220a2fc8d437b929ac360b7b6d3}\label{group__I2C__SR1__Register__Bit__Definitions_ga3c662220a2fc8d437b929ac360b7b6d3}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_BTF\_Pos@{I2C\_SR1\_BTF\_Pos}}
\index{I2C\_SR1\_BTF\_Pos@{I2C\_SR1\_BTF\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_BTF\_Pos}{I2C\_SR1\_BTF\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos~(2U)}

Position of Byte Transfer Finished bit \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gad42d2435d2e64bf710c701c9b17adfb4}\label{group__I2C__SR1__Register__Bit__Definitions_gad42d2435d2e64bf710c701c9b17adfb4}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_OVR@{I2C\_SR1\_OVR}}
\index{I2C\_SR1\_OVR@{I2C\_SR1\_OVR}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_OVR}{I2C\_SR1\_OVR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+OVR~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}}

Overrun/\+Underrun \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gaeca6c423a2a9d7495c35517b3cc9a9b8}\label{group__I2C__SR1__Register__Bit__Definitions_gaeca6c423a2a9d7495c35517b3cc9a9b8}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_OVR\_Msk@{I2C\_SR1\_OVR\_Msk}}
\index{I2C\_SR1\_OVR\_Msk@{I2C\_SR1\_OVR\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_OVR\_Msk}{I2C\_SR1\_OVR\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga628a0e0ea5fa7dd31b68d2bac80b8b20}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}})}

Bit mask for Overrun/\+Underrun \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga628a0e0ea5fa7dd31b68d2bac80b8b20}\label{group__I2C__SR1__Register__Bit__Definitions_ga628a0e0ea5fa7dd31b68d2bac80b8b20}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_OVR\_Pos@{I2C\_SR1\_OVR\_Pos}}
\index{I2C\_SR1\_OVR\_Pos@{I2C\_SR1\_OVR\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_OVR\_Pos}{I2C\_SR1\_OVR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos~(11U)}

Position of Overrun/\+Underrun bit \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga4b2976279024e832e53ad12796a7bb71}\label{group__I2C__SR1__Register__Bit__Definitions_ga4b2976279024e832e53ad12796a7bb71}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}}
\index{I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_PECERR}{I2C\_SR1\_PECERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+PECERR~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}}

PEC Error in Reception \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gaafd640f94fa388e27d4747c5eb8fc938}\label{group__I2C__SR1__Register__Bit__Definitions_gaafd640f94fa388e27d4747c5eb8fc938}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_PECERR\_Msk@{I2C\_SR1\_PECERR\_Msk}}
\index{I2C\_SR1\_PECERR\_Msk@{I2C\_SR1\_PECERR\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_PECERR\_Msk}{I2C\_SR1\_PECERR\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga1f1e78360bc478a00ca5c8176dcd0b22}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}})}

Bit mask for PEC Error in Reception \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga1f1e78360bc478a00ca5c8176dcd0b22}\label{group__I2C__SR1__Register__Bit__Definitions_ga1f1e78360bc478a00ca5c8176dcd0b22}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_PECERR\_Pos@{I2C\_SR1\_PECERR\_Pos}}
\index{I2C\_SR1\_PECERR\_Pos@{I2C\_SR1\_PECERR\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_PECERR\_Pos}{I2C\_SR1\_PECERR\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos~(12U)}

Position of PEC Error in Reception bit \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gaf6ebe33c992611bc2e25bbb01c1441a5}\label{group__I2C__SR1__Register__Bit__Definitions_gaf6ebe33c992611bc2e25bbb01c1441a5}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_RXNE@{I2C\_SR1\_RXNE}}
\index{I2C\_SR1\_RXNE@{I2C\_SR1\_RXNE}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_RXNE}{I2C\_SR1\_RXNE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+RXNE~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}}

Data Register Not Empty (Receiver) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gacf56d0f5cc9b333a2d287baf96e1ca62}\label{group__I2C__SR1__Register__Bit__Definitions_gacf56d0f5cc9b333a2d287baf96e1ca62}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_RXNE\_Msk@{I2C\_SR1\_RXNE\_Msk}}
\index{I2C\_SR1\_RXNE\_Msk@{I2C\_SR1\_RXNE\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_RXNE\_Msk}{I2C\_SR1\_RXNE\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga380b3695a5b03ae70e411ba048a04e49}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}})}

Bit mask for Data Register Not Empty (Receiver) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga380b3695a5b03ae70e411ba048a04e49}\label{group__I2C__SR1__Register__Bit__Definitions_ga380b3695a5b03ae70e411ba048a04e49}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_RXNE\_Pos@{I2C\_SR1\_RXNE\_Pos}}
\index{I2C\_SR1\_RXNE\_Pos@{I2C\_SR1\_RXNE\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_RXNE\_Pos}{I2C\_SR1\_RXNE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos~(6U)}

Position of Data Register Not Empty (Receiver) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga6935c920da59d755d0cf834548a70ec4}\label{group__I2C__SR1__Register__Bit__Definitions_ga6935c920da59d755d0cf834548a70ec4}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_SB@{I2C\_SR1\_SB}}
\index{I2C\_SR1\_SB@{I2C\_SR1\_SB}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_SB}{I2C\_SR1\_SB}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SB~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}}

Start Bit (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gab9d2227f20b51eda4af2fb9e9dd4f6df}\label{group__I2C__SR1__Register__Bit__Definitions_gab9d2227f20b51eda4af2fb9e9dd4f6df}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_SB\_Msk@{I2C\_SR1\_SB\_Msk}}
\index{I2C\_SR1\_SB\_Msk@{I2C\_SR1\_SB\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_SB\_Msk}{I2C\_SR1\_SB\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga67ed7d8c3e9dc642c2c70c834aeec6ea}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}})}

Bit mask for Start Bit (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga67ed7d8c3e9dc642c2c70c834aeec6ea}\label{group__I2C__SR1__Register__Bit__Definitions_ga67ed7d8c3e9dc642c2c70c834aeec6ea}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_SB\_Pos@{I2C\_SR1\_SB\_Pos}}
\index{I2C\_SR1\_SB\_Pos@{I2C\_SR1\_SB\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_SB\_Pos}{I2C\_SR1\_SB\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos~(0U)}



Bit definitions for the I2\+C\+\_\+\+SR1 register. 

Position of Start Bit (Master mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga8df36c38deb8791d0ac3cb5881298c1c}\label{group__I2C__SR1__Register__Bit__Definitions_ga8df36c38deb8791d0ac3cb5881298c1c}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}}
\index{I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_SMBALERT}{I2C\_SR1\_SMBALERT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}}

SMBus Alert \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga617464b325a3649c9a36ad80386558b6}\label{group__I2C__SR1__Register__Bit__Definitions_ga617464b325a3649c9a36ad80386558b6}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_SMBALERT\_Msk@{I2C\_SR1\_SMBALERT\_Msk}}
\index{I2C\_SR1\_SMBALERT\_Msk@{I2C\_SR1\_SMBALERT\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_SMBALERT\_Msk}{I2C\_SR1\_SMBALERT\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad0c047e24fefb89f3928b37b7695aa55}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}})}

Bit mask for SMBus Alert \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gad0c047e24fefb89f3928b37b7695aa55}\label{group__I2C__SR1__Register__Bit__Definitions_gad0c047e24fefb89f3928b37b7695aa55}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_SMBALERT\_Pos@{I2C\_SR1\_SMBALERT\_Pos}}
\index{I2C\_SR1\_SMBALERT\_Pos@{I2C\_SR1\_SMBALERT\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_SMBALERT\_Pos}{I2C\_SR1\_SMBALERT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos~(15U)}

Position of SMBus Alert bit \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gaafcea4cdbe2f6da31566c897fa893a7c}\label{group__I2C__SR1__Register__Bit__Definitions_gaafcea4cdbe2f6da31566c897fa893a7c}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}}
\index{I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_STOPF}{I2C\_SR1\_STOPF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+STOPF~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}}

Stop Detection (Slave mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gad1679ebac13f8ad5aad54acd446f70e4}\label{group__I2C__SR1__Register__Bit__Definitions_gad1679ebac13f8ad5aad54acd446f70e4}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_STOPF\_Msk@{I2C\_SR1\_STOPF\_Msk}}
\index{I2C\_SR1\_STOPF\_Msk@{I2C\_SR1\_STOPF\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_STOPF\_Msk}{I2C\_SR1\_STOPF\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga508dc538aee33bf854cfbe3b7f4a7ba9}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}})}

Bit mask for Stop Detection (Slave mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga508dc538aee33bf854cfbe3b7f4a7ba9}\label{group__I2C__SR1__Register__Bit__Definitions_ga508dc538aee33bf854cfbe3b7f4a7ba9}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_STOPF\_Pos@{I2C\_SR1\_STOPF\_Pos}}
\index{I2C\_SR1\_STOPF\_Pos@{I2C\_SR1\_STOPF\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_STOPF\_Pos}{I2C\_SR1\_STOPF\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos~(4U)}

Position of Stop Detection (Slave mode) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gaef3a1e4921d7c509d1b639c67882c4c9}\label{group__I2C__SR1__Register__Bit__Definitions_gaef3a1e4921d7c509d1b639c67882c4c9}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}}
\index{I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_TIMEOUT}{I2C\_SR1\_TIMEOUT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}}

Timeout or Tlow Error \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga7c0209188a2791eddad0c143ac7f9416}\label{group__I2C__SR1__Register__Bit__Definitions_ga7c0209188a2791eddad0c143ac7f9416}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_TIMEOUT\_Msk@{I2C\_SR1\_TIMEOUT\_Msk}}
\index{I2C\_SR1\_TIMEOUT\_Msk@{I2C\_SR1\_TIMEOUT\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_TIMEOUT\_Msk}{I2C\_SR1\_TIMEOUT\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}})}

Bit mask for Timeout or Tlow Error \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}\label{group__I2C__SR1__Register__Bit__Definitions_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_TIMEOUT\_Pos@{I2C\_SR1\_TIMEOUT\_Pos}}
\index{I2C\_SR1\_TIMEOUT\_Pos@{I2C\_SR1\_TIMEOUT\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_TIMEOUT\_Pos}{I2C\_SR1\_TIMEOUT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos~(14U)}

Position of Timeout or Tlow Error bit \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gafdc4da49c163910203255e384591b6f7}\label{group__I2C__SR1__Register__Bit__Definitions_gafdc4da49c163910203255e384591b6f7}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_TXE@{I2C\_SR1\_TXE}}
\index{I2C\_SR1\_TXE@{I2C\_SR1\_TXE}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_TXE}{I2C\_SR1\_TXE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TXE~\mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}}

Data Register Empty (Transmitter) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_ga835a04e1e2c43a4462b9b5cd04b2b4ea}\label{group__I2C__SR1__Register__Bit__Definitions_ga835a04e1e2c43a4462b9b5cd04b2b4ea}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_TXE\_Msk@{I2C\_SR1\_TXE\_Msk}}
\index{I2C\_SR1\_TXE\_Msk@{I2C\_SR1\_TXE\_Msk}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_TXE\_Msk}{I2C\_SR1\_TXE\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR1__Register__Bit__Definitions_gabdceff8db6df40c017f96a5e606ea884}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}})}

Bit mask for Data Register Empty (Transmitter) \mbox{\Hypertarget{group__I2C__SR1__Register__Bit__Definitions_gabdceff8db6df40c017f96a5e606ea884}\label{group__I2C__SR1__Register__Bit__Definitions_gabdceff8db6df40c017f96a5e606ea884}} 
\index{I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}!I2C\_SR1\_TXE\_Pos@{I2C\_SR1\_TXE\_Pos}}
\index{I2C\_SR1\_TXE\_Pos@{I2C\_SR1\_TXE\_Pos}!I2C SR1 Register Bit Definitions@{I2C SR1 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR1\_TXE\_Pos}{I2C\_SR1\_TXE\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos~(7U)}

Position of Data Register Empty (Transmitter) 