$comment
	File created using the following command:
		vcd file encoder.msim.vcd -direction
$end
$date
	Mon Aug 06 15:47:19 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module encoder_vlg_vec_tst $end
$var reg 1 ! Ea $end
$var reg 1 " Eb $end
$var reg 1 # Sa $end
$var reg 1 $ Sb $end
$var wire 1 % ERRORPOSICION $end
$var wire 1 & PASOACTUAL [2] $end
$var wire 1 ' PASOACTUAL [1] $end
$var wire 1 ( PASOACTUAL [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ERRORPOSICION~output_o $end
$var wire 1 1 PASOACTUAL[2]~output_o $end
$var wire 1 2 PASOACTUAL[1]~output_o $end
$var wire 1 3 PASOACTUAL[0]~output_o $end
$var wire 1 4 Ea~input_o $end
$var wire 1 5 Eb~input_o $end
$var wire 1 6 inst10~combout $end
$var wire 1 7 Sa~input_o $end
$var wire 1 8 Sb~input_o $end
$var wire 1 9 inst4~0_combout $end
$var wire 1 : inst11~0_combout $end
$var wire 1 ; inst9~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
0%
1(
0'
0&
x)
0*
1+
x,
1-
1.
1/
00
01
02
13
14
15
16
17
18
19
0:
1;
$end
#1000000
