Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 24 14:04:35 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (22)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (22)
-------------------------------
 There are 22 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.015        0.000                      0                   22        0.064        0.000                      0                   22        9.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_50MHz_clk_wiz_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          
sysclk                   {0.000 41.666}     83.333          12.000          
  clk_50MHz_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_50MHz_clk_wiz_0_1       17.030        0.000                      0                   22        0.327        0.000                      0                   22        9.500        0.000                       0                    24  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  
sysclk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_50MHz_clk_wiz_0         17.015        0.000                      0                   22        0.327        0.000                      0                   22        9.500        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_wiz_0    clk_50MHz_clk_wiz_0_1       17.015        0.000                      0                   22        0.064        0.000                      0                   22  
clk_50MHz_clk_wiz_0_1  clk_50MHz_clk_wiz_0         17.015        0.000                      0                   22        0.064        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.030ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.292%)  route 2.144ns (78.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  tcount_reg[9]/Q
                         net (fo=19, routed)          2.144     1.741    dac_LRCK_OBUF
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.124     1.865 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.865    dac_load_L0
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.514    18.538    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.577    19.114    
                         clock uncertainty           -0.248    18.866    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029    18.895    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 17.030    

Slack (MET) :             17.033ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.300%)  route 2.143ns (78.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          2.143     1.740    dac_LRCK_OBUF
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.864 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.864    dac_load_R0
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.514    18.538    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.577    19.114    
                         clock uncertainty           -0.248    18.866    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.031    18.897    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 17.033    

Slack (MET) :             17.123ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 1.578ns (59.163%)  route 1.089ns (40.837%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.808 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.808    tcount_reg[16]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.248    18.869    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.931    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 17.123    

Slack (MET) :             17.144ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.557ns (58.839%)  route 1.089ns (41.161%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.787 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    tcount_reg[16]_i_1_n_4
    SLICE_X0Y39          FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.248    18.869    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.931    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                 17.144    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.483ns (57.655%)  route 1.089ns (42.345%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.713 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.713    tcount_reg[16]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.248    18.869    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.931    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.234ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.467ns (57.390%)  route 1.089ns (42.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.697 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.697    tcount_reg[16]_i_1_n_7
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.248    18.869    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.931    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                 17.234    

Slack (MET) :             17.236ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.464ns (57.340%)  route 1.089ns (42.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.694 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.694    tcount_reg[12]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.248    18.868    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.930    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 17.236    

Slack (MET) :             17.257ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.443ns (56.986%)  route 1.089ns (43.014%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.673 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.673    tcount_reg[12]_i_1_n_4
    SLICE_X0Y38          FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.248    18.868    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.930    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 17.257    

Slack (MET) :             17.331ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.369ns (55.691%)  route 1.089ns (44.309%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.599 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.599    tcount_reg[12]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.248    18.868    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.930    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                 17.331    

Slack (MET) :             17.347ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.353ns (55.401%)  route 1.089ns (44.599%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.583 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    tcount_reg[12]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.248    18.868    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.930    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         18.930    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 17.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[12]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    tcount_reg[12]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.466    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[16]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    tcount_reg[16]_i_1_n_7
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.466    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.247    tcount_reg_n_0_[0]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    tcount[0]_i_2_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.132 r  tcount_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.132    tcount_reg[0]_i_1_n_7
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.468    tcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.695%)  route 0.188ns (42.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.572    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tcount_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.243    tcount_reg_n_0_[8]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.128 r  tcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.128    tcount_reg[8]_i_1_n_7
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.809    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.467    tcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[12]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    tcount_reg[12]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.466    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[16]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    tcount_reg[16]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.466    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.247    tcount_reg_n_0_[0]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    tcount[0]_i_2_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.096 r  tcount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.096    tcount_reg[0]_i_1_n_6
    SLICE_X0Y35          FDRE                                         r  tcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[1]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.468    tcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.870%)  route 0.188ns (39.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.572    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tcount_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.243    tcount_reg_n_0_[8]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.092 r  tcount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.092    tcount_reg[8]_i_1_n_6
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.809    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.467    tcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.110%)  route 0.249ns (51.890%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y36          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[4]/Q
                         net (fo=20, routed)          0.188    -0.244    dac_SCLK_OBUF
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.062    -0.138    dac_load_R_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.093 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000    -0.093    dac_load_R0
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.250    -0.560    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.468    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (48.010%)  route 0.250ns (51.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y36          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[4]/Q
                         net (fo=20, routed)          0.188    -0.244    dac_SCLK_OBUF
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.063    -0.137    dac_load_R_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.092 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000    -0.092    dac_load_L0
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.250    -0.560    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.469    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { hexcount_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y0    hexcount_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X1Y36      dac_load_L_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X1Y36      dac_load_R_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X0Y35      tcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X0Y37      tcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X0Y37      tcount_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X0Y38      tcount_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X0Y38      tcount_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X0Y38      tcount_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      dac_load_R_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y35      tcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      tcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      tcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      dac_load_L_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      dac_load_R_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y35      tcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      tcount_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      tcount_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    hexcount_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.292%)  route 2.144ns (78.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  tcount_reg[9]/Q
                         net (fo=19, routed)          2.144     1.741    dac_LRCK_OBUF
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.124     1.865 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.865    dac_load_L0
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.514    18.538    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.577    19.115    
                         clock uncertainty           -0.264    18.852    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029    18.881    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.018ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.300%)  route 2.143ns (78.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          2.143     1.740    dac_LRCK_OBUF
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.864 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.864    dac_load_R0
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.514    18.538    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.577    19.115    
                         clock uncertainty           -0.264    18.852    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.031    18.883    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 17.018    

Slack (MET) :             17.108ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 1.578ns (59.163%)  route 1.089ns (40.837%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.808 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.808    tcount_reg[16]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.264    18.855    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.917    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 17.108    

Slack (MET) :             17.129ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.557ns (58.839%)  route 1.089ns (41.161%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.787 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    tcount_reg[16]_i_1_n_4
    SLICE_X0Y39          FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.264    18.855    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.917    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                 17.129    

Slack (MET) :             17.203ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.483ns (57.655%)  route 1.089ns (42.345%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.713 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.713    tcount_reg[16]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.264    18.855    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.917    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                 17.203    

Slack (MET) :             17.219ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.467ns (57.390%)  route 1.089ns (42.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.697 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.697    tcount_reg[16]_i_1_n_7
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.264    18.855    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.917    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                 17.219    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.464ns (57.340%)  route 1.089ns (42.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.694 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.694    tcount_reg[12]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 17.221    

Slack (MET) :             17.242ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.443ns (56.986%)  route 1.089ns (43.014%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.673 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.673    tcount_reg[12]_i_1_n_4
    SLICE_X0Y38          FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 17.242    

Slack (MET) :             17.316ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.369ns (55.691%)  route 1.089ns (44.309%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.599 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.599    tcount_reg[12]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                 17.316    

Slack (MET) :             17.332ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.353ns (55.401%)  route 1.089ns (44.599%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.583 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    tcount_reg[12]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 17.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[12]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    tcount_reg[12]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.466    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[16]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    tcount_reg[16]_i_1_n_7
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.466    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.247    tcount_reg_n_0_[0]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    tcount[0]_i_2_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.132 r  tcount_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.132    tcount_reg[0]_i_1_n_7
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.468    tcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.695%)  route 0.188ns (42.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.572    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tcount_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.243    tcount_reg_n_0_[8]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.128 r  tcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.128    tcount_reg[8]_i_1_n_7
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.809    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.467    tcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[12]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    tcount_reg[12]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.466    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[16]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    tcount_reg[16]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.466    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.247    tcount_reg_n_0_[0]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    tcount[0]_i_2_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.096 r  tcount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.096    tcount_reg[0]_i_1_n_6
    SLICE_X0Y35          FDRE                                         r  tcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[1]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.468    tcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.870%)  route 0.188ns (39.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.572    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tcount_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.243    tcount_reg_n_0_[8]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.092 r  tcount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.092    tcount_reg[8]_i_1_n_6
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.809    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.467    tcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.110%)  route 0.249ns (51.890%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y36          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[4]/Q
                         net (fo=20, routed)          0.188    -0.244    dac_SCLK_OBUF
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.062    -0.138    dac_load_R_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.093 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000    -0.093    dac_load_R0
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.250    -0.560    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.468    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (48.010%)  route 0.250ns (51.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y36          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[4]/Q
                         net (fo=20, routed)          0.188    -0.244    dac_SCLK_OBUF
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.063    -0.137    dac_load_R_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.092 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000    -0.092    dac_load_L0
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.250    -0.560    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.469    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hexcount_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    hexcount_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y36      dac_load_L_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y36      dac_load_R_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y35      tcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y37      tcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y37      tcount_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      tcount_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      tcount_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y38      tcount_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      dac_load_R_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y35      tcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      tcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      tcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      dac_load_L_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y36      dac_load_R_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y35      tcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      tcount_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y37      tcount_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y38      tcount_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y39      tcount_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    hexcount_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  hexcount_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.292%)  route 2.144ns (78.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  tcount_reg[9]/Q
                         net (fo=19, routed)          2.144     1.741    dac_LRCK_OBUF
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.124     1.865 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.865    dac_load_L0
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.514    18.538    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.577    19.114    
                         clock uncertainty           -0.264    18.851    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029    18.880    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.018ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.300%)  route 2.143ns (78.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          2.143     1.740    dac_LRCK_OBUF
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.864 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.864    dac_load_R0
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.514    18.538    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.577    19.114    
                         clock uncertainty           -0.264    18.851    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.031    18.882    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 17.018    

Slack (MET) :             17.107ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 1.578ns (59.163%)  route 1.089ns (40.837%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.808 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.808    tcount_reg[16]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 17.107    

Slack (MET) :             17.128ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.557ns (58.839%)  route 1.089ns (41.161%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.787 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    tcount_reg[16]_i_1_n_4
    SLICE_X0Y39          FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                 17.128    

Slack (MET) :             17.202ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.483ns (57.655%)  route 1.089ns (42.345%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.713 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.713    tcount_reg[16]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                 17.202    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.467ns (57.390%)  route 1.089ns (42.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.697 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.697    tcount_reg[16]_i_1_n_7
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.220ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.464ns (57.340%)  route 1.089ns (42.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.694 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.694    tcount_reg[12]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.264    18.853    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.915    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         18.915    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 17.220    

Slack (MET) :             17.241ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.443ns (56.986%)  route 1.089ns (43.014%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.673 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.673    tcount_reg[12]_i_1_n_4
    SLICE_X0Y38          FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.264    18.853    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.915    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         18.915    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 17.241    

Slack (MET) :             17.315ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.369ns (55.691%)  route 1.089ns (44.309%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.599 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.599    tcount_reg[12]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.264    18.853    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.915    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         18.915    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                 17.315    

Slack (MET) :             17.331ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.353ns (55.401%)  route 1.089ns (44.599%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.583 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    tcount_reg[12]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.264    18.853    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.915    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         18.915    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 17.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[12]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    tcount_reg[12]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.264    -0.307    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.202    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[16]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    tcount_reg[16]_i_1_n_7
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.264    -0.307    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.202    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.247    tcount_reg_n_0_[0]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    tcount[0]_i_2_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.132 r  tcount_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.132    tcount_reg[0]_i_1_n_7
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.264    -0.309    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.204    tcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.695%)  route 0.188ns (42.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.572    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tcount_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.243    tcount_reg_n_0_[8]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.128 r  tcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.128    tcount_reg[8]_i_1_n_7
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.809    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.264    -0.308    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.203    tcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[12]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    tcount_reg[12]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.264    -0.307    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.202    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[16]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    tcount_reg[16]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.264    -0.307    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.202    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.247    tcount_reg_n_0_[0]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    tcount[0]_i_2_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.096 r  tcount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.096    tcount_reg[0]_i_1_n_6
    SLICE_X0Y35          FDRE                                         r  tcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[1]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.264    -0.309    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.204    tcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.870%)  route 0.188ns (39.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.572    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tcount_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.243    tcount_reg_n_0_[8]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.092 r  tcount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.092    tcount_reg[8]_i_1_n_6
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.809    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.264    -0.308    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.203    tcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.110%)  route 0.249ns (51.890%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y36          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[4]/Q
                         net (fo=20, routed)          0.188    -0.244    dac_SCLK_OBUF
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.062    -0.138    dac_load_R_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.093 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000    -0.093    dac_load_R0
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.264    -0.296    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.204    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (48.010%)  route 0.250ns (51.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y36          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[4]/Q
                         net (fo=20, routed)          0.188    -0.244    dac_SCLK_OBUF
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.063    -0.137    dac_load_R_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.092 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000    -0.092    dac_load_L0
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.264    -0.296    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.205    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.292%)  route 2.144ns (78.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  tcount_reg[9]/Q
                         net (fo=19, routed)          2.144     1.741    dac_LRCK_OBUF
    SLICE_X1Y36          LUT6 (Prop_lut6_I5_O)        0.124     1.865 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.865    dac_load_L0
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.514    18.538    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.577    19.115    
                         clock uncertainty           -0.264    18.852    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029    18.881    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.018ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.300%)  route 2.143ns (78.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          2.143     1.740    dac_LRCK_OBUF
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.864 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.864    dac_load_R0
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.514    18.538    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.577    19.115    
                         clock uncertainty           -0.264    18.852    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.031    18.883    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 17.018    

Slack (MET) :             17.108ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 1.578ns (59.163%)  route 1.089ns (40.837%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.808 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.808    tcount_reg[16]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.264    18.855    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.917    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 17.108    

Slack (MET) :             17.129ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.557ns (58.839%)  route 1.089ns (41.161%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.787 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.787    tcount_reg[16]_i_1_n_4
    SLICE_X0Y39          FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.264    18.855    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.917    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                 17.129    

Slack (MET) :             17.203ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.483ns (57.655%)  route 1.089ns (42.345%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.713 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.713    tcount_reg[16]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.264    18.855    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.917    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                 17.203    

Slack (MET) :             17.219ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.467ns (57.390%)  route 1.089ns (42.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 18.541 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.474 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.474    tcount_reg[12]_i_1_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.697 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.697    tcount_reg[16]_i_1_n_7
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.517    18.541    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.577    19.118    
                         clock uncertainty           -0.264    18.855    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.062    18.917    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                 17.219    

Slack (MET) :             17.221ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.464ns (57.340%)  route 1.089ns (42.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.694 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.694    tcount_reg[12]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 17.221    

Slack (MET) :             17.242ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.443ns (56.986%)  route 1.089ns (43.014%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.673 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.673    tcount_reg[12]_i_1_n_4
    SLICE_X0Y38          FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                 17.242    

Slack (MET) :             17.316ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.369ns (55.691%)  route 1.089ns (44.309%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.599 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.599    tcount_reg[12]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                 17.316    

Slack (MET) :             17.332ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.353ns (55.401%)  route 1.089ns (44.599%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.634    -0.859    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.089     0.686    dac_LRCK_OBUF
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.360 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.360    tcount_reg[8]_i_1_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.583 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    tcount_reg[12]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          1.516    18.540    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.577    19.117    
                         clock uncertainty           -0.264    18.854    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.062    18.916    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         18.916    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 17.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[12]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    tcount_reg[12]_i_1_n_7
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.264    -0.307    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.202    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[16]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    tcount_reg[16]_i_1_n_7
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.264    -0.307    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.202    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.247    tcount_reg_n_0_[0]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    tcount[0]_i_2_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.132 r  tcount_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.132    tcount_reg[0]_i_1_n_7
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.264    -0.309    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.204    tcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.695%)  route 0.188ns (42.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.572    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tcount_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.243    tcount_reg_n_0_[8]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.128 r  tcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.128    tcount_reg[8]_i_1_n_7
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.809    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.264    -0.308    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.203    tcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[12]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    tcount_reg[12]_i_1_n_6
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y38          FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.264    -0.307    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105    -0.202    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.593    -0.571    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.176    -0.253    tcount_reg_n_0_[16]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    tcount_reg[16]_i_1_n_6
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.864    -0.807    clk_50MHz
    SLICE_X0Y39          FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.264    -0.307    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105    -0.202    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.247    tcount_reg_n_0_[0]
    SLICE_X0Y35          LUT1 (Prop_lut1_I0_O)        0.045    -0.202 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    tcount[0]_i_2_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.096 r  tcount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.096    tcount_reg[0]_i_1_n_6
    SLICE_X0Y35          FDRE                                         r  tcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X0Y35          FDRE                                         r  tcount_reg[1]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.264    -0.309    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105    -0.204    tcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            tcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.292ns (60.870%)  route 0.188ns (39.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.592    -0.572    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  tcount_reg[8]/Q
                         net (fo=3, routed)           0.188    -0.243    tcount_reg_n_0_[8]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.092 r  tcount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.092    tcount_reg[8]_i_1_n_6
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.862    -0.809    clk_50MHz
    SLICE_X0Y37          FDRE                                         r  tcount_reg[9]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.264    -0.308    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105    -0.203    tcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.110%)  route 0.249ns (51.890%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y36          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[4]/Q
                         net (fo=20, routed)          0.188    -0.244    dac_SCLK_OBUF
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.062    -0.138    dac_load_R_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.093 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000    -0.093    dac_load_R0
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.264    -0.296    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.204    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (48.010%)  route 0.250ns (51.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.591    -0.573    clk_50MHz
    SLICE_X0Y36          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  tcount_reg[4]/Q
                         net (fo=20, routed)          0.188    -0.244    dac_SCLK_OBUF
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045    -0.199 r  dac_load_R_i_2/O
                         net (fo=2, routed)           0.063    -0.137    dac_load_R_i_2_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.092 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000    -0.092    dac_load_L0
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcount_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcount_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcount_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcount_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcount_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcount_inst/inst/clkout1_buf/O
                         net (fo=22, routed)          0.861    -0.810    clk_50MHz
    SLICE_X1Y36          FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.264    -0.296    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.205    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.114    





