read_verilog tests/all-gates-aig-load/code.v
techmap
abc
cgploss -aig -wire_test
write_verilog test_out.v