{"Source Block": ["serv/rtl/serv_state.v@62:72@HdlStmAssign", "   assign o_init = (state == INIT);\n\n   assign running = (state == RUN);\n   assign o_run = running;\n\n   assign o_ctrl_trap = (state == TRAP);\n\n   //slt*, branch/jump, shift, load/store\n   wire two_stage_op = i_slt_op | i_mem_op | i_branch_op | i_shift_op;\n\n   reg \tstage_two_pending;\n"], "Clone Blocks": [["serv/rtl/serv_state.v@60:70", "   assign o_cnt_en   = cnt_en;\n\n   assign o_init = (state == INIT);\n\n   assign running = (state == RUN);\n   assign o_run = running;\n\n   assign o_ctrl_trap = (state == TRAP);\n\n   //slt*, branch/jump, shift, load/store\n   wire two_stage_op = i_slt_op | i_mem_op | i_branch_op | i_shift_op;\n"], ["serv/rtl/serv_state.v@65:75", "   assign o_run = running;\n\n   assign o_ctrl_trap = (state == TRAP);\n\n   //slt*, branch/jump, shift, load/store\n   wire two_stage_op = i_slt_op | i_mem_op | i_branch_op | i_shift_op;\n\n   reg \tstage_two_pending;\n\n   reg \tpending_irq;\n\n"]], "Diff Content": {"Delete": [[67, "   assign o_ctrl_trap = (state == TRAP);\n"]], "Add": []}}