Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3b3de8e0def445c1b21adeb7801f1a21 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot transposed_fir_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.transposed_fir_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "transposed_fir_tb_time_impl.sdf", for root module "transposed_fir_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "transposed_fir_tb_time_impl.sdf", for root module "transposed_fir_tb/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.s11_16_add
Compiling module xil_defaultlib.s11_16_add_0
Compiling module xil_defaultlib.s11_16_add_1
Compiling module xil_defaultlib.s11_16_add_2
Compiling module xil_defaultlib.s11_16_add_3
Compiling module xil_defaultlib.s11_16_add_4
Compiling module xil_defaultlib.s11_16_add_5
Compiling module xil_defaultlib.s11_16_add_6
Compiling module xil_defaultlib.s11_16_add_7
Compiling module xil_defaultlib.s11_16_add_8
Compiling module xil_defaultlib.s11_16_add_9
Compiling module xil_defaultlib.s11_16_add_10
Compiling module xil_defaultlib.s11_16_add_11
Compiling module xil_defaultlib.s11_16_add_12
Compiling module xil_defaultlib.s11_16_add_13
Compiling module xil_defaultlib.s11_16_add_14
Compiling module xil_defaultlib.s11_16_add_15
Compiling module xil_defaultlib.s11_16_add_16
Compiling module xil_defaultlib.s11_16_add_17
Compiling module xil_defaultlib.s11_16_add_18
Compiling module xil_defaultlib.s11_16_add_19
Compiling module xil_defaultlib.s11_16_add_20
Compiling module xil_defaultlib.s11_16_add_21
Compiling module xil_defaultlib.s11_16_add_22
Compiling module xil_defaultlib.s11_16_add_23
Compiling module xil_defaultlib.s11_16_add_24
Compiling module xil_defaultlib.s11_16_add_25
Compiling module xil_defaultlib.s11_16_add_26
Compiling module xil_defaultlib.s11_16_add_27
Compiling module xil_defaultlib.s11_16_add_28
Compiling module xil_defaultlib.s11_16_add_29
Compiling module xil_defaultlib.s11_16_add_30
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.s2_15_mult
Compiling module xil_defaultlib.s2_15_mult_31
Compiling module xil_defaultlib.s2_15_mult_32
Compiling module xil_defaultlib.s2_15_mult_33
Compiling module xil_defaultlib.s2_15_mult_34
Compiling module xil_defaultlib.s2_15_mult_35
Compiling module xil_defaultlib.s2_15_mult_36
Compiling module xil_defaultlib.s2_15_mult_37
Compiling module xil_defaultlib.s2_15_mult_38
Compiling module xil_defaultlib.s2_15_mult_39
Compiling module xil_defaultlib.s2_15_mult_40
Compiling module xil_defaultlib.s2_15_mult_41
Compiling module xil_defaultlib.s2_15_mult_42
Compiling module xil_defaultlib.s2_15_mult_43
Compiling module xil_defaultlib.s2_15_mult_44
Compiling module xil_defaultlib.s2_15_mult_45
Compiling module xil_defaultlib.s2_15_mult_46
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.transposed_form_fir_top
Compiling module xil_defaultlib.transposed_fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot transposed_fir_tb_time_impl
