{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580432528111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580432528114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 19:02:08 2020 " "Processing started: Thu Jan 30 19:02:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580432528114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432528114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432528115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580432528646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580432528646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spart.v 1 1 " "Found 1 design units, including 1 entities, in source file spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_spart.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_spart " "Found entity 1: lab1_spart" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.v 1 1 " "Found 1 design units, including 1 entities, in source file driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator " "Found entity 1: baud_rate_generator" {  } { { "baud_rate_generator.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/baud_rate_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file transmit_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_buffer " "Found entity 1: transmit_buffer" {  } { { "transmit_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/transmit_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file receive_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 receive_buffer " "Found entity 1: receive_buffer" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/vga_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk/vga_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk/vga_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_0002 " "Found entity 1: vga_clk_0002" {  } { { "vga_clk/vga_clk_0002.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/vga_clk/vga_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/mul.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432535861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432535861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_bus spart.v(38) " "Verilog HDL Implicit Net warning at spart.v(38): created implicit net for \"data_bus\"" {  } { { "spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432535861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_bus receive_buffer.v(49) " "Verilog HDL Implicit Net warning at receive_buffer.v(49): created implicit net for \"data_bus\"" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432535861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_spart " "Elaborating entity \"lab1_spart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580432535890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"spart:spart0\"" {  } { { "lab1_spart.v" "spart0" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432535940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_generator spart:spart0\|baud_rate_generator:_gen_baudy " "Elaborating entity \"baud_rate_generator\" for hierarchy \"spart:spart0\|baud_rate_generator:_gen_baudy\"" {  } { { "spart.v" "_gen_baudy" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432535956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 baud_rate_generator.v(24) " "Verilog HDL assignment warning at baud_rate_generator.v(24): truncated value with size 32 to match size of target (16)" {  } { { "baud_rate_generator.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/baud_rate_generator.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432535956 "|lab1_spart|spart:spart0|baud_rate_generator:_gen_baudy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_buffer spart:spart0\|transmit_buffer:_transmit_buffy " "Elaborating entity \"transmit_buffer\" for hierarchy \"spart:spart0\|transmit_buffer:_transmit_buffy\"" {  } { { "spart.v" "_transmit_buffy" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432535974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 transmit_buffer.v(36) " "Verilog HDL assignment warning at transmit_buffer.v(36): truncated value with size 12 to match size of target (8)" {  } { { "transmit_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/transmit_buffer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432535975 "|lab1_spart|spart:spart0|transmit_buffer:_transmit_buffy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transmit_buffer.v(55) " "Verilog HDL assignment warning at transmit_buffer.v(55): truncated value with size 32 to match size of target (4)" {  } { { "transmit_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/transmit_buffer.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432535975 "|lab1_spart|spart:spart0|transmit_buffer:_transmit_buffy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 transmit_buffer.v(63) " "Verilog HDL assignment warning at transmit_buffer.v(63): truncated value with size 12 to match size of target (8)" {  } { { "transmit_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/transmit_buffer.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432535975 "|lab1_spart|spart:spart0|transmit_buffer:_transmit_buffy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_buffer spart:spart0\|receive_buffer:_vampire_receiver " "Elaborating entity \"receive_buffer\" for hierarchy \"spart:spart0\|receive_buffer:_vampire_receiver\"" {  } { { "spart.v" "_vampire_receiver" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432535988 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bus receive_buffer.v(49) " "Verilog HDL or VHDL warning at receive_buffer.v(49): object \"data_bus\" assigned a value but never read" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580432535988 "|lab1_spart|spart:spart0|receive_buffer:_vampire_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receive_buffer.v(19) " "Verilog HDL assignment warning at receive_buffer.v(19): truncated value with size 32 to match size of target (4)" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432535988 "|lab1_spart|spart:spart0|receive_buffer:_vampire_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 receive_buffer.v(49) " "Verilog HDL assignment warning at receive_buffer.v(49): truncated value with size 12 to match size of target (1)" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432535989 "|lab1_spart|spart:spart0|receive_buffer:_vampire_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver driver:driver0 " "Elaborating entity \"driver\" for hierarchy \"driver:driver0\"" {  } { { "lab1_spart.v" "driver0" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432536001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 driver.v(41) " "Verilog HDL assignment warning at driver.v(41): truncated value with size 32 to match size of target (16)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432536001 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "driver.v(82) " "Verilog HDL Case Statement information at driver.v(82): all case item expressions in this case statement are onehot" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580432536002 "|lab1_spart|driver:driver0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nxt_state driver.v(82) " "Verilog HDL Always Construct warning at driver.v(82): inferring latch(es) for variable \"nxt_state\", which holds its previous value in one or more paths through the always construct" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580432536002 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.100 driver.v(82) " "Inferred latch for \"nxt_state.100\" at driver.v(82)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432536002 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.011 driver.v(82) " "Inferred latch for \"nxt_state.011\" at driver.v(82)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432536002 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.010 driver.v(82) " "Inferred latch for \"nxt_state.010\" at driver.v(82)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432536002 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.000 driver.v(82) " "Inferred latch for \"nxt_state.000\" at driver.v(82)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432536002 "|lab1_spart|driver:driver0"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[0\] " "Converted tri-state buffer \"databus\[0\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432536294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[1\] " "Converted tri-state buffer \"databus\[1\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432536294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[2\] " "Converted tri-state buffer \"databus\[2\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432536294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[3\] " "Converted tri-state buffer \"databus\[3\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432536294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[4\] " "Converted tri-state buffer \"databus\[4\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432536294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[5\] " "Converted tri-state buffer \"databus\[5\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432536294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[6\] " "Converted tri-state buffer \"databus\[6\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432536294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[7\] " "Converted tri-state buffer \"databus\[7\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432536294 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1580432536294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580432536427 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1580432536436 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1580432536436 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432536436 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1580432536436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "driver:driver0\|nxt_state.000_230 " "Latch driver:driver0\|nxt_state.000_230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA driver:driver0\|state.010 " "Ports D and ENA on the latch are fed by the same signal driver:driver0\|state.010" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1580432536438 ""}  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1580432536438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "driver:driver0\|nxt_state.011_210 " "Latch driver:driver0\|nxt_state.011_210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA driver:driver0\|state.000 " "Ports D and ENA on the latch are fed by the same signal driver:driver0\|state.000" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1580432536438 ""}  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1580432536438 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536462 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1580432536462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432536463 "|lab1_spart|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580432536463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580432536529 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO\[5\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO\[5\]\" cannot be tri-stated" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1580432536640 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580432536681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk 16 " "Ignored 16 assignments for entity \"vga_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580432536691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580432536691 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_clk -sip vga_clk.sip -library lib_vga_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1580432536691 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1580432536691 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_clk_0002 317 " "Ignored 317 assignments for entity \"vga_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1580432536691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580432536839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432536839 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432536903 "|lab1_spart|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580432536903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580432536904 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580432536904 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1580432536904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580432536904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580432536904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580432536936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 19:02:16 2020 " "Processing ended: Thu Jan 30 19:02:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580432536936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580432536936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580432536936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432536936 ""}
