\hypertarget{group__int__registers}{}\doxysection{Interrupt registers}
\label{group__int__registers}\index{Interrupt registers@{Interrupt registers}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__int__registers_ga3e35f0f5ebfa96f116683e03fdd2d28e}{GICR}}~($\ast$((volatile \mbox{\hyperlink{group__data__types_gaba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$)0x5B))
\begin{DoxyCompactList}\small\item\em General Interrupt Control Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__int__registers_gad9dd0adb0671ca21dcabb1d0cf0afff5}{GIFR}}~($\ast$((volatile \mbox{\hyperlink{group__data__types_gaba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$)0x5A))
\begin{DoxyCompactList}\small\item\em General Interrupt Flag Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__int__registers_ga1b5659537a1ba3f880a6e6cc6163d2cb}{MCUCR}}~($\ast$((volatile \mbox{\hyperlink{group__data__types_gaba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$)0x55))
\begin{DoxyCompactList}\small\item\em MCU Control Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__int__registers_gab3032d9b747c08638c2a7ea0633c05e2}{MCUCSR}}~($\ast$((volatile \mbox{\hyperlink{group__data__types_gaba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$)0x54))
\begin{DoxyCompactList}\small\item\em MCU Control and Status Register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__int__registers_ga3e35f0f5ebfa96f116683e03fdd2d28e}\label{group__int__registers_ga3e35f0f5ebfa96f116683e03fdd2d28e}} 
\index{Interrupt registers@{Interrupt registers}!GICR@{GICR}}
\index{GICR@{GICR}!Interrupt registers@{Interrupt registers}}
\doxysubsubsection{\texorpdfstring{GICR}{GICR}}
{\footnotesize\ttfamily \#define GICR~($\ast$((volatile \mbox{\hyperlink{group__data__types_gaba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$)0x5B))}



General Interrupt Control Register. 

 
\begin{DoxyImageNoCaption}
  \mbox{\includegraphics[width=\textwidth,height=\textheight/2,keepaspectratio=true]{GICR.png}}
\end{DoxyImageNoCaption}


\begin{DoxyItemize}
\item Bit 7 -\/ INT1\+: External Interrupt Request 1 Enable \item Bit 6 -\/ INT0\+: External Interrupt Request 0 Enable \item Bit 5 -\/ INT2\+: External Interrupt Request 2 Enable \end{DoxyItemize}


Definition at line \mbox{\hyperlink{_register_file_8h_source_l00189}{189}} of file \mbox{\hyperlink{_register_file_8h_source}{Register\+File.\+h}}.

\mbox{\Hypertarget{group__int__registers_gad9dd0adb0671ca21dcabb1d0cf0afff5}\label{group__int__registers_gad9dd0adb0671ca21dcabb1d0cf0afff5}} 
\index{Interrupt registers@{Interrupt registers}!GIFR@{GIFR}}
\index{GIFR@{GIFR}!Interrupt registers@{Interrupt registers}}
\doxysubsubsection{\texorpdfstring{GIFR}{GIFR}}
{\footnotesize\ttfamily \#define GIFR~($\ast$((volatile \mbox{\hyperlink{group__data__types_gaba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$)0x5A))}



General Interrupt Flag Register. 

 
\begin{DoxyImageNoCaption}
  \mbox{\includegraphics[width=\textwidth,height=\textheight/2,keepaspectratio=true]{GIFR.png}}
\end{DoxyImageNoCaption}


\begin{DoxyItemize}
\item Bit 7 -\/ INTF1\+: External Interrupt Flag 1 \item Bit 6 -\/ INTF0\+: External Interrupt Flag 0 \item Bit 5 -\/ INTF2\+: External Interrupt Flag 2 \end{DoxyItemize}


Definition at line \mbox{\hyperlink{_register_file_8h_source_l00200}{200}} of file \mbox{\hyperlink{_register_file_8h_source}{Register\+File.\+h}}.

\mbox{\Hypertarget{group__int__registers_ga1b5659537a1ba3f880a6e6cc6163d2cb}\label{group__int__registers_ga1b5659537a1ba3f880a6e6cc6163d2cb}} 
\index{Interrupt registers@{Interrupt registers}!MCUCR@{MCUCR}}
\index{MCUCR@{MCUCR}!Interrupt registers@{Interrupt registers}}
\doxysubsubsection{\texorpdfstring{MCUCR}{MCUCR}}
{\footnotesize\ttfamily \#define MCUCR~($\ast$((volatile \mbox{\hyperlink{group__data__types_gaba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$)0x55))}



MCU Control Register. 

 
\begin{DoxyImageNoCaption}
  \mbox{\includegraphics[width=\textwidth,height=\textheight/2,keepaspectratio=true]{MCUCR.png}}
\end{DoxyImageNoCaption}


\begin{DoxyItemize}
\item Bit 3, 2 -\/ ISC11, ISC10\+: Interrupt Sense Control 1 Bit 1 and Bit 0. \item Interrupt 0 and interrupt 1 Sense Control. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{3}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISCx1   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISCx0   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISCx1   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISCx0   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endhead
\PBS\centering 0   &\PBS\centering 0   &\PBS\centering The low level of INTx generates an interrupt request.    \\\cline{1-3}
\PBS\centering 0   &\PBS\centering 1   &\PBS\centering Any logical change on INTx generates an interrupt request.    \\\cline{1-3}
\PBS\centering 1   &\PBS\centering 0   &\PBS\centering The falling edge of INTx generates an interrupt request.    \\\cline{1-3}
\PBS\centering 1   &\PBS\centering 1   &\PBS\centering The rising edge of INTx generates an interrupt request.   \\\cline{1-3}
\end{longtabu}
\begin{DoxyNote}{Note}
x may be 0 or 1. 
\end{DoxyNote}
\end{DoxyItemize}


Definition at line \mbox{\hyperlink{_register_file_8h_source_l00217}{217}} of file \mbox{\hyperlink{_register_file_8h_source}{Register\+File.\+h}}.

\mbox{\Hypertarget{group__int__registers_gab3032d9b747c08638c2a7ea0633c05e2}\label{group__int__registers_gab3032d9b747c08638c2a7ea0633c05e2}} 
\index{Interrupt registers@{Interrupt registers}!MCUCSR@{MCUCSR}}
\index{MCUCSR@{MCUCSR}!Interrupt registers@{Interrupt registers}}
\doxysubsubsection{\texorpdfstring{MCUCSR}{MCUCSR}}
{\footnotesize\ttfamily \#define MCUCSR~($\ast$((volatile \mbox{\hyperlink{group__data__types_gaba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$)0x54))}



MCU Control and Status Register. 

 
\begin{DoxyImageNoCaption}
  \mbox{\includegraphics[width=\textwidth,height=\textheight/2,keepaspectratio=true]{MCUCSR.png}}
\end{DoxyImageNoCaption}


\begin{DoxyItemize}
\item Bit 6 -\/ ISC2\+: Interrupt Sense Control 2 \item \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC2   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC2   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-2}
\endhead
\PBS\centering 0   &\PBS\centering The falling edge on INT2 activates the interrupt request.    \\\cline{1-2}
\PBS\centering 1   &\PBS\centering The rising edge on INT2 activates the interrupt request.   \\\cline{1-2}
\end{longtabu}
\end{DoxyItemize}


Definition at line \mbox{\hyperlink{_register_file_8h_source_l00231}{231}} of file \mbox{\hyperlink{_register_file_8h_source}{Register\+File.\+h}}.

