
Joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000401c  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0800401c  0c00401c  0000c01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       0000008c  0800402c  0c00402c  0000c02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         0000000c  20000000  0c0040c0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000078  2000000c  0c0040cc  0001000c  2**2
                  ALLOC
  6 .debug_aranges 00000398  00000000  00000000  00010010  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000586f  00000000  00000000  000103a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ffa  00000000  00000000  00015c17  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00005b9f  00000000  00000000  00016c11  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000008a4  00000000  00000000  0001c7b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00097255  00000000  00000000  0001d054  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000e96  00000000  00000000  000b42a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002b8  00000000  00000000  000b5140  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 0000033a  00000000  00000000  000b53f8  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001953c  00000000  00000000  000b5732  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 cb 02 00 08 db 02 00 08     ................
 8000010:	eb 02 00 08 fb 02 00 08 0b 03 00 08 00 00 00 00     ................
	...
 800002c:	1b 03 00 08 2b 03 00 08 00 00 00 00 3b 03 00 08     ....+.......;...
 800003c:	4b 03 00 08 5b 03 00 08 6b 03 00 08 7b 03 00 08     K...[...k...{...
 800004c:	8b 03 00 08 9b 03 00 08 ab 03 00 08 bb 03 00 08     ................
 800005c:	cb 03 00 08 db 03 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 eb 03 00 08 00 00 00 00 fb 03 00 08     ................
 800007c:	0b 04 00 08 1b 04 00 08 2b 04 00 08 3b 04 00 08     ........+...;...
 800008c:	4b 04 00 08 5b 04 00 08 6b 04 00 08 7b 04 00 08     K...[...k...{...
 800009c:	8b 04 00 08 9b 04 00 08 ab 04 00 08 bb 04 00 08     ................
 80000ac:	cb 04 00 08 db 04 00 08 eb 04 00 08 fb 04 00 08     ................
 80000bc:	0b 05 00 08 1b 05 00 08 2b 05 00 08 3b 05 00 08     ........+...;...
 80000cc:	4b 05 00 08 5b 05 00 08 6b 05 00 08 7b 05 00 08     K...[...k...{...
 80000dc:	8b 05 00 08 9b 05 00 08 ab 05 00 08 bb 05 00 08     ................
 80000ec:	cb 05 00 08 db 05 00 08 eb 05 00 08 fb 05 00 08     ................
 80000fc:	0b 06 00 08 1b 06 00 08 29 06 00 08 37 06 00 08     ........)...7...
 800010c:	45 06 00 08 53 06 00 08 61 06 00 08 6f 06 00 08     E...S...a...o...
 800011c:	7d 06 00 08 8b 06 00 08 99 06 00 08 a7 06 00 08     }...............
 800012c:	b5 06 00 08 c3 06 00 08 d1 06 00 08 df 06 00 08     ................
 800013c:	ed 06 00 08 fb 06 00 08 09 07 00 08 17 07 00 08     ................
 800014c:	25 07 00 08 33 07 00 08 41 07 00 08 4f 07 00 08     %...3...A...O...
 800015c:	5d 07 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ]...............
 800016c:	00 00 00 00 6b 07 00 08 79 07 00 08 87 07 00 08     ....k...y.......
 800017c:	95 07 00 08 a3 07 00 08 b1 07 00 08 bf 07 00 08     ................
 800018c:	cd 07 00 08 db 07 00 08 e9 07 00 08 f7 07 00 08     ................
 800019c:	05 08 00 08 13 08 00 08 21 08 00 08 2f 08 00 08     ........!.../...
 80001ac:	3d 08 00 08 4b 08 00 08 59 08 00 08 67 08 00 08     =...K...Y...g...
 80001bc:	75 08 00 08 83 08 00 08 91 08 00 08 9f 08 00 08     u...............
 80001cc:	ad 08 00 08 bb 08 00 08 c9 08 00 08 d7 08 00 08     ................
 80001dc:	00 00 00 00 e5 08 00 08 f3 08 00 08 01 09 00 08     ................
 80001ec:	0f 09 00 08 1d 09 00 08 00 00 00 00 2b 09 00 08     ............+...
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000af5 	.word	0x08000af5

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08003839 	.word	0x08003839

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c0040c0 	.word	0x0c0040c0
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	0000000c 	.word	0x0000000c
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c0040cc 	.word	0x0c0040cc
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	2000000c 	.word	0x2000000c
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000078 	.word	0x00000078
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08003f89 	.word	0x08003f89
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080011a5 	.word	0x080011a5
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002c8:	e7fe      	b.n	80002c8 <NMI_Handler>

080002ca <NMI_Handler_Veneer>:
 80002ca:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 800093c <GPDMA1_0_IRQHandler_Veneer+0x12>
 80002ce:	b500      	push	{lr}
 80002d0:	b081      	sub	sp, #4
 80002d2:	4780      	blx	r0
 80002d4:	b001      	add	sp, #4
 80002d6:	bd00      	pop	{pc}

080002d8 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002d8:	e7fe      	b.n	80002d8 <HardFault_Handler>

080002da <HardFault_Handler_Veneer>:
 80002da:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000940 <GPDMA1_0_IRQHandler_Veneer+0x16>
 80002de:	b500      	push	{lr}
 80002e0:	b081      	sub	sp, #4
 80002e2:	4780      	blx	r0
 80002e4:	b001      	add	sp, #4
 80002e6:	bd00      	pop	{pc}

080002e8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002e8:	e7fe      	b.n	80002e8 <MemManage_Handler>

080002ea <MemManage_Handler_Veneer>:
 80002ea:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000944 <GPDMA1_0_IRQHandler_Veneer+0x1a>
 80002ee:	b500      	push	{lr}
 80002f0:	b081      	sub	sp, #4
 80002f2:	4780      	blx	r0
 80002f4:	b001      	add	sp, #4
 80002f6:	bd00      	pop	{pc}

080002f8 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002f8:	e7fe      	b.n	80002f8 <BusFault_Handler>

080002fa <BusFault_Handler_Veneer>:
 80002fa:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000948 <GPDMA1_0_IRQHandler_Veneer+0x1e>
 80002fe:	b500      	push	{lr}
 8000300:	b081      	sub	sp, #4
 8000302:	4780      	blx	r0
 8000304:	b001      	add	sp, #4
 8000306:	bd00      	pop	{pc}

08000308 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000308:	e7fe      	b.n	8000308 <UsageFault_Handler>

0800030a <UsageFault_Handler_Veneer>:
 800030a:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 800094c <GPDMA1_0_IRQHandler_Veneer+0x22>
 800030e:	b500      	push	{lr}
 8000310:	b081      	sub	sp, #4
 8000312:	4780      	blx	r0
 8000314:	b001      	add	sp, #4
 8000316:	bd00      	pop	{pc}

08000318 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000318:	e7fe      	b.n	8000318 <SVC_Handler>

0800031a <SVC_Handler_Veneer>:
 800031a:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000950 <GPDMA1_0_IRQHandler_Veneer+0x26>
 800031e:	b500      	push	{lr}
 8000320:	b081      	sub	sp, #4
 8000322:	4780      	blx	r0
 8000324:	b001      	add	sp, #4
 8000326:	bd00      	pop	{pc}

08000328 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000328:	e7fe      	b.n	8000328 <DebugMon_Handler>

0800032a <DebugMon_Handler_Veneer>:
 800032a:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000954 <GPDMA1_0_IRQHandler_Veneer+0x2a>
 800032e:	b500      	push	{lr}
 8000330:	b081      	sub	sp, #4
 8000332:	4780      	blx	r0
 8000334:	b001      	add	sp, #4
 8000336:	bd00      	pop	{pc}

08000338 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000338:	e7fe      	b.n	8000338 <PendSV_Handler>

0800033a <PendSV_Handler_Veneer>:
 800033a:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000958 <GPDMA1_0_IRQHandler_Veneer+0x2e>
 800033e:	b500      	push	{lr}
 8000340:	b081      	sub	sp, #4
 8000342:	4780      	blx	r0
 8000344:	b001      	add	sp, #4
 8000346:	bd00      	pop	{pc}

08000348 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000348:	e7fe      	b.n	8000348 <SysTick_Handler>

0800034a <SysTick_Handler_Veneer>:
 800034a:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 800095c <GPDMA1_0_IRQHandler_Veneer+0x32>
 800034e:	b500      	push	{lr}
 8000350:	b081      	sub	sp, #4
 8000352:	4780      	blx	r0
 8000354:	b001      	add	sp, #4
 8000356:	bd00      	pop	{pc}

08000358 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000358:	e7fe      	b.n	8000358 <SCU_0_IRQHandler>

0800035a <SCU_0_IRQHandler_Veneer>:
 800035a:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000960 <GPDMA1_0_IRQHandler_Veneer+0x36>
 800035e:	b500      	push	{lr}
 8000360:	b081      	sub	sp, #4
 8000362:	4780      	blx	r0
 8000364:	b001      	add	sp, #4
 8000366:	bd00      	pop	{pc}

08000368 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000368:	e7fe      	b.n	8000368 <ERU0_0_IRQHandler>

0800036a <ERU0_0_IRQHandler_Veneer>:
 800036a:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000964 <GPDMA1_0_IRQHandler_Veneer+0x3a>
 800036e:	b500      	push	{lr}
 8000370:	b081      	sub	sp, #4
 8000372:	4780      	blx	r0
 8000374:	b001      	add	sp, #4
 8000376:	bd00      	pop	{pc}

08000378 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000378:	e7fe      	b.n	8000378 <ERU0_1_IRQHandler>

0800037a <ERU0_1_IRQHandler_Veneer>:
 800037a:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000968 <GPDMA1_0_IRQHandler_Veneer+0x3e>
 800037e:	b500      	push	{lr}
 8000380:	b081      	sub	sp, #4
 8000382:	4780      	blx	r0
 8000384:	b001      	add	sp, #4
 8000386:	bd00      	pop	{pc}

08000388 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000388:	e7fe      	b.n	8000388 <ERU0_2_IRQHandler>

0800038a <ERU0_2_IRQHandler_Veneer>:
 800038a:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 800096c <GPDMA1_0_IRQHandler_Veneer+0x42>
 800038e:	b500      	push	{lr}
 8000390:	b081      	sub	sp, #4
 8000392:	4780      	blx	r0
 8000394:	b001      	add	sp, #4
 8000396:	bd00      	pop	{pc}

08000398 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000398:	e7fe      	b.n	8000398 <ERU0_3_IRQHandler>

0800039a <ERU0_3_IRQHandler_Veneer>:
 800039a:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000970 <GPDMA1_0_IRQHandler_Veneer+0x46>
 800039e:	b500      	push	{lr}
 80003a0:	b081      	sub	sp, #4
 80003a2:	4780      	blx	r0
 80003a4:	b001      	add	sp, #4
 80003a6:	bd00      	pop	{pc}

080003a8 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80003a8:	e7fe      	b.n	80003a8 <ERU1_0_IRQHandler>

080003aa <ERU1_0_IRQHandler_Veneer>:
 80003aa:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000974 <GPDMA1_0_IRQHandler_Veneer+0x4a>
 80003ae:	b500      	push	{lr}
 80003b0:	b081      	sub	sp, #4
 80003b2:	4780      	blx	r0
 80003b4:	b001      	add	sp, #4
 80003b6:	bd00      	pop	{pc}

080003b8 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80003b8:	e7fe      	b.n	80003b8 <ERU1_1_IRQHandler>

080003ba <ERU1_1_IRQHandler_Veneer>:
 80003ba:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000978 <GPDMA1_0_IRQHandler_Veneer+0x4e>
 80003be:	b500      	push	{lr}
 80003c0:	b081      	sub	sp, #4
 80003c2:	4780      	blx	r0
 80003c4:	b001      	add	sp, #4
 80003c6:	bd00      	pop	{pc}

080003c8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80003c8:	e7fe      	b.n	80003c8 <ERU1_2_IRQHandler>

080003ca <ERU1_2_IRQHandler_Veneer>:
 80003ca:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 800097c <GPDMA1_0_IRQHandler_Veneer+0x52>
 80003ce:	b500      	push	{lr}
 80003d0:	b081      	sub	sp, #4
 80003d2:	4780      	blx	r0
 80003d4:	b001      	add	sp, #4
 80003d6:	bd00      	pop	{pc}

080003d8 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80003d8:	e7fe      	b.n	80003d8 <ERU1_3_IRQHandler>

080003da <ERU1_3_IRQHandler_Veneer>:
 80003da:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000980 <GPDMA1_0_IRQHandler_Veneer+0x56>
 80003de:	b500      	push	{lr}
 80003e0:	b081      	sub	sp, #4
 80003e2:	4780      	blx	r0
 80003e4:	b001      	add	sp, #4
 80003e6:	bd00      	pop	{pc}

080003e8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80003e8:	e7fe      	b.n	80003e8 <PMU0_0_IRQHandler>

080003ea <PMU0_0_IRQHandler_Veneer>:
 80003ea:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000984 <GPDMA1_0_IRQHandler_Veneer+0x5a>
 80003ee:	b500      	push	{lr}
 80003f0:	b081      	sub	sp, #4
 80003f2:	4780      	blx	r0
 80003f4:	b001      	add	sp, #4
 80003f6:	bd00      	pop	{pc}

080003f8 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80003f8:	e7fe      	b.n	80003f8 <VADC0_C0_0_IRQHandler>

080003fa <VADC0_C0_0_IRQHandler_Veneer>:
 80003fa:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000988 <GPDMA1_0_IRQHandler_Veneer+0x5e>
 80003fe:	b500      	push	{lr}
 8000400:	b081      	sub	sp, #4
 8000402:	4780      	blx	r0
 8000404:	b001      	add	sp, #4
 8000406:	bd00      	pop	{pc}

08000408 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000408:	e7fe      	b.n	8000408 <VADC0_C0_1_IRQHandler>

0800040a <VADC0_C0_1_IRQHandler_Veneer>:
 800040a:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 800098c <GPDMA1_0_IRQHandler_Veneer+0x62>
 800040e:	b500      	push	{lr}
 8000410:	b081      	sub	sp, #4
 8000412:	4780      	blx	r0
 8000414:	b001      	add	sp, #4
 8000416:	bd00      	pop	{pc}

08000418 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000418:	e7fe      	b.n	8000418 <VADC0_C0_2_IRQHandler>

0800041a <VADC0_C0_2_IRQHandler_Veneer>:
 800041a:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000990 <GPDMA1_0_IRQHandler_Veneer+0x66>
 800041e:	b500      	push	{lr}
 8000420:	b081      	sub	sp, #4
 8000422:	4780      	blx	r0
 8000424:	b001      	add	sp, #4
 8000426:	bd00      	pop	{pc}

08000428 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000428:	e7fe      	b.n	8000428 <VADC0_C0_3_IRQHandler>

0800042a <VADC0_C0_3_IRQHandler_Veneer>:
 800042a:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000994 <GPDMA1_0_IRQHandler_Veneer+0x6a>
 800042e:	b500      	push	{lr}
 8000430:	b081      	sub	sp, #4
 8000432:	4780      	blx	r0
 8000434:	b001      	add	sp, #4
 8000436:	bd00      	pop	{pc}

08000438 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000438:	e7fe      	b.n	8000438 <VADC0_G0_0_IRQHandler>

0800043a <VADC0_G0_0_IRQHandler_Veneer>:
 800043a:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000998 <GPDMA1_0_IRQHandler_Veneer+0x6e>
 800043e:	b500      	push	{lr}
 8000440:	b081      	sub	sp, #4
 8000442:	4780      	blx	r0
 8000444:	b001      	add	sp, #4
 8000446:	bd00      	pop	{pc}

08000448 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000448:	e7fe      	b.n	8000448 <VADC0_G0_1_IRQHandler>

0800044a <VADC0_G0_1_IRQHandler_Veneer>:
 800044a:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 800099c <GPDMA1_0_IRQHandler_Veneer+0x72>
 800044e:	b500      	push	{lr}
 8000450:	b081      	sub	sp, #4
 8000452:	4780      	blx	r0
 8000454:	b001      	add	sp, #4
 8000456:	bd00      	pop	{pc}

08000458 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000458:	e7fe      	b.n	8000458 <VADC0_G0_2_IRQHandler>

0800045a <VADC0_G0_2_IRQHandler_Veneer>:
 800045a:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 80009a0 <GPDMA1_0_IRQHandler_Veneer+0x76>
 800045e:	b500      	push	{lr}
 8000460:	b081      	sub	sp, #4
 8000462:	4780      	blx	r0
 8000464:	b001      	add	sp, #4
 8000466:	bd00      	pop	{pc}

08000468 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000468:	e7fe      	b.n	8000468 <VADC0_G0_3_IRQHandler>

0800046a <VADC0_G0_3_IRQHandler_Veneer>:
 800046a:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 80009a4 <GPDMA1_0_IRQHandler_Veneer+0x7a>
 800046e:	b500      	push	{lr}
 8000470:	b081      	sub	sp, #4
 8000472:	4780      	blx	r0
 8000474:	b001      	add	sp, #4
 8000476:	bd00      	pop	{pc}

08000478 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000478:	e7fe      	b.n	8000478 <VADC0_G1_0_IRQHandler>

0800047a <VADC0_G1_0_IRQHandler_Veneer>:
 800047a:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 80009a8 <GPDMA1_0_IRQHandler_Veneer+0x7e>
 800047e:	b500      	push	{lr}
 8000480:	b081      	sub	sp, #4
 8000482:	4780      	blx	r0
 8000484:	b001      	add	sp, #4
 8000486:	bd00      	pop	{pc}

08000488 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000488:	e7fe      	b.n	8000488 <VADC0_G1_1_IRQHandler>

0800048a <VADC0_G1_1_IRQHandler_Veneer>:
 800048a:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 80009ac <GPDMA1_0_IRQHandler_Veneer+0x82>
 800048e:	b500      	push	{lr}
 8000490:	b081      	sub	sp, #4
 8000492:	4780      	blx	r0
 8000494:	b001      	add	sp, #4
 8000496:	bd00      	pop	{pc}

08000498 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000498:	e7fe      	b.n	8000498 <VADC0_G1_2_IRQHandler>

0800049a <VADC0_G1_2_IRQHandler_Veneer>:
 800049a:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 80009b0 <GPDMA1_0_IRQHandler_Veneer+0x86>
 800049e:	b500      	push	{lr}
 80004a0:	b081      	sub	sp, #4
 80004a2:	4780      	blx	r0
 80004a4:	b001      	add	sp, #4
 80004a6:	bd00      	pop	{pc}

080004a8 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80004a8:	e7fe      	b.n	80004a8 <VADC0_G1_3_IRQHandler>

080004aa <VADC0_G1_3_IRQHandler_Veneer>:
 80004aa:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 80009b4 <GPDMA1_0_IRQHandler_Veneer+0x8a>
 80004ae:	b500      	push	{lr}
 80004b0:	b081      	sub	sp, #4
 80004b2:	4780      	blx	r0
 80004b4:	b001      	add	sp, #4
 80004b6:	bd00      	pop	{pc}

080004b8 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80004b8:	e7fe      	b.n	80004b8 <VADC0_G2_0_IRQHandler>

080004ba <VADC0_G2_0_IRQHandler_Veneer>:
 80004ba:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 80009b8 <GPDMA1_0_IRQHandler_Veneer+0x8e>
 80004be:	b500      	push	{lr}
 80004c0:	b081      	sub	sp, #4
 80004c2:	4780      	blx	r0
 80004c4:	b001      	add	sp, #4
 80004c6:	bd00      	pop	{pc}

080004c8 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80004c8:	e7fe      	b.n	80004c8 <VADC0_G2_1_IRQHandler>

080004ca <VADC0_G2_1_IRQHandler_Veneer>:
 80004ca:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 80009bc <GPDMA1_0_IRQHandler_Veneer+0x92>
 80004ce:	b500      	push	{lr}
 80004d0:	b081      	sub	sp, #4
 80004d2:	4780      	blx	r0
 80004d4:	b001      	add	sp, #4
 80004d6:	bd00      	pop	{pc}

080004d8 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80004d8:	e7fe      	b.n	80004d8 <VADC0_G2_2_IRQHandler>

080004da <VADC0_G2_2_IRQHandler_Veneer>:
 80004da:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 80009c0 <GPDMA1_0_IRQHandler_Veneer+0x96>
 80004de:	b500      	push	{lr}
 80004e0:	b081      	sub	sp, #4
 80004e2:	4780      	blx	r0
 80004e4:	b001      	add	sp, #4
 80004e6:	bd00      	pop	{pc}

080004e8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80004e8:	e7fe      	b.n	80004e8 <VADC0_G2_3_IRQHandler>

080004ea <VADC0_G2_3_IRQHandler_Veneer>:
 80004ea:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 80009c4 <GPDMA1_0_IRQHandler_Veneer+0x9a>
 80004ee:	b500      	push	{lr}
 80004f0:	b081      	sub	sp, #4
 80004f2:	4780      	blx	r0
 80004f4:	b001      	add	sp, #4
 80004f6:	bd00      	pop	{pc}

080004f8 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80004f8:	e7fe      	b.n	80004f8 <VADC0_G3_0_IRQHandler>

080004fa <VADC0_G3_0_IRQHandler_Veneer>:
 80004fa:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 80009c8 <GPDMA1_0_IRQHandler_Veneer+0x9e>
 80004fe:	b500      	push	{lr}
 8000500:	b081      	sub	sp, #4
 8000502:	4780      	blx	r0
 8000504:	b001      	add	sp, #4
 8000506:	bd00      	pop	{pc}

08000508 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000508:	e7fe      	b.n	8000508 <VADC0_G3_1_IRQHandler>

0800050a <VADC0_G3_1_IRQHandler_Veneer>:
 800050a:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 80009cc <GPDMA1_0_IRQHandler_Veneer+0xa2>
 800050e:	b500      	push	{lr}
 8000510:	b081      	sub	sp, #4
 8000512:	4780      	blx	r0
 8000514:	b001      	add	sp, #4
 8000516:	bd00      	pop	{pc}

08000518 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000518:	e7fe      	b.n	8000518 <VADC0_G3_2_IRQHandler>

0800051a <VADC0_G3_2_IRQHandler_Veneer>:
 800051a:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 80009d0 <GPDMA1_0_IRQHandler_Veneer+0xa6>
 800051e:	b500      	push	{lr}
 8000520:	b081      	sub	sp, #4
 8000522:	4780      	blx	r0
 8000524:	b001      	add	sp, #4
 8000526:	bd00      	pop	{pc}

08000528 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000528:	e7fe      	b.n	8000528 <VADC0_G3_3_IRQHandler>

0800052a <VADC0_G3_3_IRQHandler_Veneer>:
 800052a:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 80009d4 <GPDMA1_0_IRQHandler_Veneer+0xaa>
 800052e:	b500      	push	{lr}
 8000530:	b081      	sub	sp, #4
 8000532:	4780      	blx	r0
 8000534:	b001      	add	sp, #4
 8000536:	bd00      	pop	{pc}

08000538 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000538:	e7fe      	b.n	8000538 <DSD0_0_IRQHandler>

0800053a <DSD0_0_IRQHandler_Veneer>:
 800053a:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 80009d8 <GPDMA1_0_IRQHandler_Veneer+0xae>
 800053e:	b500      	push	{lr}
 8000540:	b081      	sub	sp, #4
 8000542:	4780      	blx	r0
 8000544:	b001      	add	sp, #4
 8000546:	bd00      	pop	{pc}

08000548 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000548:	e7fe      	b.n	8000548 <DSD0_1_IRQHandler>

0800054a <DSD0_1_IRQHandler_Veneer>:
 800054a:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 80009dc <GPDMA1_0_IRQHandler_Veneer+0xb2>
 800054e:	b500      	push	{lr}
 8000550:	b081      	sub	sp, #4
 8000552:	4780      	blx	r0
 8000554:	b001      	add	sp, #4
 8000556:	bd00      	pop	{pc}

08000558 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000558:	e7fe      	b.n	8000558 <DSD0_2_IRQHandler>

0800055a <DSD0_2_IRQHandler_Veneer>:
 800055a:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 80009e0 <GPDMA1_0_IRQHandler_Veneer+0xb6>
 800055e:	b500      	push	{lr}
 8000560:	b081      	sub	sp, #4
 8000562:	4780      	blx	r0
 8000564:	b001      	add	sp, #4
 8000566:	bd00      	pop	{pc}

08000568 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000568:	e7fe      	b.n	8000568 <DSD0_3_IRQHandler>

0800056a <DSD0_3_IRQHandler_Veneer>:
 800056a:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 80009e4 <GPDMA1_0_IRQHandler_Veneer+0xba>
 800056e:	b500      	push	{lr}
 8000570:	b081      	sub	sp, #4
 8000572:	4780      	blx	r0
 8000574:	b001      	add	sp, #4
 8000576:	bd00      	pop	{pc}

08000578 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000578:	e7fe      	b.n	8000578 <DSD0_4_IRQHandler>

0800057a <DSD0_4_IRQHandler_Veneer>:
 800057a:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 80009e8 <GPDMA1_0_IRQHandler_Veneer+0xbe>
 800057e:	b500      	push	{lr}
 8000580:	b081      	sub	sp, #4
 8000582:	4780      	blx	r0
 8000584:	b001      	add	sp, #4
 8000586:	bd00      	pop	{pc}

08000588 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000588:	e7fe      	b.n	8000588 <DSD0_5_IRQHandler>

0800058a <DSD0_5_IRQHandler_Veneer>:
 800058a:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 80009ec <GPDMA1_0_IRQHandler_Veneer+0xc2>
 800058e:	b500      	push	{lr}
 8000590:	b081      	sub	sp, #4
 8000592:	4780      	blx	r0
 8000594:	b001      	add	sp, #4
 8000596:	bd00      	pop	{pc}

08000598 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000598:	e7fe      	b.n	8000598 <DSD0_6_IRQHandler>

0800059a <DSD0_6_IRQHandler_Veneer>:
 800059a:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 80009f0 <GPDMA1_0_IRQHandler_Veneer+0xc6>
 800059e:	b500      	push	{lr}
 80005a0:	b081      	sub	sp, #4
 80005a2:	4780      	blx	r0
 80005a4:	b001      	add	sp, #4
 80005a6:	bd00      	pop	{pc}

080005a8 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80005a8:	e7fe      	b.n	80005a8 <DSD0_7_IRQHandler>

080005aa <DSD0_7_IRQHandler_Veneer>:
 80005aa:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 80009f4 <GPDMA1_0_IRQHandler_Veneer+0xca>
 80005ae:	b500      	push	{lr}
 80005b0:	b081      	sub	sp, #4
 80005b2:	4780      	blx	r0
 80005b4:	b001      	add	sp, #4
 80005b6:	bd00      	pop	{pc}

080005b8 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80005b8:	e7fe      	b.n	80005b8 <DAC0_0_IRQHandler>

080005ba <DAC0_0_IRQHandler_Veneer>:
 80005ba:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 80009f8 <GPDMA1_0_IRQHandler_Veneer+0xce>
 80005be:	b500      	push	{lr}
 80005c0:	b081      	sub	sp, #4
 80005c2:	4780      	blx	r0
 80005c4:	b001      	add	sp, #4
 80005c6:	bd00      	pop	{pc}

080005c8 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80005c8:	e7fe      	b.n	80005c8 <DAC0_1_IRQHandler>

080005ca <DAC0_1_IRQHandler_Veneer>:
 80005ca:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 80009fc <GPDMA1_0_IRQHandler_Veneer+0xd2>
 80005ce:	b500      	push	{lr}
 80005d0:	b081      	sub	sp, #4
 80005d2:	4780      	blx	r0
 80005d4:	b001      	add	sp, #4
 80005d6:	bd00      	pop	{pc}

080005d8 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80005d8:	e7fe      	b.n	80005d8 <CCU40_0_IRQHandler>

080005da <CCU40_0_IRQHandler_Veneer>:
 80005da:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000a00 <GPDMA1_0_IRQHandler_Veneer+0xd6>
 80005de:	b500      	push	{lr}
 80005e0:	b081      	sub	sp, #4
 80005e2:	4780      	blx	r0
 80005e4:	b001      	add	sp, #4
 80005e6:	bd00      	pop	{pc}

080005e8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80005e8:	e7fe      	b.n	80005e8 <CCU40_1_IRQHandler>

080005ea <CCU40_1_IRQHandler_Veneer>:
 80005ea:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000a04 <GPDMA1_0_IRQHandler_Veneer+0xda>
 80005ee:	b500      	push	{lr}
 80005f0:	b081      	sub	sp, #4
 80005f2:	4780      	blx	r0
 80005f4:	b001      	add	sp, #4
 80005f6:	bd00      	pop	{pc}

080005f8 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80005f8:	e7fe      	b.n	80005f8 <CCU40_2_IRQHandler>

080005fa <CCU40_2_IRQHandler_Veneer>:
 80005fa:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000a08 <GPDMA1_0_IRQHandler_Veneer+0xde>
 80005fe:	b500      	push	{lr}
 8000600:	b081      	sub	sp, #4
 8000602:	4780      	blx	r0
 8000604:	b001      	add	sp, #4
 8000606:	bd00      	pop	{pc}

08000608 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000608:	e7fe      	b.n	8000608 <CCU40_3_IRQHandler>

0800060a <CCU40_3_IRQHandler_Veneer>:
 800060a:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000a0c <GPDMA1_0_IRQHandler_Veneer+0xe2>
 800060e:	b500      	push	{lr}
 8000610:	b081      	sub	sp, #4
 8000612:	4780      	blx	r0
 8000614:	b001      	add	sp, #4
 8000616:	bd00      	pop	{pc}

08000618 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000618:	e7fe      	b.n	8000618 <CCU41_0_IRQHandler>

0800061a <CCU41_0_IRQHandler_Veneer>:
 800061a:	48fd      	ldr	r0, [pc, #1012]	; (8000a10 <GPDMA1_0_IRQHandler_Veneer+0xe6>)
 800061c:	b500      	push	{lr}
 800061e:	b081      	sub	sp, #4
 8000620:	4780      	blx	r0
 8000622:	b001      	add	sp, #4
 8000624:	bd00      	pop	{pc}

08000626 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000626:	e7fe      	b.n	8000626 <CCU41_1_IRQHandler>

08000628 <CCU41_1_IRQHandler_Veneer>:
 8000628:	48fa      	ldr	r0, [pc, #1000]	; (8000a14 <GPDMA1_0_IRQHandler_Veneer+0xea>)
 800062a:	b500      	push	{lr}
 800062c:	b081      	sub	sp, #4
 800062e:	4780      	blx	r0
 8000630:	b001      	add	sp, #4
 8000632:	bd00      	pop	{pc}

08000634 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000634:	e7fe      	b.n	8000634 <CCU41_2_IRQHandler>

08000636 <CCU41_2_IRQHandler_Veneer>:
 8000636:	48f8      	ldr	r0, [pc, #992]	; (8000a18 <GPDMA1_0_IRQHandler_Veneer+0xee>)
 8000638:	b500      	push	{lr}
 800063a:	b081      	sub	sp, #4
 800063c:	4780      	blx	r0
 800063e:	b001      	add	sp, #4
 8000640:	bd00      	pop	{pc}

08000642 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000642:	e7fe      	b.n	8000642 <CCU41_3_IRQHandler>

08000644 <CCU41_3_IRQHandler_Veneer>:
 8000644:	48f5      	ldr	r0, [pc, #980]	; (8000a1c <GPDMA1_0_IRQHandler_Veneer+0xf2>)
 8000646:	b500      	push	{lr}
 8000648:	b081      	sub	sp, #4
 800064a:	4780      	blx	r0
 800064c:	b001      	add	sp, #4
 800064e:	bd00      	pop	{pc}

08000650 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000650:	e7fe      	b.n	8000650 <CCU42_0_IRQHandler>

08000652 <CCU42_0_IRQHandler_Veneer>:
 8000652:	48f3      	ldr	r0, [pc, #972]	; (8000a20 <GPDMA1_0_IRQHandler_Veneer+0xf6>)
 8000654:	b500      	push	{lr}
 8000656:	b081      	sub	sp, #4
 8000658:	4780      	blx	r0
 800065a:	b001      	add	sp, #4
 800065c:	bd00      	pop	{pc}

0800065e <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800065e:	e7fe      	b.n	800065e <CCU42_1_IRQHandler>

08000660 <CCU42_1_IRQHandler_Veneer>:
 8000660:	48f0      	ldr	r0, [pc, #960]	; (8000a24 <GPDMA1_0_IRQHandler_Veneer+0xfa>)
 8000662:	b500      	push	{lr}
 8000664:	b081      	sub	sp, #4
 8000666:	4780      	blx	r0
 8000668:	b001      	add	sp, #4
 800066a:	bd00      	pop	{pc}

0800066c <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800066c:	e7fe      	b.n	800066c <CCU42_2_IRQHandler>

0800066e <CCU42_2_IRQHandler_Veneer>:
 800066e:	48ee      	ldr	r0, [pc, #952]	; (8000a28 <GPDMA1_0_IRQHandler_Veneer+0xfe>)
 8000670:	b500      	push	{lr}
 8000672:	b081      	sub	sp, #4
 8000674:	4780      	blx	r0
 8000676:	b001      	add	sp, #4
 8000678:	bd00      	pop	{pc}

0800067a <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800067a:	e7fe      	b.n	800067a <CCU42_3_IRQHandler>

0800067c <CCU42_3_IRQHandler_Veneer>:
 800067c:	48eb      	ldr	r0, [pc, #940]	; (8000a2c <GPDMA1_0_IRQHandler_Veneer+0x102>)
 800067e:	b500      	push	{lr}
 8000680:	b081      	sub	sp, #4
 8000682:	4780      	blx	r0
 8000684:	b001      	add	sp, #4
 8000686:	bd00      	pop	{pc}

08000688 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000688:	e7fe      	b.n	8000688 <CCU43_0_IRQHandler>

0800068a <CCU43_0_IRQHandler_Veneer>:
 800068a:	48e9      	ldr	r0, [pc, #932]	; (8000a30 <GPDMA1_0_IRQHandler_Veneer+0x106>)
 800068c:	b500      	push	{lr}
 800068e:	b081      	sub	sp, #4
 8000690:	4780      	blx	r0
 8000692:	b001      	add	sp, #4
 8000694:	bd00      	pop	{pc}

08000696 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000696:	e7fe      	b.n	8000696 <CCU43_1_IRQHandler>

08000698 <CCU43_1_IRQHandler_Veneer>:
 8000698:	48e6      	ldr	r0, [pc, #920]	; (8000a34 <GPDMA1_0_IRQHandler_Veneer+0x10a>)
 800069a:	b500      	push	{lr}
 800069c:	b081      	sub	sp, #4
 800069e:	4780      	blx	r0
 80006a0:	b001      	add	sp, #4
 80006a2:	bd00      	pop	{pc}

080006a4 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 80006a4:	e7fe      	b.n	80006a4 <CCU43_2_IRQHandler>

080006a6 <CCU43_2_IRQHandler_Veneer>:
 80006a6:	48e4      	ldr	r0, [pc, #912]	; (8000a38 <GPDMA1_0_IRQHandler_Veneer+0x10e>)
 80006a8:	b500      	push	{lr}
 80006aa:	b081      	sub	sp, #4
 80006ac:	4780      	blx	r0
 80006ae:	b001      	add	sp, #4
 80006b0:	bd00      	pop	{pc}

080006b2 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 80006b2:	e7fe      	b.n	80006b2 <CCU43_3_IRQHandler>

080006b4 <CCU43_3_IRQHandler_Veneer>:
 80006b4:	48e1      	ldr	r0, [pc, #900]	; (8000a3c <GPDMA1_0_IRQHandler_Veneer+0x112>)
 80006b6:	b500      	push	{lr}
 80006b8:	b081      	sub	sp, #4
 80006ba:	4780      	blx	r0
 80006bc:	b001      	add	sp, #4
 80006be:	bd00      	pop	{pc}

080006c0 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80006c0:	e7fe      	b.n	80006c0 <CCU80_0_IRQHandler>

080006c2 <CCU80_0_IRQHandler_Veneer>:
 80006c2:	48df      	ldr	r0, [pc, #892]	; (8000a40 <GPDMA1_0_IRQHandler_Veneer+0x116>)
 80006c4:	b500      	push	{lr}
 80006c6:	b081      	sub	sp, #4
 80006c8:	4780      	blx	r0
 80006ca:	b001      	add	sp, #4
 80006cc:	bd00      	pop	{pc}

080006ce <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80006ce:	e7fe      	b.n	80006ce <CCU80_1_IRQHandler>

080006d0 <CCU80_1_IRQHandler_Veneer>:
 80006d0:	48dc      	ldr	r0, [pc, #880]	; (8000a44 <GPDMA1_0_IRQHandler_Veneer+0x11a>)
 80006d2:	b500      	push	{lr}
 80006d4:	b081      	sub	sp, #4
 80006d6:	4780      	blx	r0
 80006d8:	b001      	add	sp, #4
 80006da:	bd00      	pop	{pc}

080006dc <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80006dc:	e7fe      	b.n	80006dc <CCU80_2_IRQHandler>

080006de <CCU80_2_IRQHandler_Veneer>:
 80006de:	48da      	ldr	r0, [pc, #872]	; (8000a48 <GPDMA1_0_IRQHandler_Veneer+0x11e>)
 80006e0:	b500      	push	{lr}
 80006e2:	b081      	sub	sp, #4
 80006e4:	4780      	blx	r0
 80006e6:	b001      	add	sp, #4
 80006e8:	bd00      	pop	{pc}

080006ea <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80006ea:	e7fe      	b.n	80006ea <CCU80_3_IRQHandler>

080006ec <CCU80_3_IRQHandler_Veneer>:
 80006ec:	48d7      	ldr	r0, [pc, #860]	; (8000a4c <GPDMA1_0_IRQHandler_Veneer+0x122>)
 80006ee:	b500      	push	{lr}
 80006f0:	b081      	sub	sp, #4
 80006f2:	4780      	blx	r0
 80006f4:	b001      	add	sp, #4
 80006f6:	bd00      	pop	{pc}

080006f8 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80006f8:	e7fe      	b.n	80006f8 <CCU81_0_IRQHandler>

080006fa <CCU81_0_IRQHandler_Veneer>:
 80006fa:	48d5      	ldr	r0, [pc, #852]	; (8000a50 <GPDMA1_0_IRQHandler_Veneer+0x126>)
 80006fc:	b500      	push	{lr}
 80006fe:	b081      	sub	sp, #4
 8000700:	4780      	blx	r0
 8000702:	b001      	add	sp, #4
 8000704:	bd00      	pop	{pc}

08000706 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000706:	e7fe      	b.n	8000706 <CCU81_1_IRQHandler>

08000708 <CCU81_1_IRQHandler_Veneer>:
 8000708:	48d2      	ldr	r0, [pc, #840]	; (8000a54 <GPDMA1_0_IRQHandler_Veneer+0x12a>)
 800070a:	b500      	push	{lr}
 800070c:	b081      	sub	sp, #4
 800070e:	4780      	blx	r0
 8000710:	b001      	add	sp, #4
 8000712:	bd00      	pop	{pc}

08000714 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000714:	e7fe      	b.n	8000714 <CCU81_2_IRQHandler>

08000716 <CCU81_2_IRQHandler_Veneer>:
 8000716:	48d0      	ldr	r0, [pc, #832]	; (8000a58 <GPDMA1_0_IRQHandler_Veneer+0x12e>)
 8000718:	b500      	push	{lr}
 800071a:	b081      	sub	sp, #4
 800071c:	4780      	blx	r0
 800071e:	b001      	add	sp, #4
 8000720:	bd00      	pop	{pc}

08000722 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000722:	e7fe      	b.n	8000722 <CCU81_3_IRQHandler>

08000724 <CCU81_3_IRQHandler_Veneer>:
 8000724:	48cd      	ldr	r0, [pc, #820]	; (8000a5c <GPDMA1_0_IRQHandler_Veneer+0x132>)
 8000726:	b500      	push	{lr}
 8000728:	b081      	sub	sp, #4
 800072a:	4780      	blx	r0
 800072c:	b001      	add	sp, #4
 800072e:	bd00      	pop	{pc}

08000730 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000730:	e7fe      	b.n	8000730 <POSIF0_0_IRQHandler>

08000732 <POSIF0_0_IRQHandler_Veneer>:
 8000732:	48cb      	ldr	r0, [pc, #812]	; (8000a60 <GPDMA1_0_IRQHandler_Veneer+0x136>)
 8000734:	b500      	push	{lr}
 8000736:	b081      	sub	sp, #4
 8000738:	4780      	blx	r0
 800073a:	b001      	add	sp, #4
 800073c:	bd00      	pop	{pc}

0800073e <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800073e:	e7fe      	b.n	800073e <POSIF0_1_IRQHandler>

08000740 <POSIF0_1_IRQHandler_Veneer>:
 8000740:	48c8      	ldr	r0, [pc, #800]	; (8000a64 <GPDMA1_0_IRQHandler_Veneer+0x13a>)
 8000742:	b500      	push	{lr}
 8000744:	b081      	sub	sp, #4
 8000746:	4780      	blx	r0
 8000748:	b001      	add	sp, #4
 800074a:	bd00      	pop	{pc}

0800074c <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800074c:	e7fe      	b.n	800074c <POSIF1_0_IRQHandler>

0800074e <POSIF1_0_IRQHandler_Veneer>:
 800074e:	48c6      	ldr	r0, [pc, #792]	; (8000a68 <GPDMA1_0_IRQHandler_Veneer+0x13e>)
 8000750:	b500      	push	{lr}
 8000752:	b081      	sub	sp, #4
 8000754:	4780      	blx	r0
 8000756:	b001      	add	sp, #4
 8000758:	bd00      	pop	{pc}

0800075a <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800075a:	e7fe      	b.n	800075a <POSIF1_1_IRQHandler>

0800075c <POSIF1_1_IRQHandler_Veneer>:
 800075c:	48c3      	ldr	r0, [pc, #780]	; (8000a6c <GPDMA1_0_IRQHandler_Veneer+0x142>)
 800075e:	b500      	push	{lr}
 8000760:	b081      	sub	sp, #4
 8000762:	4780      	blx	r0
 8000764:	b001      	add	sp, #4
 8000766:	bd00      	pop	{pc}

08000768 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000768:	e7fe      	b.n	8000768 <CAN0_0_IRQHandler>

0800076a <CAN0_0_IRQHandler_Veneer>:
 800076a:	48c1      	ldr	r0, [pc, #772]	; (8000a70 <GPDMA1_0_IRQHandler_Veneer+0x146>)
 800076c:	b500      	push	{lr}
 800076e:	b081      	sub	sp, #4
 8000770:	4780      	blx	r0
 8000772:	b001      	add	sp, #4
 8000774:	bd00      	pop	{pc}

08000776 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000776:	e7fe      	b.n	8000776 <CAN0_1_IRQHandler>

08000778 <CAN0_1_IRQHandler_Veneer>:
 8000778:	48be      	ldr	r0, [pc, #760]	; (8000a74 <GPDMA1_0_IRQHandler_Veneer+0x14a>)
 800077a:	b500      	push	{lr}
 800077c:	b081      	sub	sp, #4
 800077e:	4780      	blx	r0
 8000780:	b001      	add	sp, #4
 8000782:	bd00      	pop	{pc}

08000784 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000784:	e7fe      	b.n	8000784 <CAN0_2_IRQHandler>

08000786 <CAN0_2_IRQHandler_Veneer>:
 8000786:	48bc      	ldr	r0, [pc, #752]	; (8000a78 <GPDMA1_0_IRQHandler_Veneer+0x14e>)
 8000788:	b500      	push	{lr}
 800078a:	b081      	sub	sp, #4
 800078c:	4780      	blx	r0
 800078e:	b001      	add	sp, #4
 8000790:	bd00      	pop	{pc}

08000792 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000792:	e7fe      	b.n	8000792 <CAN0_3_IRQHandler>

08000794 <CAN0_3_IRQHandler_Veneer>:
 8000794:	48b9      	ldr	r0, [pc, #740]	; (8000a7c <GPDMA1_0_IRQHandler_Veneer+0x152>)
 8000796:	b500      	push	{lr}
 8000798:	b081      	sub	sp, #4
 800079a:	4780      	blx	r0
 800079c:	b001      	add	sp, #4
 800079e:	bd00      	pop	{pc}

080007a0 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 80007a0:	e7fe      	b.n	80007a0 <CAN0_4_IRQHandler>

080007a2 <CAN0_4_IRQHandler_Veneer>:
 80007a2:	48b7      	ldr	r0, [pc, #732]	; (8000a80 <GPDMA1_0_IRQHandler_Veneer+0x156>)
 80007a4:	b500      	push	{lr}
 80007a6:	b081      	sub	sp, #4
 80007a8:	4780      	blx	r0
 80007aa:	b001      	add	sp, #4
 80007ac:	bd00      	pop	{pc}

080007ae <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 80007ae:	e7fe      	b.n	80007ae <CAN0_5_IRQHandler>

080007b0 <CAN0_5_IRQHandler_Veneer>:
 80007b0:	48b4      	ldr	r0, [pc, #720]	; (8000a84 <GPDMA1_0_IRQHandler_Veneer+0x15a>)
 80007b2:	b500      	push	{lr}
 80007b4:	b081      	sub	sp, #4
 80007b6:	4780      	blx	r0
 80007b8:	b001      	add	sp, #4
 80007ba:	bd00      	pop	{pc}

080007bc <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80007bc:	e7fe      	b.n	80007bc <CAN0_6_IRQHandler>

080007be <CAN0_6_IRQHandler_Veneer>:
 80007be:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <GPDMA1_0_IRQHandler_Veneer+0x15e>)
 80007c0:	b500      	push	{lr}
 80007c2:	b081      	sub	sp, #4
 80007c4:	4780      	blx	r0
 80007c6:	b001      	add	sp, #4
 80007c8:	bd00      	pop	{pc}

080007ca <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80007ca:	e7fe      	b.n	80007ca <CAN0_7_IRQHandler>

080007cc <CAN0_7_IRQHandler_Veneer>:
 80007cc:	48af      	ldr	r0, [pc, #700]	; (8000a8c <GPDMA1_0_IRQHandler_Veneer+0x162>)
 80007ce:	b500      	push	{lr}
 80007d0:	b081      	sub	sp, #4
 80007d2:	4780      	blx	r0
 80007d4:	b001      	add	sp, #4
 80007d6:	bd00      	pop	{pc}

080007d8 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80007d8:	e7fe      	b.n	80007d8 <USIC0_0_IRQHandler>

080007da <USIC0_0_IRQHandler_Veneer>:
 80007da:	48ad      	ldr	r0, [pc, #692]	; (8000a90 <GPDMA1_0_IRQHandler_Veneer+0x166>)
 80007dc:	b500      	push	{lr}
 80007de:	b081      	sub	sp, #4
 80007e0:	4780      	blx	r0
 80007e2:	b001      	add	sp, #4
 80007e4:	bd00      	pop	{pc}

080007e6 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80007e6:	e7fe      	b.n	80007e6 <USIC0_1_IRQHandler>

080007e8 <USIC0_1_IRQHandler_Veneer>:
 80007e8:	48aa      	ldr	r0, [pc, #680]	; (8000a94 <GPDMA1_0_IRQHandler_Veneer+0x16a>)
 80007ea:	b500      	push	{lr}
 80007ec:	b081      	sub	sp, #4
 80007ee:	4780      	blx	r0
 80007f0:	b001      	add	sp, #4
 80007f2:	bd00      	pop	{pc}

080007f4 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80007f4:	e7fe      	b.n	80007f4 <USIC0_2_IRQHandler>

080007f6 <USIC0_2_IRQHandler_Veneer>:
 80007f6:	48a8      	ldr	r0, [pc, #672]	; (8000a98 <GPDMA1_0_IRQHandler_Veneer+0x16e>)
 80007f8:	b500      	push	{lr}
 80007fa:	b081      	sub	sp, #4
 80007fc:	4780      	blx	r0
 80007fe:	b001      	add	sp, #4
 8000800:	bd00      	pop	{pc}

08000802 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000802:	e7fe      	b.n	8000802 <USIC0_3_IRQHandler>

08000804 <USIC0_3_IRQHandler_Veneer>:
 8000804:	48a5      	ldr	r0, [pc, #660]	; (8000a9c <GPDMA1_0_IRQHandler_Veneer+0x172>)
 8000806:	b500      	push	{lr}
 8000808:	b081      	sub	sp, #4
 800080a:	4780      	blx	r0
 800080c:	b001      	add	sp, #4
 800080e:	bd00      	pop	{pc}

08000810 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000810:	e7fe      	b.n	8000810 <USIC0_4_IRQHandler>

08000812 <USIC0_4_IRQHandler_Veneer>:
 8000812:	48a3      	ldr	r0, [pc, #652]	; (8000aa0 <GPDMA1_0_IRQHandler_Veneer+0x176>)
 8000814:	b500      	push	{lr}
 8000816:	b081      	sub	sp, #4
 8000818:	4780      	blx	r0
 800081a:	b001      	add	sp, #4
 800081c:	bd00      	pop	{pc}

0800081e <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800081e:	e7fe      	b.n	800081e <USIC0_5_IRQHandler>

08000820 <USIC0_5_IRQHandler_Veneer>:
 8000820:	48a0      	ldr	r0, [pc, #640]	; (8000aa4 <GPDMA1_0_IRQHandler_Veneer+0x17a>)
 8000822:	b500      	push	{lr}
 8000824:	b081      	sub	sp, #4
 8000826:	4780      	blx	r0
 8000828:	b001      	add	sp, #4
 800082a:	bd00      	pop	{pc}

0800082c <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800082c:	e7fe      	b.n	800082c <USIC1_0_IRQHandler>

0800082e <USIC1_0_IRQHandler_Veneer>:
 800082e:	489e      	ldr	r0, [pc, #632]	; (8000aa8 <GPDMA1_0_IRQHandler_Veneer+0x17e>)
 8000830:	b500      	push	{lr}
 8000832:	b081      	sub	sp, #4
 8000834:	4780      	blx	r0
 8000836:	b001      	add	sp, #4
 8000838:	bd00      	pop	{pc}

0800083a <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800083a:	e7fe      	b.n	800083a <USIC1_1_IRQHandler>

0800083c <USIC1_1_IRQHandler_Veneer>:
 800083c:	489b      	ldr	r0, [pc, #620]	; (8000aac <GPDMA1_0_IRQHandler_Veneer+0x182>)
 800083e:	b500      	push	{lr}
 8000840:	b081      	sub	sp, #4
 8000842:	4780      	blx	r0
 8000844:	b001      	add	sp, #4
 8000846:	bd00      	pop	{pc}

08000848 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000848:	e7fe      	b.n	8000848 <USIC1_2_IRQHandler>

0800084a <USIC1_2_IRQHandler_Veneer>:
 800084a:	4899      	ldr	r0, [pc, #612]	; (8000ab0 <GPDMA1_0_IRQHandler_Veneer+0x186>)
 800084c:	b500      	push	{lr}
 800084e:	b081      	sub	sp, #4
 8000850:	4780      	blx	r0
 8000852:	b001      	add	sp, #4
 8000854:	bd00      	pop	{pc}

08000856 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000856:	e7fe      	b.n	8000856 <USIC1_3_IRQHandler>

08000858 <USIC1_3_IRQHandler_Veneer>:
 8000858:	4896      	ldr	r0, [pc, #600]	; (8000ab4 <GPDMA1_0_IRQHandler_Veneer+0x18a>)
 800085a:	b500      	push	{lr}
 800085c:	b081      	sub	sp, #4
 800085e:	4780      	blx	r0
 8000860:	b001      	add	sp, #4
 8000862:	bd00      	pop	{pc}

08000864 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000864:	e7fe      	b.n	8000864 <USIC1_4_IRQHandler>

08000866 <USIC1_4_IRQHandler_Veneer>:
 8000866:	4894      	ldr	r0, [pc, #592]	; (8000ab8 <GPDMA1_0_IRQHandler_Veneer+0x18e>)
 8000868:	b500      	push	{lr}
 800086a:	b081      	sub	sp, #4
 800086c:	4780      	blx	r0
 800086e:	b001      	add	sp, #4
 8000870:	bd00      	pop	{pc}

08000872 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000872:	e7fe      	b.n	8000872 <USIC1_5_IRQHandler>

08000874 <USIC1_5_IRQHandler_Veneer>:
 8000874:	4891      	ldr	r0, [pc, #580]	; (8000abc <GPDMA1_0_IRQHandler_Veneer+0x192>)
 8000876:	b500      	push	{lr}
 8000878:	b081      	sub	sp, #4
 800087a:	4780      	blx	r0
 800087c:	b001      	add	sp, #4
 800087e:	bd00      	pop	{pc}

08000880 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000880:	e7fe      	b.n	8000880 <USIC2_0_IRQHandler>

08000882 <USIC2_0_IRQHandler_Veneer>:
 8000882:	488f      	ldr	r0, [pc, #572]	; (8000ac0 <GPDMA1_0_IRQHandler_Veneer+0x196>)
 8000884:	b500      	push	{lr}
 8000886:	b081      	sub	sp, #4
 8000888:	4780      	blx	r0
 800088a:	b001      	add	sp, #4
 800088c:	bd00      	pop	{pc}

0800088e <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800088e:	e7fe      	b.n	800088e <USIC2_1_IRQHandler>

08000890 <USIC2_1_IRQHandler_Veneer>:
 8000890:	488c      	ldr	r0, [pc, #560]	; (8000ac4 <GPDMA1_0_IRQHandler_Veneer+0x19a>)
 8000892:	b500      	push	{lr}
 8000894:	b081      	sub	sp, #4
 8000896:	4780      	blx	r0
 8000898:	b001      	add	sp, #4
 800089a:	bd00      	pop	{pc}

0800089c <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800089c:	e7fe      	b.n	800089c <USIC2_2_IRQHandler>

0800089e <USIC2_2_IRQHandler_Veneer>:
 800089e:	488a      	ldr	r0, [pc, #552]	; (8000ac8 <GPDMA1_0_IRQHandler_Veneer+0x19e>)
 80008a0:	b500      	push	{lr}
 80008a2:	b081      	sub	sp, #4
 80008a4:	4780      	blx	r0
 80008a6:	b001      	add	sp, #4
 80008a8:	bd00      	pop	{pc}

080008aa <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80008aa:	e7fe      	b.n	80008aa <USIC2_3_IRQHandler>

080008ac <USIC2_3_IRQHandler_Veneer>:
 80008ac:	4887      	ldr	r0, [pc, #540]	; (8000acc <GPDMA1_0_IRQHandler_Veneer+0x1a2>)
 80008ae:	b500      	push	{lr}
 80008b0:	b081      	sub	sp, #4
 80008b2:	4780      	blx	r0
 80008b4:	b001      	add	sp, #4
 80008b6:	bd00      	pop	{pc}

080008b8 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80008b8:	e7fe      	b.n	80008b8 <USIC2_4_IRQHandler>

080008ba <USIC2_4_IRQHandler_Veneer>:
 80008ba:	4885      	ldr	r0, [pc, #532]	; (8000ad0 <GPDMA1_0_IRQHandler_Veneer+0x1a6>)
 80008bc:	b500      	push	{lr}
 80008be:	b081      	sub	sp, #4
 80008c0:	4780      	blx	r0
 80008c2:	b001      	add	sp, #4
 80008c4:	bd00      	pop	{pc}

080008c6 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80008c6:	e7fe      	b.n	80008c6 <USIC2_5_IRQHandler>

080008c8 <USIC2_5_IRQHandler_Veneer>:
 80008c8:	4882      	ldr	r0, [pc, #520]	; (8000ad4 <GPDMA1_0_IRQHandler_Veneer+0x1aa>)
 80008ca:	b500      	push	{lr}
 80008cc:	b081      	sub	sp, #4
 80008ce:	4780      	blx	r0
 80008d0:	b001      	add	sp, #4
 80008d2:	bd00      	pop	{pc}

080008d4 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80008d4:	e7fe      	b.n	80008d4 <LEDTS0_0_IRQHandler>

080008d6 <LEDTS0_0_IRQHandler_Veneer>:
 80008d6:	4880      	ldr	r0, [pc, #512]	; (8000ad8 <GPDMA1_0_IRQHandler_Veneer+0x1ae>)
 80008d8:	b500      	push	{lr}
 80008da:	b081      	sub	sp, #4
 80008dc:	4780      	blx	r0
 80008de:	b001      	add	sp, #4
 80008e0:	bd00      	pop	{pc}

080008e2 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80008e2:	e7fe      	b.n	80008e2 <FCE0_0_IRQHandler>

080008e4 <FCE0_0_IRQHandler_Veneer>:
 80008e4:	487d      	ldr	r0, [pc, #500]	; (8000adc <GPDMA1_0_IRQHandler_Veneer+0x1b2>)
 80008e6:	b500      	push	{lr}
 80008e8:	b081      	sub	sp, #4
 80008ea:	4780      	blx	r0
 80008ec:	b001      	add	sp, #4
 80008ee:	bd00      	pop	{pc}

080008f0 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80008f0:	e7fe      	b.n	80008f0 <GPDMA0_0_IRQHandler>

080008f2 <GPDMA0_0_IRQHandler_Veneer>:
 80008f2:	487b      	ldr	r0, [pc, #492]	; (8000ae0 <GPDMA1_0_IRQHandler_Veneer+0x1b6>)
 80008f4:	b500      	push	{lr}
 80008f6:	b081      	sub	sp, #4
 80008f8:	4780      	blx	r0
 80008fa:	b001      	add	sp, #4
 80008fc:	bd00      	pop	{pc}

080008fe <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80008fe:	e7fe      	b.n	80008fe <SDMMC0_0_IRQHandler>

08000900 <SDMMC0_0_IRQHandler_Veneer>:
 8000900:	4878      	ldr	r0, [pc, #480]	; (8000ae4 <GPDMA1_0_IRQHandler_Veneer+0x1ba>)
 8000902:	b500      	push	{lr}
 8000904:	b081      	sub	sp, #4
 8000906:	4780      	blx	r0
 8000908:	b001      	add	sp, #4
 800090a:	bd00      	pop	{pc}

0800090c <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800090c:	e7fe      	b.n	800090c <USB0_0_IRQHandler>

0800090e <USB0_0_IRQHandler_Veneer>:
 800090e:	4876      	ldr	r0, [pc, #472]	; (8000ae8 <GPDMA1_0_IRQHandler_Veneer+0x1be>)
 8000910:	b500      	push	{lr}
 8000912:	b081      	sub	sp, #4
 8000914:	4780      	blx	r0
 8000916:	b001      	add	sp, #4
 8000918:	bd00      	pop	{pc}

0800091a <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 800091a:	e7fe      	b.n	800091a <ETH0_0_IRQHandler>

0800091c <ETH0_0_IRQHandler_Veneer>:
 800091c:	4873      	ldr	r0, [pc, #460]	; (8000aec <GPDMA1_0_IRQHandler_Veneer+0x1c2>)
 800091e:	b500      	push	{lr}
 8000920:	b081      	sub	sp, #4
 8000922:	4780      	blx	r0
 8000924:	b001      	add	sp, #4
 8000926:	bd00      	pop	{pc}

08000928 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000928:	e7fe      	b.n	8000928 <GPDMA1_0_IRQHandler>

0800092a <GPDMA1_0_IRQHandler_Veneer>:
 800092a:	4871      	ldr	r0, [pc, #452]	; (8000af0 <GPDMA1_0_IRQHandler_Veneer+0x1c6>)
 800092c:	b500      	push	{lr}
 800092e:	b081      	sub	sp, #4
 8000930:	4780      	blx	r0
 8000932:	b001      	add	sp, #4
 8000934:	bd00      	pop	{pc}
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000936:	f04f 0001 	mov.w	r0, #1
    BX LR
 800093a:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800093c:	080002c9 	.word	0x080002c9
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000940:	080002d9 	.word	0x080002d9
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000944:	080002e9 	.word	0x080002e9
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000948:	080002f9 	.word	0x080002f9
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 800094c:	08000309 	.word	0x08000309
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000950:	08000319 	.word	0x08000319
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000954:	08000329 	.word	0x08000329
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000958:	08000339 	.word	0x08000339
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800095c:	08000349 	.word	0x08000349
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000960:	08000359 	.word	0x08000359
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000964:	08000369 	.word	0x08000369
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000968:	08000379 	.word	0x08000379
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800096c:	08000389 	.word	0x08000389
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000970:	08000399 	.word	0x08000399
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000974:	080003a9 	.word	0x080003a9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000978:	080003b9 	.word	0x080003b9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800097c:	080003c9 	.word	0x080003c9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000980:	080003d9 	.word	0x080003d9
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000984:	080003e9 	.word	0x080003e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000988:	080003f9 	.word	0x080003f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 800098c:	08000409 	.word	0x08000409
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000990:	08000419 	.word	0x08000419
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000994:	08000429 	.word	0x08000429
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000998:	08000439 	.word	0x08000439
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800099c:	08000449 	.word	0x08000449
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80009a0:	08000459 	.word	0x08000459
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80009a4:	08000469 	.word	0x08000469
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80009a8:	08000479 	.word	0x08000479
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 80009ac:	08000489 	.word	0x08000489
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 80009b0:	08000499 	.word	0x08000499
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 80009b4:	080004a9 	.word	0x080004a9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 80009b8:	080004b9 	.word	0x080004b9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80009bc:	080004c9 	.word	0x080004c9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80009c0:	080004d9 	.word	0x080004d9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80009c4:	080004e9 	.word	0x080004e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80009c8:	080004f9 	.word	0x080004f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80009cc:	08000509 	.word	0x08000509
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80009d0:	08000519 	.word	0x08000519
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80009d4:	08000529 	.word	0x08000529
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80009d8:	08000539 	.word	0x08000539
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80009dc:	08000549 	.word	0x08000549
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80009e0:	08000559 	.word	0x08000559
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80009e4:	08000569 	.word	0x08000569
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80009e8:	08000579 	.word	0x08000579
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80009ec:	08000589 	.word	0x08000589
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80009f0:	08000599 	.word	0x08000599
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80009f4:	080005a9 	.word	0x080005a9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80009f8:	080005b9 	.word	0x080005b9
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80009fc:	080005c9 	.word	0x080005c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000a00:	080005d9 	.word	0x080005d9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000a04:	080005e9 	.word	0x080005e9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000a08:	080005f9 	.word	0x080005f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000a0c:	08000609 	.word	0x08000609
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000a10:	08000619 	.word	0x08000619
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000a14:	08000627 	.word	0x08000627
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000a18:	08000635 	.word	0x08000635
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000a1c:	08000643 	.word	0x08000643
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000a20:	08000651 	.word	0x08000651
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000a24:	0800065f 	.word	0x0800065f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000a28:	0800066d 	.word	0x0800066d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000a2c:	0800067b 	.word	0x0800067b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000a30:	08000689 	.word	0x08000689
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000a34:	08000697 	.word	0x08000697
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000a38:	080006a5 	.word	0x080006a5
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000a3c:	080006b3 	.word	0x080006b3
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000a40:	080006c1 	.word	0x080006c1
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000a44:	080006cf 	.word	0x080006cf
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000a48:	080006dd 	.word	0x080006dd
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000a4c:	080006eb 	.word	0x080006eb
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000a50:	080006f9 	.word	0x080006f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000a54:	08000707 	.word	0x08000707
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000a58:	08000715 	.word	0x08000715
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000a5c:	08000723 	.word	0x08000723
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000a60:	08000731 	.word	0x08000731
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000a64:	0800073f 	.word	0x0800073f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000a68:	0800074d 	.word	0x0800074d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000a6c:	0800075b 	.word	0x0800075b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000a70:	08000769 	.word	0x08000769
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000a74:	08000777 	.word	0x08000777
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000a78:	08000785 	.word	0x08000785
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000a7c:	08000793 	.word	0x08000793
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000a80:	080007a1 	.word	0x080007a1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000a84:	080007af 	.word	0x080007af
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000a88:	080007bd 	.word	0x080007bd
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000a8c:	080007cb 	.word	0x080007cb
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000a90:	080007d9 	.word	0x080007d9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000a94:	080007e7 	.word	0x080007e7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000a98:	080007f5 	.word	0x080007f5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000a9c:	08000803 	.word	0x08000803
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000aa0:	08000811 	.word	0x08000811
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000aa4:	0800081f 	.word	0x0800081f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000aa8:	0800082d 	.word	0x0800082d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000aac:	0800083b 	.word	0x0800083b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000ab0:	08000849 	.word	0x08000849
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000ab4:	08000857 	.word	0x08000857
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000ab8:	08000865 	.word	0x08000865
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000abc:	08000873 	.word	0x08000873
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000ac0:	08000881 	.word	0x08000881
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000ac4:	0800088f 	.word	0x0800088f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000ac8:	0800089d 	.word	0x0800089d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000acc:	080008ab 	.word	0x080008ab
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000ad0:	080008b9 	.word	0x080008b9
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000ad4:	080008c7 	.word	0x080008c7
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ad8:	080008d5 	.word	0x080008d5
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000adc:	080008e3 	.word	0x080008e3
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000ae0:	080008f1 	.word	0x080008f1
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ae4:	080008ff 	.word	0x080008ff
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ae8:	0800090d 	.word	0x0800090d
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000aec:	0800091b 	.word	0x0800091b
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000af0:	08000929 	.word	0x08000929

08000af4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000afa:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000afe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b02:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b06:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b0a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000b0e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000b12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000b16:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000b1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000b1e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000b22:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000b26:	6952      	ldr	r2, [r2, #20]
 8000b28:	f022 0208 	bic.w	r2, r2, #8
 8000b2c:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b32:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b3a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000b3e:	6852      	ldr	r2, [r2, #4]
 8000b40:	f022 0201 	bic.w	r2, r2, #1
 8000b44:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000b46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b4a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b52:	f103 0314 	add.w	r3, r3, #20
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f023 030f 	bic.w	r3, r3, #15
 8000b60:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f043 0303 	orr.w	r3, r3, #3
 8000b68:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000b6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b6e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b78:	f103 0314 	add.w	r3, r3, #20
 8000b7c:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000b7e:	f000 f8ab 	bl	8000cd8 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000b82:	f000 f805 	bl	8000b90 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000b86:	f107 0708 	add.w	r7, r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop

08000b90 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000b96:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000b9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ba4:	f040 8089 	bne.w	8000cba <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000ba8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f000 8088 	beq.w	8000ccc <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000bbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000bca:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000bce:	f103 0301 	add.w	r3, r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000bd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000be2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000be6:	f103 0301 	add.w	r3, r3, #1
 8000bea:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000bec:	f244 7310 	movw	r3, #18192	; 0x4710
 8000bf0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000bfa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000bfe:	f103 0301 	add.w	r3, r3, #1
 8000c02:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000c04:	f244 7310 	movw	r3, #18192	; 0x4710
 8000c08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c0c:	68db      	ldr	r3, [r3, #12]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d028      	beq.n	8000c68 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000c16:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000c1a:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c24:	68ba      	ldr	r2, [r7, #8]
 8000c26:	fb02 f303 	mul.w	r3, r2, r3
 8000c2a:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c2c:	683a      	ldr	r2, [r7, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c34:	f240 0300 	movw	r3, #0
 8000c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3c:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c3e:	f240 0300 	movw	r3, #0
 8000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c50:	68db      	ldr	r3, [r3, #12]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	f103 0301 	add.w	r3, r3, #1
 8000c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c5c:	f240 0300 	movw	r3, #0
 8000c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	e031      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000c68:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000c6c:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	fb02 f303 	mul.w	r3, r2, r3
 8000c7c:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c86:	f240 0300 	movw	r3, #0
 8000c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c8e:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000c90:	f240 0300 	movw	r3, #0
 8000c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	f103 0301 	add.w	r3, r3, #1
 8000caa:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cae:	f240 0300 	movw	r3, #0
 8000cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	e008      	b.n	8000ccc <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000cba:	f240 0300 	movw	r3, #0
 8000cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc2:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000cc6:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000cca:	601a      	str	r2, [r3, #0]
}


}
 8000ccc:	f107 0714 	add.w	r7, r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000cde:	f003 f94b 	bl	8003f78 <AllowPLLInitByStartup>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f000 8255 	beq.w	8001194 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000cea:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cf2:	685a      	ldr	r2, [r3, #4]
 8000cf4:	f04f 0302 	mov.w	r3, #2
 8000cf8:	f2c0 0301 	movt	r3, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d00d      	beq.n	8000d1e <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000d02:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d0a:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d12:	6852      	ldr	r2, [r2, #4]
 8000d14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000d18:	f022 0202 	bic.w	r2, r2, #2
 8000d1c:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000d1e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d072      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000d30:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d38:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d3c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d40:	6852      	ldr	r2, [r2, #4]
 8000d42:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d46:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000d48:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000d4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d50:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000d54:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d58:	6852      	ldr	r2, [r2, #4]
 8000d5a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000d5e:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000d60:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d68:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d70:	68d2      	ldr	r2, [r2, #12]
 8000d72:	f022 0201 	bic.w	r2, r2, #1
 8000d76:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000d78:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d80:	f244 7210 	movw	r2, #18192	; 0x4710
 8000d84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d88:	6852      	ldr	r2, [r2, #4]
 8000d8a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000d8e:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000d90:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000d94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d98:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000d9c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000da0:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000da2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000da6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000daa:	f04f 0200 	mov.w	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000db0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000db4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000db8:	f04f 0205 	mov.w	r2, #5
 8000dbc:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000dbe:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000dcc:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000dd0:	d008      	beq.n	8000de4 <SystemClockSetup+0x10c>
 8000dd2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000dd6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dda:	689a      	ldr	r2, [r3, #8]
 8000ddc:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d8ec      	bhi.n	8000dbe <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000de4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000de8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dec:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000df0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000df4:	6812      	ldr	r2, [r2, #0]
 8000df6:	f022 0201 	bic.w	r2, r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000dfc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000e0a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000e0e:	d002      	beq.n	8000e16 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	e1c0      	b.n	8001198 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000e16:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0304 	and.w	r3, r3, #4
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f040 81b5 	bne.w	8001194 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000e2a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d00b      	beq.n	8000e54 <SystemClockSetup+0x17c>
 8000e3c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e44:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000e48:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e4c:	68d2      	ldr	r2, [r2, #12]
 8000e4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e52:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000e54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e58:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000e5c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000e64:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000e68:	fba3 1302 	umull	r1, r3, r3, r2
 8000e6c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000e70:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e74:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e76:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e7e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e86:	6852      	ldr	r2, [r2, #4]
 8000e88:	f042 0201 	orr.w	r2, r2, #1
 8000e8c:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000e8e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e96:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e9a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e9e:	6852      	ldr	r2, [r2, #4]
 8000ea0:	f042 0210 	orr.w	r2, r2, #16
 8000ea4:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000ea6:	f244 7210 	movw	r2, #18192	; 0x4710
 8000eaa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000eb4:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000eb8:	f2c0 1300 	movt	r3, #256	; 0x100
 8000ebc:	430b      	orrs	r3, r1
 8000ebe:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000ec0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ec8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ecc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ed0:	6852      	ldr	r2, [r2, #4]
 8000ed2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ed6:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000ed8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000edc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ee0:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ee4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ee8:	6852      	ldr	r2, [r2, #4]
 8000eea:	f022 0210 	bic.w	r2, r2, #16
 8000eee:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000ef0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ef4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ef8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000efc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f00:	6852      	ldr	r2, [r2, #4]
 8000f02:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f06:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000f08:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f0c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f10:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f14:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f18:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f1a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f22:	f04f 0200 	mov.w	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f28:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f30:	f04f 0205 	mov.w	r2, #5
 8000f34:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8000f36:	bf00      	nop
 8000f38:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0304 	and.w	r3, r3, #4
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d108      	bne.n	8000f5c <SystemClockSetup+0x284>
 8000f4a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f52:	689a      	ldr	r2, [r3, #8]
 8000f54:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d8ed      	bhi.n	8000f38 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f5c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f60:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f64:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000f68:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f6c:	6812      	ldr	r2, [r2, #0]
 8000f6e:	f022 0201 	bic.w	r2, r2, #1
 8000f72:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8000f74:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d04e      	beq.n	8001024 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f86:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f8e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f92:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f96:	6852      	ldr	r2, [r2, #4]
 8000f98:	f022 0201 	bic.w	r2, r2, #1
 8000f9c:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000f9e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fa2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000fac:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fb4:	f04f 0200 	mov.w	r2, #0
 8000fb8:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000fba:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fc2:	f04f 0200 	mov.w	r2, #0
 8000fc6:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000fc8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fd0:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000fd4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fd8:	68d2      	ldr	r2, [r2, #12]
 8000fda:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fde:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000fe0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ff0:	6852      	ldr	r2, [r2, #4]
 8000ff2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ff6:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000ff8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ffc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001000:	f240 5245 	movw	r2, #1349	; 0x545
 8001004:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001006:	f24e 0310 	movw	r3, #57360	; 0xe010
 800100a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001014:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001018:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800101c:	f04f 0205 	mov.w	r2, #5
 8001020:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001022:	e002      	b.n	800102a <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001024:	f04f 0300 	mov.w	r3, #0
 8001028:	e0b6      	b.n	8001198 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800102a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800102e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	2b63      	cmp	r3, #99	; 0x63
 8001036:	d8f8      	bhi.n	800102a <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001038:	f24e 0310 	movw	r3, #57360	; 0xe010
 800103c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001040:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001044:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001048:	6812      	ldr	r2, [r2, #0]
 800104a:	f022 0201 	bic.w	r2, r2, #1
 800104e:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001050:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001054:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001058:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001060:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001064:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001068:	fba3 1302 	umull	r1, r3, r3, r2
 800106c:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001070:	f103 33ff 	add.w	r3, r3, #4294967295
 8001074:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001076:	f244 7210 	movw	r2, #18192	; 0x4710
 800107a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001084:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001088:	f2c0 1300 	movt	r3, #256	; 0x100
 800108c:	430b      	orrs	r3, r1
 800108e:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001090:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001094:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001098:	f640 421b 	movw	r2, #3099	; 0xc1b
 800109c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800109e:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ac:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010b0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010b4:	f04f 0205 	mov.w	r2, #5
 80010b8:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010ba:	bf00      	nop
 80010bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	2b63      	cmp	r3, #99	; 0x63
 80010c8:	d8f8      	bhi.n	80010bc <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010ca:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010d2:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010d6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010da:	6812      	ldr	r2, [r2, #0]
 80010dc:	f022 0201 	bic.w	r2, r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80010e2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010e6:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80010ea:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80010f2:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80010f6:	f2c0 03be 	movt	r3, #190	; 0xbe
 80010fa:	fba3 1302 	umull	r1, r3, r3, r2
 80010fe:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001102:	f103 33ff 	add.w	r3, r3, #4294967295
 8001106:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001108:	f244 7210 	movw	r2, #18192	; 0x4710
 800110c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001116:	f644 7301 	movw	r3, #20225	; 0x4f01
 800111a:	f2c0 1300 	movt	r3, #256	; 0x100
 800111e:	430b      	orrs	r3, r1
 8001120:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001122:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001126:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800112a:	f241 3223 	movw	r2, #4899	; 0x1323
 800112e:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001130:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001134:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800113e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001142:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001146:	f04f 0205 	mov.w	r2, #5
 800114a:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800114c:	bf00      	nop
 800114e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001152:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2b63      	cmp	r3, #99	; 0x63
 800115a:	d8f8      	bhi.n	800114e <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800115c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001160:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001164:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001168:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	f022 0201 	bic.w	r2, r2, #1
 8001172:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001174:	f244 7310 	movw	r3, #18192	; 0x4710
 8001178:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800117c:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001180:	f2c0 1203 	movt	r2, #259	; 0x103
 8001184:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001186:	f244 1360 	movw	r3, #16736	; 0x4160
 800118a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800118e:	f04f 0205 	mov.w	r2, #5
 8001192:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001194:	f04f 0301 	mov.w	r3, #1

}
 8001198:	4618      	mov	r0, r3
 800119a:	f107 0708 	add.w	r7, r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop

080011a4 <main>:
/***************************************************/
/***********************MAIN************************/
/***************************************************/

int main(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	DAVE_Init();			// Initialization of DAVE Apps
 80011aa:	f002 fb33 	bl	8003814 <DAVE_Init>
	/*Etapa de inicializacao*/
	configure_E(); //Configura transceptor como emissor
 80011ae:	f000 fa45 	bl	800163c <configure_E>
	IO004_SetPin(LED1); //Leds para debug
 80011b2:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80011b6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011ba:	685a      	ldr	r2, [r3, #4]
 80011bc:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80011c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011c4:	785b      	ldrb	r3, [r3, #1]
 80011c6:	f04f 0101 	mov.w	r1, #1
 80011ca:	fa01 f303 	lsl.w	r3, r1, r3
 80011ce:	6053      	str	r3, [r2, #4]
	IO004_SetPin(LED2);
 80011d0:	f244 03a8 	movw	r3, #16552	; 0x40a8
 80011d4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011d8:	685a      	ldr	r2, [r3, #4]
 80011da:	f244 03a8 	movw	r3, #16552	; 0x40a8
 80011de:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011e2:	785b      	ldrb	r3, [r3, #1]
 80011e4:	f04f 0101 	mov.w	r1, #1
 80011e8:	fa01 f303 	lsl.w	r3, r1, r3
 80011ec:	6053      	str	r3, [r2, #4]
	//VER COMOFAS pra ligar analog do controle aqui ja
	psxHandShake();
 80011ee:	f000 fdb5 	bl	8001d5c <psxHandShake>
	psxConfiguraControle();
 80011f2:	f000 fbc7 	bl	8001984 <psxConfiguraControle>
	/*Booleanos de controle para estados do robo*/
	BOOLType flipped = 0;
 80011f6:	f04f 0300 	mov.w	r3, #0
 80011fa:	73fb      	strb	r3, [r7, #15]
	BOOLType isPressed = 0;
 80011fc:	f04f 0300 	mov.w	r3, #0
 8001200:	73bb      	strb	r3, [r7, #14]
	BOOLType lastIsPressed = 0;
 8001202:	f04f 0300 	mov.w	r3, #0
 8001206:	737b      	strb	r3, [r7, #13]
	/*Loop do controle*/
	while(1)
	{
		/*Inicializa o que sera mandado*/
		BOOLType blah2 = 1;
 8001208:	f04f 0301 	mov.w	r3, #1
 800120c:	733b      	strb	r3, [r7, #12]
		BOOLType buzina = 1;
 800120e:	f04f 0301 	mov.w	r3, #1
 8001212:	723b      	strb	r3, [r7, #8]
		BOOLType enable = 0;
 8001214:	f04f 0300 	mov.w	r3, #0
 8001218:	71fb      	strb	r3, [r7, #7]
		BOOLType albh2 = 1;
 800121a:	f04f 0301 	mov.w	r3, #1
 800121e:	72fb      	strb	r3, [r7, #11]
		BOOLType blah1 = 1;
 8001220:	f04f 0301 	mov.w	r3, #1
 8001224:	72bb      	strb	r3, [r7, #10]
		BOOLType albh1 = 1;
 8001226:	f04f 0301 	mov.w	r3, #1
 800122a:	727b      	strb	r3, [r7, #9]
		int16_t pow1, pow2;
		/*Le controle*/
		psxLeControle();
 800122c:	f000 fd1c 	bl	8001c68 <psxLeControle>
		/*Com dados do controle atribui valores e chama callbacks*/
		if (psxDado[1]&1<<3) isPressed = 1;
 8001230:	f240 036c 	movw	r3, #108	; 0x6c
 8001234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	2b00      	cmp	r3, #0
 8001240:	d003      	beq.n	800124a <main+0xa6>
 8001242:	f04f 0301 	mov.w	r3, #1
 8001246:	73bb      	strb	r3, [r7, #14]
 8001248:	e002      	b.n	8001250 <main+0xac>
		else isPressed = 0;
 800124a:	f04f 0300 	mov.w	r3, #0
 800124e:	73bb      	strb	r3, [r7, #14]
		if (lastIsPressed == 0 && isPressed == 1) flipped = !flipped;
 8001250:	7b7b      	ldrb	r3, [r7, #13]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d109      	bne.n	800126a <main+0xc6>
 8001256:	7bbb      	ldrb	r3, [r7, #14]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d106      	bne.n	800126a <main+0xc6>
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	2b00      	cmp	r3, #0
 8001260:	bf14      	ite	ne
 8001262:	2300      	movne	r3, #0
 8001264:	2301      	moveq	r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	73fb      	strb	r3, [r7, #15]
		data_E[0] = 173;
 800126a:	f240 0368 	movw	r3, #104	; 0x68
 800126e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001272:	f04f 02ad 	mov.w	r2, #173	; 0xad
 8001276:	701a      	strb	r2, [r3, #0]
		if (psxDado[5] == 0 && psxDado[3] == 0) continue; //Enquanto for zero nao faz nada -> tirar quando ligar o analogico
 8001278:	f240 036c 	movw	r3, #108	; 0x6c
 800127c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d107      	bne.n	8001296 <main+0xf2>
 8001286:	f240 036c 	movw	r3, #108	; 0x6c
 800128a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	f000 8149 	beq.w	8001528 <main+0x384>
		pow1 = (psxDado[5]-127);//<<1; //Analog esq //Subtrai 127 para saber o sentido
 8001296:	f240 036c 	movw	r3, #108	; 0x6c
 800129a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	f1a3 037f 	sub.w	r3, r3, #127	; 0x7f
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	80bb      	strh	r3, [r7, #4]
		pow2 = (psxDado[3]-127);//<<1;
 80012aa:	f240 036c 	movw	r3, #108	; 0x6c
 80012ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	f1a3 037f 	sub.w	r3, r3, #127	; 0x7f
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	807b      	strh	r3, [r7, #2]
		data_E[3] = 0;
 80012be:	f240 0368 	movw	r3, #104	; 0x68
 80012c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	70da      	strb	r2, [r3, #3]
		int16_t temp; //Variavel para armazenamento temporario dos calculos
		if (!flipped) //Robo virado, variavel atribuida pelo clique de um botao
 80012cc:	7bfb      	ldrb	r3, [r7, #15]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d17c      	bne.n	80013cc <main+0x228>
		{
			if (pow1 < -30) albh2 = 0; //ok
 80012d2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012d6:	f113 0f1e 	cmn.w	r3, #30
 80012da:	da03      	bge.n	80012e4 <main+0x140>
 80012dc:	f04f 0300 	mov.w	r3, #0
 80012e0:	72fb      	strb	r3, [r7, #11]
 80012e2:	e006      	b.n	80012f2 <main+0x14e>
			else if (pow1 > 30) blah2 = 0; //ok
 80012e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012e8:	2b1e      	cmp	r3, #30
 80012ea:	dd02      	ble.n	80012f2 <main+0x14e>
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	733b      	strb	r3, [r7, #12]
			if (pow2 < -30) albh1 = 0;
 80012f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80012f6:	f113 0f1e 	cmn.w	r3, #30
 80012fa:	da03      	bge.n	8001304 <main+0x160>
 80012fc:	f04f 0300 	mov.w	r3, #0
 8001300:	727b      	strb	r3, [r7, #9]
 8001302:	e006      	b.n	8001312 <main+0x16e>
			else if (pow2 > 30) blah1 = 0;
 8001304:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001308:	2b1e      	cmp	r3, #30
 800130a:	dd02      	ble.n	8001312 <main+0x16e>
 800130c:	f04f 0300 	mov.w	r3, #0
 8001310:	72bb      	strb	r3, [r7, #10]
			temp = pow1>0?pow1*2:(-pow1)*2;
 8001312:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	dd05      	ble.n	8001326 <main+0x182>
 800131a:	88bb      	ldrh	r3, [r7, #4]
 800131c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001320:	b29b      	uxth	r3, r3
 8001322:	b29b      	uxth	r3, r3
 8001324:	e008      	b.n	8001338 <main+0x194>
 8001326:	88bb      	ldrh	r3, [r7, #4]
 8001328:	461a      	mov	r2, r3
 800132a:	ea4f 32c2 	mov.w	r2, r2, lsl #15
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001334:	b29b      	uxth	r3, r3
 8001336:	b29b      	uxth	r3, r3
 8001338:	803b      	strh	r3, [r7, #0]
			data_E[1] = temp*PWM_LIM/100;
 800133a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800133e:	4613      	mov	r3, r2
 8001340:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001344:	1a9b      	subs	r3, r3, r2
 8001346:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800134a:	461a      	mov	r2, r3
 800134c:	f248 531f 	movw	r3, #34079	; 0x851f
 8001350:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8001354:	fb83 1302 	smull	r1, r3, r3, r2
 8001358:	ea4f 1163 	mov.w	r1, r3, asr #5
 800135c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001360:	1acb      	subs	r3, r1, r3
 8001362:	b2da      	uxtb	r2, r3
 8001364:	f240 0368 	movw	r3, #104	; 0x68
 8001368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800136c:	705a      	strb	r2, [r3, #1]
			temp = pow2>0?pow2*2:(-pow2)*2;
 800136e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001372:	2b00      	cmp	r3, #0
 8001374:	dd05      	ble.n	8001382 <main+0x1de>
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800137c:	b29b      	uxth	r3, r3
 800137e:	b29b      	uxth	r3, r3
 8001380:	e008      	b.n	8001394 <main+0x1f0>
 8001382:	887b      	ldrh	r3, [r7, #2]
 8001384:	461a      	mov	r2, r3
 8001386:	ea4f 32c2 	mov.w	r2, r2, lsl #15
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001390:	b29b      	uxth	r3, r3
 8001392:	b29b      	uxth	r3, r3
 8001394:	803b      	strh	r3, [r7, #0]
			data_E[2] = temp*PWM_LIM/100;
 8001396:	f9b7 2000 	ldrsh.w	r2, [r7]
 800139a:	4613      	mov	r3, r2
 800139c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80013a0:	1a9b      	subs	r3, r3, r2
 80013a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013a6:	461a      	mov	r2, r3
 80013a8:	f248 531f 	movw	r3, #34079	; 0x851f
 80013ac:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80013b0:	fb83 1302 	smull	r1, r3, r3, r2
 80013b4:	ea4f 1163 	mov.w	r1, r3, asr #5
 80013b8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80013bc:	1acb      	subs	r3, r1, r3
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	f240 0368 	movw	r3, #104	; 0x68
 80013c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013c8:	709a      	strb	r2, [r3, #2]
 80013ca:	e07b      	b.n	80014c4 <main+0x320>
		}
		else
		{
			if (pow2 > 30) albh2 = 0; //ok
 80013cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80013d0:	2b1e      	cmp	r3, #30
 80013d2:	dd03      	ble.n	80013dc <main+0x238>
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	72fb      	strb	r3, [r7, #11]
 80013da:	e007      	b.n	80013ec <main+0x248>
			else if (pow2 < -30) blah2 = 0; //ok
 80013dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80013e0:	f113 0f1e 	cmn.w	r3, #30
 80013e4:	da02      	bge.n	80013ec <main+0x248>
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	733b      	strb	r3, [r7, #12]
			if (pow1 > 30) albh1 = 0;
 80013ec:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013f0:	2b1e      	cmp	r3, #30
 80013f2:	dd03      	ble.n	80013fc <main+0x258>
 80013f4:	f04f 0300 	mov.w	r3, #0
 80013f8:	727b      	strb	r3, [r7, #9]
 80013fa:	e007      	b.n	800140c <main+0x268>
			else if (pow1 < -30) blah1 = 0;
 80013fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001400:	f113 0f1e 	cmn.w	r3, #30
 8001404:	da02      	bge.n	800140c <main+0x268>
 8001406:	f04f 0300 	mov.w	r3, #0
 800140a:	72bb      	strb	r3, [r7, #10]
			temp = pow1>0?pow1*2:(-pow1)*2;
 800140c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001410:	2b00      	cmp	r3, #0
 8001412:	dd05      	ble.n	8001420 <main+0x27c>
 8001414:	88bb      	ldrh	r3, [r7, #4]
 8001416:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800141a:	b29b      	uxth	r3, r3
 800141c:	b29b      	uxth	r3, r3
 800141e:	e008      	b.n	8001432 <main+0x28e>
 8001420:	88bb      	ldrh	r3, [r7, #4]
 8001422:	461a      	mov	r2, r3
 8001424:	ea4f 32c2 	mov.w	r2, r2, lsl #15
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800142e:	b29b      	uxth	r3, r3
 8001430:	b29b      	uxth	r3, r3
 8001432:	803b      	strh	r3, [r7, #0]
			data_E[2] = temp*PWM_LIM/100;
 8001434:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001438:	4613      	mov	r3, r2
 800143a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800143e:	1a9b      	subs	r3, r3, r2
 8001440:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001444:	461a      	mov	r2, r3
 8001446:	f248 531f 	movw	r3, #34079	; 0x851f
 800144a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 800144e:	fb83 1302 	smull	r1, r3, r3, r2
 8001452:	ea4f 1163 	mov.w	r1, r3, asr #5
 8001456:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800145a:	1acb      	subs	r3, r1, r3
 800145c:	b2da      	uxtb	r2, r3
 800145e:	f240 0368 	movw	r3, #104	; 0x68
 8001462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001466:	709a      	strb	r2, [r3, #2]
			temp = pow2>0?pow2*2:(-pow2)*2;
 8001468:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800146c:	2b00      	cmp	r3, #0
 800146e:	dd05      	ble.n	800147c <main+0x2d8>
 8001470:	887b      	ldrh	r3, [r7, #2]
 8001472:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001476:	b29b      	uxth	r3, r3
 8001478:	b29b      	uxth	r3, r3
 800147a:	e008      	b.n	800148e <main+0x2ea>
 800147c:	887b      	ldrh	r3, [r7, #2]
 800147e:	461a      	mov	r2, r3
 8001480:	ea4f 32c2 	mov.w	r2, r2, lsl #15
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800148a:	b29b      	uxth	r3, r3
 800148c:	b29b      	uxth	r3, r3
 800148e:	803b      	strh	r3, [r7, #0]
			data_E[1] = temp*PWM_LIM/100;
 8001490:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001494:	4613      	mov	r3, r2
 8001496:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800149a:	1a9b      	subs	r3, r3, r2
 800149c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014a0:	461a      	mov	r2, r3
 80014a2:	f248 531f 	movw	r3, #34079	; 0x851f
 80014a6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 80014aa:	fb83 1302 	smull	r1, r3, r3, r2
 80014ae:	ea4f 1163 	mov.w	r1, r3, asr #5
 80014b2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80014b6:	1acb      	subs	r3, r1, r3
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	f240 0368 	movw	r3, #104	; 0x68
 80014be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014c2:	705a      	strb	r2, [r3, #1]
		}
		//if (data_E[1] > 20 || data_E[2] > 20) enable = 1;
		data_E[3] = data_E[3] | (blah1 << BLAH1) | (blah2 << BLAH2) | (albh1 << ALBH1) | (albh2 << ALBH2) | (enable << ENABLE) | (buzina << BUZINA);
 80014c4:	f240 0368 	movw	r3, #104	; 0x68
 80014c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014cc:	78db      	ldrb	r3, [r3, #3]
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	7abb      	ldrb	r3, [r7, #10]
 80014d2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	4313      	orrs	r3, r2
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	7b3b      	ldrb	r3, [r7, #12]
 80014de:	4313      	orrs	r3, r2
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	7a7b      	ldrb	r3, [r7, #9]
 80014e4:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	4313      	orrs	r3, r2
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	7afb      	ldrb	r3, [r7, #11]
 80014f0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	4313      	orrs	r3, r2
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001500:	b2db      	uxtb	r3, r3
 8001502:	4313      	orrs	r3, r2
 8001504:	b2da      	uxtb	r2, r3
 8001506:	7a3b      	ldrb	r3, [r7, #8]
 8001508:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800150c:	b2db      	uxtb	r3, r3
 800150e:	4313      	orrs	r3, r2
 8001510:	b2db      	uxtb	r3, r3
 8001512:	b2da      	uxtb	r2, r3
 8001514:	f240 0368 	movw	r3, #104	; 0x68
 8001518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800151c:	70da      	strb	r2, [r3, #3]
		write_E();
 800151e:	f000 f975 	bl	800180c <write_E>
		lastIsPressed = isPressed;
 8001522:	7bbb      	ldrb	r3, [r7, #14]
 8001524:	737b      	strb	r3, [r7, #13]
	}
 8001526:	e66f      	b.n	8001208 <main+0x64>
		/*Com dados do controle atribui valores e chama callbacks*/
		if (psxDado[1]&1<<3) isPressed = 1;
		else isPressed = 0;
		if (lastIsPressed == 0 && isPressed == 1) flipped = !flipped;
		data_E[0] = 173;
		if (psxDado[5] == 0 && psxDado[3] == 0) continue; //Enquanto for zero nao faz nada -> tirar quando ligar o analogico
 8001528:	bf00      	nop
		}
		//if (data_E[1] > 20 || data_E[2] > 20) enable = 1;
		data_E[3] = data_E[3] | (blah1 << BLAH1) | (blah2 << BLAH2) | (albh1 << ALBH1) | (albh2 << ALBH2) | (enable << ENABLE) | (buzina << BUZINA);
		write_E();
		lastIsPressed = isPressed;
	}
 800152a:	e66d      	b.n	8001208 <main+0x64>

0800152c <read_R>:
/***************************************************/
/***************FUNCOES DO TRANSCEPTOR**************/
/***************************************************/

void read_R()
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
	int i;
	IO004_ResetPin(CE);
 8001532:	f244 0398 	movw	r3, #16536	; 0x4098
 8001536:	f6c0 0300 	movt	r3, #2048	; 0x800
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	f244 0398 	movw	r3, #16536	; 0x4098
 8001540:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001544:	785b      	ldrb	r3, [r3, #1]
 8001546:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	6053      	str	r3, [r2, #4]
	delay(50000);
 8001550:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001554:	f000 fd04 	bl	8001f60 <delay>
	uint8_t temp = 0;
 8001558:	f04f 0300 	mov.w	r3, #0
 800155c:	70fb      	strb	r3, [r7, #3]

	for (i = 7; i > -1; i --)
 800155e:	f04f 0307 	mov.w	r3, #7
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	e020      	b.n	80015a8 <read_R+0x7c>
	{
		if (IO004_ReadPin(DATA)) temp |= (1<<i);
 8001566:	f244 0388 	movw	r3, #16520	; 0x4088
 800156a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001572:	f244 0388 	movw	r3, #16520	; 0x4088
 8001576:	f6c0 0300 	movt	r3, #2048	; 0x800
 800157a:	785b      	ldrb	r3, [r3, #1]
 800157c:	fa22 f303 	lsr.w	r3, r2, r3
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	2b00      	cmp	r3, #0
 8001586:	d009      	beq.n	800159c <read_R+0x70>
 8001588:	f04f 0201 	mov.w	r2, #1
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	b2da      	uxtb	r2, r3
 8001594:	78fb      	ldrb	r3, [r7, #3]
 8001596:	4313      	orrs	r3, r2
 8001598:	b2db      	uxtb	r3, r3
 800159a:	70fb      	strb	r3, [r7, #3]
		pulse_R();
 800159c:	f000 f824 	bl	80015e8 <pulse_R>
	int i;
	IO004_ResetPin(CE);
	delay(50000);
	uint8_t temp = 0;

	for (i = 7; i > -1; i --)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	dadb      	bge.n	8001566 <read_R+0x3a>
	{
		if (IO004_ReadPin(DATA)) temp |= (1<<i);
		pulse_R();
	}
	data_R = temp;
 80015ae:	f240 0304 	movw	r3, #4
 80015b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015b6:	78fa      	ldrb	r2, [r7, #3]
 80015b8:	701a      	strb	r2, [r3, #0]
	IO004_SetPin(CE);
 80015ba:	f244 0398 	movw	r3, #16536	; 0x4098
 80015be:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	f244 0398 	movw	r3, #16536	; 0x4098
 80015c8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015cc:	785b      	ldrb	r3, [r3, #1]
 80015ce:	f04f 0101 	mov.w	r1, #1
 80015d2:	fa01 f303 	lsl.w	r3, r1, r3
 80015d6:	6053      	str	r3, [r2, #4]
	delay(50000);
 80015d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015dc:	f000 fcc0 	bl	8001f60 <delay>
}
 80015e0:	f107 0708 	add.w	r7, r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <pulse_R>:

void pulse_R()
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	delay(300);
 80015ec:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80015f0:	f000 fcb6 	bl	8001f60 <delay>
	IO004_SetPin(CLK1);
 80015f4:	f244 0380 	movw	r3, #16512	; 0x4080
 80015f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	f244 0380 	movw	r3, #16512	; 0x4080
 8001602:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	f04f 0101 	mov.w	r1, #1
 800160c:	fa01 f303 	lsl.w	r3, r1, r3
 8001610:	6053      	str	r3, [r2, #4]
	delay(300);
 8001612:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001616:	f000 fca3 	bl	8001f60 <delay>
	IO004_ResetPin(CLK1);
 800161a:	f244 0380 	movw	r3, #16512	; 0x4080
 800161e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	f244 0380 	movw	r3, #16512	; 0x4080
 8001628:	f6c0 0300 	movt	r3, #2048	; 0x800
 800162c:	785b      	ldrb	r3, [r3, #1]
 800162e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001632:	fa01 f303 	lsl.w	r3, r1, r3
 8001636:	6053      	str	r3, [r2, #4]
}
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop

0800163c <configure_E>:

void configure_E()
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
	/*Atribuicao de valores ao vetor de configuracao do transceptor*/
	configuration[0] = 0xC4;//RF_CH# e OP_MODE 0b11011110
 8001642:	f240 0358 	movw	r3, #88	; 0x58
 8001646:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800164a:	f04f 02c4 	mov.w	r2, #196	; 0xc4
 800164e:	701a      	strb	r2, [r3, #0]
	configuration[1] = 0x4F;//RX2_EN, CM, RFDR_SB13, X0_F, RF_PWR 0b01101111
 8001650:	f240 0358 	movw	r3, #88	; 0x58
 8001654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001658:	f04f 024f 	mov.w	r2, #79	; 0x4f
 800165c:	705a      	strb	r2, [r3, #1]
	configuration[2] = 0xA3;//addr_w
 800165e:	f240 0358 	movw	r3, #88	; 0x58
 8001662:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001666:	f04f 02a3 	mov.w	r2, #163	; 0xa3
 800166a:	709a      	strb	r2, [r3, #2]
	configuration[3] = 0xEE;//Comeco enderco CH1 00000001
 800166c:	f240 0358 	movw	r3, #88	; 0x58
 8001670:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001674:	f04f 02ee 	mov.w	r2, #238	; 0xee
 8001678:	70da      	strb	r2, [r3, #3]
	configuration[4] = 0xDD;//0b00000000
 800167a:	f240 0358 	movw	r3, #88	; 0x58
 800167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001682:	f04f 02dd 	mov.w	r2, #221	; 0xdd
 8001686:	711a      	strb	r2, [r3, #4]
	configuration[5] = 0xCC;//0b11010100
 8001688:	f240 0358 	movw	r3, #88	; 0x58
 800168c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001690:	f04f 02cc 	mov.w	r2, #204	; 0xcc
 8001694:	715a      	strb	r2, [r3, #5]
	configuration[6] = 0xBB;//0b11011111
 8001696:	f240 0358 	movw	r3, #88	; 0x58
 800169a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800169e:	f04f 02bb 	mov.w	r2, #187	; 0xbb
 80016a2:	719a      	strb	r2, [r3, #6]
	configuration[7] = 0xAA;//Fim enderco CH1 0b11101010
 80016a4:	f240 0358 	movw	r3, #88	; 0x58
 80016a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ac:	f04f 02aa 	mov.w	r2, #170	; 0xaa
 80016b0:	71da      	strb	r2, [r3, #7]
	configuration[8] = 0b00000000;//Comeco enderco CH2
 80016b2:	f240 0358 	movw	r3, #88	; 0x58
 80016b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	721a      	strb	r2, [r3, #8]
	configuration[9] = 0b00000000;
 80016c0:	f240 0358 	movw	r3, #88	; 0x58
 80016c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c8:	f04f 0200 	mov.w	r2, #0
 80016cc:	725a      	strb	r2, [r3, #9]
	configuration[10] = 0b00000000;
 80016ce:	f240 0358 	movw	r3, #88	; 0x58
 80016d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	729a      	strb	r2, [r3, #10]
	configuration[11] = 0b00000000;
 80016dc:	f240 0358 	movw	r3, #88	; 0x58
 80016e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016e4:	f04f 0200 	mov.w	r2, #0
 80016e8:	72da      	strb	r2, [r3, #11]
	configuration[12] = 0b00000000;//Fim enderco CH2
 80016ea:	f240 0358 	movw	r3, #88	; 0x58
 80016ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	731a      	strb	r2, [r3, #12]
	configuration[13] = 0x20;//num bits enviados (1 byte nesse ex)
 80016f8:	f240 0358 	movw	r3, #88	; 0x58
 80016fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001700:	f04f 0220 	mov.w	r2, #32
 8001704:	735a      	strb	r2, [r3, #13]
	configuration[14] = 0b00000000;
 8001706:	f240 0358 	movw	r3, #88	; 0x58
 800170a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800170e:	f04f 0200 	mov.w	r2, #0
 8001712:	739a      	strb	r2, [r3, #14]

	IO004_ResetPin(CE);
 8001714:	f244 0398 	movw	r3, #16536	; 0x4098
 8001718:	f6c0 0300 	movt	r3, #2048	; 0x800
 800171c:	685a      	ldr	r2, [r3, #4]
 800171e:	f244 0398 	movw	r3, #16536	; 0x4098
 8001722:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001726:	785b      	ldrb	r3, [r3, #1]
 8001728:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800172c:	fa01 f303 	lsl.w	r3, r1, r3
 8001730:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CS);
 8001732:	f244 0360 	movw	r3, #16480	; 0x4060
 8001736:	f6c0 0300 	movt	r3, #2048	; 0x800
 800173a:	685a      	ldr	r2, [r3, #4]
 800173c:	f244 0360 	movw	r3, #16480	; 0x4060
 8001740:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001744:	785b      	ldrb	r3, [r3, #1]
 8001746:	f04f 0101 	mov.w	r1, #1
 800174a:	fa01 f303 	lsl.w	r3, r1, r3
 800174e:	6053      	str	r3, [r2, #4]
	int i, j;
	for (i = 14; i > -1; i--)
 8001750:	f04f 030e 	mov.w	r3, #14
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	e03f      	b.n	80017d8 <configure_E+0x19c>
	{
		for (j = 7; j > -1; j--)
 8001758:	f04f 0307 	mov.w	r3, #7
 800175c:	603b      	str	r3, [r7, #0]
 800175e:	e034      	b.n	80017ca <configure_E+0x18e>
		{
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
 8001760:	f240 0358 	movw	r3, #88	; 0x58
 8001764:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	189b      	adds	r3, r3, r2
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	461a      	mov	r2, r3
 8001770:	f04f 0101 	mov.w	r1, #1
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	fa01 f303 	lsl.w	r3, r1, r3
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	dd0f      	ble.n	80017a0 <configure_E+0x164>
 8001780:	f244 0388 	movw	r3, #16520	; 0x4088
 8001784:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001788:	685a      	ldr	r2, [r3, #4]
 800178a:	f244 0388 	movw	r3, #16520	; 0x4088
 800178e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001792:	785b      	ldrb	r3, [r3, #1]
 8001794:	f04f 0101 	mov.w	r1, #1
 8001798:	fa01 f303 	lsl.w	r3, r1, r3
 800179c:	6053      	str	r3, [r2, #4]
 800179e:	e00e      	b.n	80017be <configure_E+0x182>
			else IO004_ResetPin(DATA);;
 80017a0:	f244 0388 	movw	r3, #16520	; 0x4088
 80017a4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017a8:	685a      	ldr	r2, [r3, #4]
 80017aa:	f244 0388 	movw	r3, #16520	; 0x4088
 80017ae:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017b2:	785b      	ldrb	r3, [r3, #1]
 80017b4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80017b8:	fa01 f303 	lsl.w	r3, r1, r3
 80017bc:	6053      	str	r3, [r2, #4]
			pulse_R();
 80017be:	f7ff ff13 	bl	80015e8 <pulse_R>
	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--)
	{
		for (j = 7; j > -1; j--)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80017c8:	603b      	str	r3, [r7, #0]
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	dac7      	bge.n	8001760 <configure_E+0x124>
	configuration[14] = 0b00000000;

	IO004_ResetPin(CE);
	IO004_SetPin(CS);
	int i, j;
	for (i = 14; i > -1; i--)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	dabc      	bge.n	8001758 <configure_E+0x11c>
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
			else IO004_ResetPin(DATA);;
			pulse_R();
		}
	}
	IO004_ResetPin(CS);
 80017de:	f244 0360 	movw	r3, #16480	; 0x4060
 80017e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	f244 0360 	movw	r3, #16480	; 0x4060
 80017ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017f0:	785b      	ldrb	r3, [r3, #1]
 80017f2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80017f6:	fa01 f303 	lsl.w	r3, r1, r3
 80017fa:	6053      	str	r3, [r2, #4]
	delay(50000);
 80017fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001800:	f000 fbae 	bl	8001f60 <delay>
}
 8001804:	f107 0708 	add.w	r7, r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <write_E>:
void write_E()
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
	int i, j;
	IO004_SetPin(CE);
 8001812:	f244 0398 	movw	r3, #16536	; 0x4098
 8001816:	f6c0 0300 	movt	r3, #2048	; 0x800
 800181a:	685a      	ldr	r2, [r3, #4]
 800181c:	f244 0398 	movw	r3, #16536	; 0x4098
 8001820:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001824:	785b      	ldrb	r3, [r3, #1]
 8001826:	f04f 0101 	mov.w	r1, #1
 800182a:	fa01 f303 	lsl.w	r3, r1, r3
 800182e:	6053      	str	r3, [r2, #4]
	delay(1000);
 8001830:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001834:	f000 fb94 	bl	8001f60 <delay>
	for (i = 7; i > 2 ; i --)
 8001838:	f04f 0307 	mov.w	r3, #7
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	e03f      	b.n	80018c0 <write_E+0xb4>
	{
		for (j = 7; j > -1; j --)
 8001840:	f04f 0307 	mov.w	r3, #7
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	e034      	b.n	80018b2 <write_E+0xa6>
		{
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
 8001848:	f240 0358 	movw	r3, #88	; 0x58
 800184c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	189b      	adds	r3, r3, r2
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	461a      	mov	r2, r3
 8001858:	f04f 0101 	mov.w	r1, #1
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	fa01 f303 	lsl.w	r3, r1, r3
 8001862:	4013      	ands	r3, r2
 8001864:	2b00      	cmp	r3, #0
 8001866:	dd0f      	ble.n	8001888 <write_E+0x7c>
 8001868:	f244 0388 	movw	r3, #16520	; 0x4088
 800186c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	f244 0388 	movw	r3, #16520	; 0x4088
 8001876:	f6c0 0300 	movt	r3, #2048	; 0x800
 800187a:	785b      	ldrb	r3, [r3, #1]
 800187c:	f04f 0101 	mov.w	r1, #1
 8001880:	fa01 f303 	lsl.w	r3, r1, r3
 8001884:	6053      	str	r3, [r2, #4]
 8001886:	e00e      	b.n	80018a6 <write_E+0x9a>
			else IO004_ResetPin(DATA);
 8001888:	f244 0388 	movw	r3, #16520	; 0x4088
 800188c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001890:	685a      	ldr	r2, [r3, #4]
 8001892:	f244 0388 	movw	r3, #16520	; 0x4088
 8001896:	f6c0 0300 	movt	r3, #2048	; 0x800
 800189a:	785b      	ldrb	r3, [r3, #1]
 800189c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80018a0:	fa01 f303 	lsl.w	r3, r1, r3
 80018a4:	6053      	str	r3, [r2, #4]
			pulse_R();
 80018a6:	f7ff fe9f 	bl	80015e8 <pulse_R>
	int i, j;
	IO004_SetPin(CE);
	delay(1000);
	for (i = 7; i > 2 ; i --)
	{
		for (j = 7; j > -1; j --)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80018b0:	603b      	str	r3, [r7, #0]
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	dac7      	bge.n	8001848 <write_E+0x3c>
void write_E()
{
	int i, j;
	IO004_SetPin(CE);
	delay(1000);
	for (i = 7; i > 2 ; i --)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	dcbc      	bgt.n	8001840 <write_E+0x34>
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
			else IO004_ResetPin(DATA);
			pulse_R();
		}
	}
	for (i = 0; i < BYTES_TO_SEND; i++)
 80018c6:	f04f 0300 	mov.w	r3, #0
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	e03f      	b.n	800194e <write_E+0x142>
	{
		for (j = 7; j > -1; j --)
 80018ce:	f04f 0307 	mov.w	r3, #7
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	e034      	b.n	8001940 <write_E+0x134>
		{
			if ((data_E[i] & (1<<j))>0) IO004_SetPin(DATA);
 80018d6:	f240 0368 	movw	r3, #104	; 0x68
 80018da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	189b      	adds	r3, r3, r2
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	461a      	mov	r2, r3
 80018e6:	f04f 0101 	mov.w	r1, #1
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	4013      	ands	r3, r2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	dd0f      	ble.n	8001916 <write_E+0x10a>
 80018f6:	f244 0388 	movw	r3, #16520	; 0x4088
 80018fa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80018fe:	685a      	ldr	r2, [r3, #4]
 8001900:	f244 0388 	movw	r3, #16520	; 0x4088
 8001904:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001908:	785b      	ldrb	r3, [r3, #1]
 800190a:	f04f 0101 	mov.w	r1, #1
 800190e:	fa01 f303 	lsl.w	r3, r1, r3
 8001912:	6053      	str	r3, [r2, #4]
 8001914:	e00e      	b.n	8001934 <write_E+0x128>
			else IO004_ResetPin(DATA);
 8001916:	f244 0388 	movw	r3, #16520	; 0x4088
 800191a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	f244 0388 	movw	r3, #16520	; 0x4088
 8001924:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001928:	785b      	ldrb	r3, [r3, #1]
 800192a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800192e:	fa01 f303 	lsl.w	r3, r1, r3
 8001932:	6053      	str	r3, [r2, #4]
			pulse_R();
 8001934:	f7ff fe58 	bl	80015e8 <pulse_R>
			pulse_R();
		}
	}
	for (i = 0; i < BYTES_TO_SEND; i++)
	{
		for (j = 7; j > -1; j --)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	f103 33ff 	add.w	r3, r3, #4294967295
 800193e:	603b      	str	r3, [r7, #0]
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2b00      	cmp	r3, #0
 8001944:	dac7      	bge.n	80018d6 <write_E+0xca>
			if ((configuration[i]&(1<<j))>0) IO004_SetPin(DATA);
			else IO004_ResetPin(DATA);
			pulse_R();
		}
	}
	for (i = 0; i < BYTES_TO_SEND; i++)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f103 0301 	add.w	r3, r3, #1
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2b03      	cmp	r3, #3
 8001952:	ddbc      	ble.n	80018ce <write_E+0xc2>
			if ((data_E[i] & (1<<j))>0) IO004_SetPin(DATA);
			else IO004_ResetPin(DATA);
			pulse_R();
		}
	}//termina de enviar dados
	IO004_ResetPin(CE);
 8001954:	f244 0398 	movw	r3, #16536	; 0x4098
 8001958:	f6c0 0300 	movt	r3, #2048	; 0x800
 800195c:	685a      	ldr	r2, [r3, #4]
 800195e:	f244 0398 	movw	r3, #16536	; 0x4098
 8001962:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001966:	785b      	ldrb	r3, [r3, #1]
 8001968:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800196c:	fa01 f303 	lsl.w	r3, r1, r3
 8001970:	6053      	str	r3, [r2, #4]
	delay(5000);
 8001972:	f241 3088 	movw	r0, #5000	; 0x1388
 8001976:	f000 faf3 	bl	8001f60 <delay>
}
 800197a:	f107 0708 	add.w	r7, r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop

08001984 <psxConfiguraControle>:
/***************************************************/
/****************FUNCOES DO CONTROLE****************/
/***************************************************/
void psxConfiguraControle()
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	psxEnterConfigMode();
 8001988:	f000 f806 	bl	8001998 <psxEnterConfigMode>
	psxSetAnalogMode();
 800198c:	f000 f86c 	bl	8001a68 <psxSetAnalogMode>
	psxExitConfigMode();
 8001990:	f000 f8ea 	bl	8001b68 <psxExitConfigMode>
}
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop

08001998 <psxEnterConfigMode>:

void psxEnterConfigMode()
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
	int psxByte = 0;
 800199e:	f04f 0300 	mov.w	r3, #0
 80019a2:	607b      	str	r3, [r7, #4]
	IO004_SetPin(CMD);
 80019a4:	f244 0378 	movw	r3, #16504	; 0x4078
 80019a8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	f244 0378 	movw	r3, #16504	; 0x4078
 80019b2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019b6:	785b      	ldrb	r3, [r3, #1]
 80019b8:	f04f 0101 	mov.w	r1, #1
 80019bc:	fa01 f303 	lsl.w	r3, r1, r3
 80019c0:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 80019c2:	f244 0368 	movw	r3, #16488	; 0x4068
 80019c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	f244 0368 	movw	r3, #16488	; 0x4068
 80019d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019d4:	785b      	ldrb	r3, [r3, #1]
 80019d6:	f04f 0101 	mov.w	r1, #1
 80019da:	fa01 f303 	lsl.w	r3, r1, r3
 80019de:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 80019e0:	f244 0370 	movw	r3, #16496	; 0x4070
 80019e4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019e8:	685a      	ldr	r2, [r3, #4]
 80019ea:	f244 0370 	movw	r3, #16496	; 0x4070
 80019ee:	f6c0 0300 	movt	r3, #2048	; 0x800
 80019f2:	785b      	ldrb	r3, [r3, #1]
 80019f4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80019f8:	fa01 f303 	lsl.w	r3, r1, r3
 80019fc:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 80019fe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001a02:	f000 faad 	bl	8001f60 <delay>

	psxByte = 1;
 8001a06:	f04f 0301 	mov.w	r3, #1
 8001a0a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f000 fa15 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x43;
 8001a12:	f04f 0343 	mov.w	r3, #67	; 0x43
 8001a16:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f000 fa0f 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f000 fa09 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x1;
 8001a2a:	f04f 0301 	mov.w	r3, #1
 8001a2e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f000 fa03 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001a36:	f04f 0300 	mov.w	r3, #0
 8001a3a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f000 f9fd 	bl	8001e3c <psxTrocaByte>

	IO004_SetPin(ATT);
 8001a42:	f244 0370 	movw	r3, #16496	; 0x4070
 8001a46:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a4a:	685a      	ldr	r2, [r3, #4]
 8001a4c:	f244 0370 	movw	r3, #16496	; 0x4070
 8001a50:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a54:	785b      	ldrb	r3, [r3, #1]
 8001a56:	f04f 0101 	mov.w	r1, #1
 8001a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5e:	6053      	str	r3, [r2, #4]
}
 8001a60:	f107 0708 	add.w	r7, r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <psxSetAnalogMode>:

void psxSetAnalogMode()
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
	int psxByte = 0;
 8001a6e:	f04f 0300 	mov.w	r3, #0
 8001a72:	607b      	str	r3, [r7, #4]
	IO004_SetPin(CMD);
 8001a74:	f244 0378 	movw	r3, #16504	; 0x4078
 8001a78:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	f244 0378 	movw	r3, #16504	; 0x4078
 8001a82:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a86:	785b      	ldrb	r3, [r3, #1]
 8001a88:	f04f 0101 	mov.w	r1, #1
 8001a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a90:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 8001a92:	f244 0368 	movw	r3, #16488	; 0x4068
 8001a96:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	f244 0368 	movw	r3, #16488	; 0x4068
 8001aa0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001aa4:	785b      	ldrb	r3, [r3, #1]
 8001aa6:	f04f 0101 	mov.w	r1, #1
 8001aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001aae:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 8001ab0:	f244 0370 	movw	r3, #16496	; 0x4070
 8001ab4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	f244 0370 	movw	r3, #16496	; 0x4070
 8001abe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ac2:	785b      	ldrb	r3, [r3, #1]
 8001ac4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8001acc:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8001ace:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001ad2:	f000 fa45 	bl	8001f60 <delay>

	psxByte = 1;
 8001ad6:	f04f 0301 	mov.w	r3, #1
 8001ada:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 f9ad 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x44;
 8001ae2:	f04f 0344 	mov.w	r3, #68	; 0x44
 8001ae6:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f000 f9a7 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001aee:	f04f 0300 	mov.w	r3, #0
 8001af2:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f000 f9a1 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x1;
 8001afa:	f04f 0301 	mov.w	r3, #1
 8001afe:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f000 f99b 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x3;
 8001b06:	f04f 0303 	mov.w	r3, #3
 8001b0a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f000 f995 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001b12:	f04f 0300 	mov.w	r3, #0
 8001b16:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 f98f 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f000 f989 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f000 f983 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f97d 	bl	8001e3c <psxTrocaByte>

	IO004_SetPin(ATT);
 8001b42:	f244 0370 	movw	r3, #16496	; 0x4070
 8001b46:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	f244 0370 	movw	r3, #16496	; 0x4070
 8001b50:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b54:	785b      	ldrb	r3, [r3, #1]
 8001b56:	f04f 0101 	mov.w	r1, #1
 8001b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5e:	6053      	str	r3, [r2, #4]
}
 8001b60:	f107 0708 	add.w	r7, r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <psxExitConfigMode>:

void psxExitConfigMode()
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
	int psxByte = 0;
 8001b6e:	f04f 0300 	mov.w	r3, #0
 8001b72:	607b      	str	r3, [r7, #4]
	IO004_SetPin(CMD);
 8001b74:	f244 0378 	movw	r3, #16504	; 0x4078
 8001b78:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b7c:	685a      	ldr	r2, [r3, #4]
 8001b7e:	f244 0378 	movw	r3, #16504	; 0x4078
 8001b82:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b86:	785b      	ldrb	r3, [r3, #1]
 8001b88:	f04f 0101 	mov.w	r1, #1
 8001b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b90:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 8001b92:	f244 0368 	movw	r3, #16488	; 0x4068
 8001b96:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	f244 0368 	movw	r3, #16488	; 0x4068
 8001ba0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ba4:	785b      	ldrb	r3, [r3, #1]
 8001ba6:	f04f 0101 	mov.w	r1, #1
 8001baa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bae:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 8001bb0:	f244 0370 	movw	r3, #16496	; 0x4070
 8001bb4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001bb8:	685a      	ldr	r2, [r3, #4]
 8001bba:	f244 0370 	movw	r3, #16496	; 0x4070
 8001bbe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001bc2:	785b      	ldrb	r3, [r3, #1]
 8001bc4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bcc:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8001bce:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001bd2:	f000 f9c5 	bl	8001f60 <delay>

	psxByte = 1;
 8001bd6:	f04f 0301 	mov.w	r3, #1
 8001bda:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f000 f92d 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x43;
 8001be2:	f04f 0343 	mov.w	r3, #67	; 0x43
 8001be6:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f927 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 f921 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f91b 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x5A;
 8001c06:	f04f 035a 	mov.w	r3, #90	; 0x5a
 8001c0a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 f915 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x5A;
 8001c12:	f04f 035a 	mov.w	r3, #90	; 0x5a
 8001c16:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f000 f90f 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x5A;
 8001c1e:	f04f 035a 	mov.w	r3, #90	; 0x5a
 8001c22:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 f909 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x5A;
 8001c2a:	f04f 035a 	mov.w	r3, #90	; 0x5a
 8001c2e:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f000 f903 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x5A;
 8001c36:	f04f 035a 	mov.w	r3, #90	; 0x5a
 8001c3a:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 f8fd 	bl	8001e3c <psxTrocaByte>

	IO004_SetPin(ATT);
 8001c42:	f244 0370 	movw	r3, #16496	; 0x4070
 8001c46:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	f244 0370 	movw	r3, #16496	; 0x4070
 8001c50:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c54:	785b      	ldrb	r3, [r3, #1]
 8001c56:	f04f 0101 	mov.w	r1, #1
 8001c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5e:	6053      	str	r3, [r2, #4]
}
 8001c60:	f107 0708 	add.w	r7, r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <psxLeControle>:

void psxLeControle()
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
	int psxByte = 0;
 8001c6e:	f04f 0300 	mov.w	r3, #0
 8001c72:	603b      	str	r3, [r7, #0]
	int psxCont;

	IO004_SetPin(CMD);
 8001c74:	f244 0378 	movw	r3, #16504	; 0x4078
 8001c78:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	f244 0378 	movw	r3, #16504	; 0x4078
 8001c82:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c86:	785b      	ldrb	r3, [r3, #1]
 8001c88:	f04f 0101 	mov.w	r1, #1
 8001c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c90:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 8001c92:	f244 0368 	movw	r3, #16488	; 0x4068
 8001c96:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	f244 0368 	movw	r3, #16488	; 0x4068
 8001ca0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ca4:	785b      	ldrb	r3, [r3, #1]
 8001ca6:	f04f 0101 	mov.w	r1, #1
 8001caa:	fa01 f303 	lsl.w	r3, r1, r3
 8001cae:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 8001cb0:	f244 0370 	movw	r3, #16496	; 0x4070
 8001cb4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	f244 0370 	movw	r3, #16496	; 0x4070
 8001cbe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001cc2:	785b      	ldrb	r3, [r3, #1]
 8001cc4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ccc:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8001cce:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001cd2:	f000 f945 	bl	8001f60 <delay>

	psxByte = 1;
 8001cd6:	f04f 0301 	mov.w	r3, #1
 8001cda:	603b      	str	r3, [r7, #0]
	psxTrocaByte(psxByte);
 8001cdc:	6838      	ldr	r0, [r7, #0]
 8001cde:	f000 f8ad 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x42;
 8001ce2:	f04f 0342 	mov.w	r3, #66	; 0x42
 8001ce6:	603b      	str	r3, [r7, #0]
	psx_status = psxTrocaByte(psxByte);
 8001ce8:	6838      	ldr	r0, [r7, #0]
 8001cea:	f000 f8a7 	bl	8001e3c <psxTrocaByte>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	f240 0367 	movw	r3, #103	; 0x67
 8001cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cfa:	701a      	strb	r2, [r3, #0]

	psxByte = 0;
 8001cfc:	f04f 0300 	mov.w	r3, #0
 8001d00:	603b      	str	r3, [r7, #0]
	psxTrocaByte(psxByte);
 8001d02:	6838      	ldr	r0, [r7, #0]
 8001d04:	f000 f89a 	bl	8001e3c <psxTrocaByte>

	for (psxCont = 0; psxCont<6; psxCont++)
 8001d08:	f04f 0300 	mov.w	r3, #0
 8001d0c:	607b      	str	r3, [r7, #4]
 8001d0e:	e00f      	b.n	8001d30 <psxLeControle+0xc8>
		psxDado[psxCont] = psxTrocaByte(0);
 8001d10:	f04f 0000 	mov.w	r0, #0
 8001d14:	f000 f892 	bl	8001e3c <psxTrocaByte>
 8001d18:	4601      	mov	r1, r0
 8001d1a:	f240 036c 	movw	r3, #108	; 0x6c
 8001d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	psx_status = psxTrocaByte(psxByte);

	psxByte = 0;
	psxTrocaByte(psxByte);

	for (psxCont = 0; psxCont<6; psxCont++)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f103 0301 	add.w	r3, r3, #1
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b05      	cmp	r3, #5
 8001d34:	ddec      	ble.n	8001d10 <psxLeControle+0xa8>
		psxDado[psxCont] = psxTrocaByte(0);

	IO004_SetPin(ATT);
 8001d36:	f244 0370 	movw	r3, #16496	; 0x4070
 8001d3a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	f244 0370 	movw	r3, #16496	; 0x4070
 8001d44:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d48:	785b      	ldrb	r3, [r3, #1]
 8001d4a:	f04f 0101 	mov.w	r1, #1
 8001d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d52:	6053      	str	r3, [r2, #4]
}
 8001d54:	f107 0708 	add.w	r7, r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <psxHandShake>:

void psxHandShake()
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
	int psxByte = 0;
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	607b      	str	r3, [r7, #4]
	int psxCont;

	IO004_SetPin(CMD);
 8001d68:	f244 0378 	movw	r3, #16504	; 0x4078
 8001d6c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	f244 0378 	movw	r3, #16504	; 0x4078
 8001d76:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d7a:	785b      	ldrb	r3, [r3, #1]
 8001d7c:	f04f 0101 	mov.w	r1, #1
 8001d80:	fa01 f303 	lsl.w	r3, r1, r3
 8001d84:	6053      	str	r3, [r2, #4]
	IO004_SetPin(CONT_CLK);
 8001d86:	f244 0368 	movw	r3, #16488	; 0x4068
 8001d8a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	f244 0368 	movw	r3, #16488	; 0x4068
 8001d94:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001d98:	785b      	ldrb	r3, [r3, #1]
 8001d9a:	f04f 0101 	mov.w	r1, #1
 8001d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001da2:	6053      	str	r3, [r2, #4]
	IO004_ResetPin(ATT);
 8001da4:	f244 0370 	movw	r3, #16496	; 0x4070
 8001da8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	f244 0370 	movw	r3, #16496	; 0x4070
 8001db2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001db6:	785b      	ldrb	r3, [r3, #1]
 8001db8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc0:	6053      	str	r3, [r2, #4]
	delay(tempoInicio);
 8001dc2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001dc6:	f000 f8cb 	bl	8001f60 <delay>

	psxByte = 1;
 8001dca:	f04f 0301 	mov.w	r3, #1
 8001dce:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f833 	bl	8001e3c <psxTrocaByte>

	psxByte = 0x42;
 8001dd6:	f04f 0342 	mov.w	r3, #66	; 0x42
 8001dda:	607b      	str	r3, [r7, #4]
	psx_status = psxTrocaByte(psxByte);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f000 f82d 	bl	8001e3c <psxTrocaByte>
 8001de2:	4603      	mov	r3, r0
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	f240 0367 	movw	r3, #103	; 0x67
 8001dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dee:	701a      	strb	r2, [r3, #0]

	psxByte = 0;
 8001df0:	f04f 0300 	mov.w	r3, #0
 8001df4:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f820 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001dfc:	f04f 0300 	mov.w	r3, #0
 8001e00:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f000 f81a 	bl	8001e3c <psxTrocaByte>

	psxByte = 0;
 8001e08:	f04f 0300 	mov.w	r3, #0
 8001e0c:	607b      	str	r3, [r7, #4]
	psxTrocaByte(psxByte);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f814 	bl	8001e3c <psxTrocaByte>

	IO004_SetPin(ATT);
 8001e14:	f244 0370 	movw	r3, #16496	; 0x4070
 8001e18:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e1c:	685a      	ldr	r2, [r3, #4]
 8001e1e:	f244 0370 	movw	r3, #16496	; 0x4070
 8001e22:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e26:	785b      	ldrb	r3, [r3, #1]
 8001e28:	f04f 0101 	mov.w	r1, #1
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	6053      	str	r3, [r2, #4]
}
 8001e32:	f107 0708 	add.w	r7, r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop

08001e3c <psxTrocaByte>:

int psxTrocaByte(int byteDado)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	int c;
	int aux = 0;
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
	for (c=0;c<=7;c++)
 8001e4a:	f04f 0300 	mov.w	r3, #0
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	e069      	b.n	8001f26 <psxTrocaByte+0xea>
	{
		if(byteDado & (0x01<<c))
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	fa42 f303 	asr.w	r3, r2, r3
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00f      	beq.n	8001e82 <psxTrocaByte+0x46>
			IO004_SetPin(CMD);
 8001e62:	f244 0378 	movw	r3, #16504	; 0x4078
 8001e66:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	f244 0378 	movw	r3, #16504	; 0x4078
 8001e70:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e74:	785b      	ldrb	r3, [r3, #1]
 8001e76:	f04f 0101 	mov.w	r1, #1
 8001e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7e:	6053      	str	r3, [r2, #4]
 8001e80:	e00e      	b.n	8001ea0 <psxTrocaByte+0x64>
		else
			IO004_ResetPin(CMD);
 8001e82:	f244 0378 	movw	r3, #16504	; 0x4078
 8001e86:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	f244 0378 	movw	r3, #16504	; 0x4078
 8001e90:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001e94:	785b      	ldrb	r3, [r3, #1]
 8001e96:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	6053      	str	r3, [r2, #4]
		IO004_ResetPin(CONT_CLK);
 8001ea0:	f244 0368 	movw	r3, #16488	; 0x4068
 8001ea4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	f244 0368 	movw	r3, #16488	; 0x4068
 8001eae:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001eb2:	785b      	ldrb	r3, [r3, #1]
 8001eb4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ebc:	6053      	str	r3, [r2, #4]
		delay(tempoClk);
 8001ebe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001ec2:	f000 f84d 	bl	8001f60 <delay>
		if (!IO004_ReadPin(CONT_DADO))
 8001ec6:	f244 03b0 	movw	r3, #16560	; 0x40b0
 8001eca:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ed2:	f244 03b0 	movw	r3, #16560	; 0x40b0
 8001ed6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001eda:	785b      	ldrb	r3, [r3, #1]
 8001edc:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d107      	bne.n	8001ef8 <psxTrocaByte+0xbc>
			aux = aux | (1 << c);
 8001ee8:	f04f 0201 	mov.w	r2, #1
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	60bb      	str	r3, [r7, #8]
		IO004_SetPin(CONT_CLK);
 8001ef8:	f244 0368 	movw	r3, #16488	; 0x4068
 8001efc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f00:	685a      	ldr	r2, [r3, #4]
 8001f02:	f244 0368 	movw	r3, #16488	; 0x4068
 8001f06:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f0a:	785b      	ldrb	r3, [r3, #1]
 8001f0c:	f04f 0101 	mov.w	r1, #1
 8001f10:	fa01 f303 	lsl.w	r3, r1, r3
 8001f14:	6053      	str	r3, [r2, #4]
		delay(tempoClk);
 8001f16:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001f1a:	f000 f821 	bl	8001f60 <delay>

int psxTrocaByte(int byteDado)
{
	int c;
	int aux = 0;
	for (c=0;c<=7;c++)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f103 0301 	add.w	r3, r3, #1
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2b07      	cmp	r3, #7
 8001f2a:	dd92      	ble.n	8001e52 <psxTrocaByte+0x16>
		if (!IO004_ReadPin(CONT_DADO))
			aux = aux | (1 << c);
		IO004_SetPin(CONT_CLK);
		delay(tempoClk);
	}
	IO004_SetPin(CMD);
 8001f2c:	f244 0378 	movw	r3, #16504	; 0x4078
 8001f30:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	f244 0378 	movw	r3, #16504	; 0x4078
 8001f3a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001f3e:	785b      	ldrb	r3, [r3, #1]
 8001f40:	f04f 0101 	mov.w	r1, #1
 8001f44:	fa01 f303 	lsl.w	r3, r1, r3
 8001f48:	6053      	str	r3, [r2, #4]
	delay(tempoEntreByte);
 8001f4a:	f04f 0064 	mov.w	r0, #100	; 0x64
 8001f4e:	f000 f807 	bl	8001f60 <delay>
	return aux;
 8001f52:	68bb      	ldr	r3, [r7, #8]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	f107 0710 	add.w	r7, r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop

08001f60 <delay>:
/***************************************************/
/*****************FUNCOES GERAIS********************/
/***************************************************/

void delay(long unsigned int i)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	while(i--)
 8001f68:	e000      	b.n	8001f6c <delay+0xc>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001f6a:	bf00      	nop
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	bf0c      	ite	eq
 8001f72:	2300      	moveq	r3, #0
 8001f74:	2301      	movne	r3, #1
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	f102 32ff 	add.w	r2, r2, #4294967295
 8001f7e:	607a      	str	r2, [r7, #4]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1f2      	bne.n	8001f6a <delay+0xa>
	{
		__NOP();
	}
}
 8001f84:	f107 070c 	add.w	r7, r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop

08001f90 <printByteToInt>:
void printByteToInt(char a)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	71fb      	strb	r3, [r7, #7]
	char c = a%10 + '0';
 8001f9a:	79fa      	ldrb	r2, [r7, #7]
 8001f9c:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001fa0:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001fa4:	fba3 1302 	umull	r1, r3, r3, r2
 8001fa8:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 8001fac:	460b      	mov	r3, r1
 8001fae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fb2:	185b      	adds	r3, r3, r1
 8001fb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001fc0:	73fb      	strb	r3, [r7, #15]
	a /=10;
 8001fc2:	79fa      	ldrb	r2, [r7, #7]
 8001fc4:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001fc8:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001fcc:	fba3 1302 	umull	r1, r3, r3, r2
 8001fd0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001fd4:	71fb      	strb	r3, [r7, #7]
	char d = a%10 + '0';
 8001fd6:	79fa      	ldrb	r2, [r7, #7]
 8001fd8:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8001fdc:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8001fe0:	fba3 1302 	umull	r1, r3, r3, r2
 8001fe4:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 8001fe8:	460b      	mov	r3, r1
 8001fea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fee:	185b      	adds	r3, r3, r1
 8001ff0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001ffc:	73bb      	strb	r3, [r7, #14]
	a /=10;
 8001ffe:	79fa      	ldrb	r2, [r7, #7]
 8002000:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8002004:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8002008:	fba3 1302 	umull	r1, r3, r3, r2
 800200c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002010:	71fb      	strb	r3, [r7, #7]
	char e = a%10 + '0';
 8002012:	79fa      	ldrb	r2, [r7, #7]
 8002014:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 8002018:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 800201c:	fba3 1302 	umull	r1, r3, r3, r2
 8002020:	ea4f 01d3 	mov.w	r1, r3, lsr #3
 8002024:	460b      	mov	r3, r1
 8002026:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800202a:	185b      	adds	r3, r3, r1
 800202c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8002038:	737b      	strb	r3, [r7, #13]
	UART001_WriteData(UART001_Handle0, e);
 800203a:	f244 032c 	movw	r3, #16428	; 0x402c
 800203e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	7b7a      	ldrb	r2, [r7, #13]
 8002046:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	UART001_WriteData(UART001_Handle0, d);
 800204a:	f244 032c 	movw	r3, #16428	; 0x402c
 800204e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	7bba      	ldrb	r2, [r7, #14]
 8002056:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	UART001_WriteData(UART001_Handle0, c);
 800205a:	f244 032c 	movw	r3, #16428	; 0x402c
 800205e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	7bfa      	ldrb	r2, [r7, #15]
 8002066:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

}
 800206a:	f107 0714 	add.w	r7, r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr

08002074 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8002080:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002084:	4618      	mov	r0, r3
 8002086:	f107 0714 	add.w	r7, r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 800209c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	f107 0714 	add.w	r7, r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bc80      	pop	{r7}
 80020aa:	4770      	bx	lr

080020ac <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 80020b8:	f04f 0300 	mov.w	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	f107 0714 	add.w	r7, r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr

080020c8 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
 return -1;
 80020d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020d8:	4618      	mov	r0, r3
 80020da:	f107 0714 	add.w	r7, r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
 return -1;
 80020e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <_fstat+0x16>
  return -1;
 8002104:	f04f 33ff 	mov.w	r3, #4294967295
 8002108:	e001      	b.n	800210e <_fstat+0x1a>
 else
  return -2;
 800210a:	f06f 0301 	mvn.w	r3, #1
}
 800210e:	4618      	mov	r0, r3
 8002110:	f107 070c 	add.w	r7, r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	bc80      	pop	{r7}
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop

0800211c <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
 if (old == new)
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	429a      	cmp	r2, r3
 800212c:	d102      	bne.n	8002134 <_link+0x18>
  return -1;
 800212e:	f04f 33ff 	mov.w	r3, #4294967295
 8002132:	e001      	b.n	8002138 <_link+0x1c>
 else
  return -2;
 8002134:	f06f 0301 	mvn.w	r3, #1
}
 8002138:	4618      	mov	r0, r3
 800213a:	f107 070c 	add.w	r7, r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr

08002144 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 return -1;
 800214c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002150:	4618      	mov	r0, r3
 8002152:	f107 070c 	add.w	r7, r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr

0800215c <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 800215c:	b480      	push	{r7}
 800215e:	b087      	sub	sp, #28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8002164:	f64f 737c 	movw	r3, #65404	; 0xff7c
 8002168:	f2c0 0300 	movt	r3, #0
 800216c:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 800216e:	f240 0348 	movw	r3, #72	; 0x48
 8002172:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d114      	bne.n	80021a6 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 800217c:	f240 0348 	movw	r3, #72	; 0x48
 8002180:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002184:	f240 0284 	movw	r2, #132	; 0x84
 8002188:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800218c:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 800218e:	f240 0348 	movw	r3, #72	; 0x48
 8002192:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	18d2      	adds	r2, r2, r3
 800219c:	f240 034c 	movw	r3, #76	; 0x4c
 80021a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a4:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 80021a6:	f240 0348 	movw	r3, #72	; 0x48
 80021aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80021b2:	f240 0348 	movw	r3, #72	; 0x48
 80021b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	461a      	mov	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	18d3      	adds	r3, r2, r3
 80021c2:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 80021c6:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80021ca:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80021cc:	f240 034c 	movw	r3, #76	; 0x4c
 80021d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d302      	bcc.n	80021e2 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 80021dc:	f04f 0300 	mov.w	r3, #0
 80021e0:	e006      	b.n	80021f0 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 80021e2:	f240 0348 	movw	r3, #72	; 0x48
 80021e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 80021ee:	693b      	ldr	r3, [r7, #16]
 }
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	f107 071c 	add.w	r7, r7, #28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr

080021fc <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 return -1;
 8002204:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002208:	4618      	mov	r0, r3
 800220a:	f107 070c 	add.w	r7, r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	bc80      	pop	{r7}
 8002212:	4770      	bx	lr

08002214 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 return -1;
 800221c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002220:	4618      	mov	r0, r3
 8002222:	f107 070c 	add.w	r7, r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	bc80      	pop	{r7}
 800222a:	4770      	bx	lr

0800222c <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8002236:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223a:	4618      	mov	r0, r3
 800223c:	f107 070c 	add.w	r7, r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop

08002248 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
 return -1;
 800224c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002250:	4618      	mov	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr

08002258 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
 return -1;
 800225c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002260:	4618      	mov	r0, r3
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr

08002268 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8002270:	e7fe      	b.n	8002270 <_exit+0x8>
 8002272:	bf00      	nop

08002274 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop

08002280 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8002288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800228c:	4618      	mov	r0, r3
 800228e:	f107 070c 	add.w	r7, r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	bc80      	pop	{r7}
 8002296:	4770      	bx	lr

08002298 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022aa:	f023 0202 	bic.w	r2, r3, #2
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	f043 0203 	orr.w	r2, r3, #3
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	691a      	ldr	r2, [r3, #16]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022d2:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80022d6:	ea4f 5393 	mov.w	r3, r3, lsr #22
 80022da:	431a      	orrs	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022ea:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80022ee:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80022f6:	ea4f 2383 	mov.w	r3, r3, lsl #10
 80022fa:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 80022fe:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002304:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8002308:	f04f 0300 	mov.w	r3, #0
 800230c:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8002310:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 8002312:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8002314:	431a      	orrs	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800231e:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	8b9b      	ldrh	r3, [r3, #28]
 800232e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002332:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	8b9b      	ldrh	r3, [r3, #28]
 800233a:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800233e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8002342:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8002344:	431a      	orrs	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800234e:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	7d5b      	ldrb	r3, [r3, #21]
 800235e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002362:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800236a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800236e:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8002372:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8002374:	4313      	orrs	r3, r2
 8002376:	f043 0201 	orr.w	r2, r3, #1
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800238c:	f043 0220 	orr.w	r2, r3, #32
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800239a:	2b00      	cmp	r3, #0
 800239c:	d005      	beq.n	80023aa <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d005      	beq.n	80023c0 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	7f9b      	ldrb	r3, [r3, #30]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00e      	beq.n	80023e6 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 80023d8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80023dc:	431a      	orrs	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80023e4:	e005      	b.n	80023f2 <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ea:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	7fdb      	ldrb	r3, [r3, #31]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00f      	beq.n	800241a <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002406:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 800240a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 800240e:	4313      	orrs	r3, r2
 8002410:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	7d9b      	ldrb	r3, [r3, #22]
 8002422:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002426:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800242a:	4313      	orrs	r3, r2
 800242c:	f043 0202 	orr.w	r2, r3, #2
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8002434:	f107 0714 	add.w	r7, r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop

08002440 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6852      	ldr	r2, [r2, #4]
 8002450:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8002456:	f04f 0001 	mov.w	r0, #1
 800245a:	fa00 f202 	lsl.w	r2, r0, r2
 800245e:	430a      	orrs	r2, r1
 8002460:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	7a1b      	ldrb	r3, [r3, #8]
 8002466:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2b03      	cmp	r3, #3
 800246c:	d810      	bhi.n	8002490 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6852      	ldr	r2, [r2, #4]
 8002476:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800247e:	f102 0203 	add.w	r2, r2, #3
 8002482:	f04f 0018 	mov.w	r0, #24
 8002486:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800248a:	430a      	orrs	r2, r1
 800248c:	611a      	str	r2, [r3, #16]
 800248e:	e04f      	b.n	8002530 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b03      	cmp	r3, #3
 8002494:	d917      	bls.n	80024c6 <UART001_lConfigTXPin+0x86>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2b07      	cmp	r3, #7
 800249a:	d814      	bhi.n	80024c6 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f1a3 0304 	sub.w	r3, r3, #4
 80024a2:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	6852      	ldr	r2, [r2, #4]
 80024ac:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80024b4:	f102 0203 	add.w	r2, r2, #3
 80024b8:	f04f 0018 	mov.w	r0, #24
 80024bc:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 80024c0:	430a      	orrs	r2, r1
 80024c2:	615a      	str	r2, [r3, #20]
 80024c4:	e034      	b.n	8002530 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2b07      	cmp	r3, #7
 80024ca:	d917      	bls.n	80024fc <UART001_lConfigTXPin+0xbc>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b0b      	cmp	r3, #11
 80024d0:	d814      	bhi.n	80024fc <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f1a3 0308 	sub.w	r3, r3, #8
 80024d8:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	6852      	ldr	r2, [r2, #4]
 80024e2:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80024e4:	68fa      	ldr	r2, [r7, #12]
 80024e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80024ea:	f102 0203 	add.w	r2, r2, #3
 80024ee:	f04f 0018 	mov.w	r0, #24
 80024f2:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 80024f6:	430a      	orrs	r2, r1
 80024f8:	619a      	str	r2, [r3, #24]
 80024fa:	e019      	b.n	8002530 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2b0b      	cmp	r3, #11
 8002500:	d916      	bls.n	8002530 <UART001_lConfigTXPin+0xf0>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2b0f      	cmp	r3, #15
 8002506:	d813      	bhi.n	8002530 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f1a3 030c 	sub.w	r3, r3, #12
 800250e:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6852      	ldr	r2, [r2, #4]
 8002518:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002520:	f102 0203 	add.w	r2, r2, #3
 8002524:	f04f 0018 	mov.w	r0, #24
 8002528:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 800252c:	430a      	orrs	r2, r1
 800252e:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 8002530:	f107 0714 	add.w	r7, r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop

0800253c <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8002544:	edd7 7a01 	vldr	s15, [r7, #4]
 8002548:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800254c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002550:	d506      	bpl.n	8002560 <UART001_labsRealType+0x24>
		return_value = -Number;
 8002552:	edd7 7a01 	vldr	s15, [r7, #4]
 8002556:	eef1 7a67 	vneg.f32	s15, s15
 800255a:	edc7 7a03 	vstr	s15, [r7, #12]
 800255e:	e001      	b.n	8002564 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8002564:	68fb      	ldr	r3, [r7, #12]
}
 8002566:	4618      	mov	r0, r3
 8002568:	f107 0714 	add.w	r7, r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop

08002574 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	ed2d 8b02 	vpush	{d8}
 800257a:	b0ae      	sub	sp, #184	; 0xb8
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8002584:	f04f 0300 	mov.w	r3, #0
 8002588:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 800258c:	f04f 0300 	mov.w	r3, #0
 8002590:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 800259a:	f04f 0300 	mov.w	r3, #0
 800259e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 80025a2:	f04f 0300 	mov.w	r3, #0
 80025a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 80025aa:	f04f 0300 	mov.w	r3, #0
 80025ae:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 80025b0:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 80025b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 80025b8:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80025bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025c0:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80025c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025c8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80025cc:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 80025d0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80025d4:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80025d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e0:	dd12      	ble.n	8002608 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 80025e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 80025ea:	f04f 0301 	mov.w	r3, #1
 80025ee:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 80025f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025f6:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 80025f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8002600:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002602:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002606:	e007      	b.n	8002618 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8002608:	f04f 0300 	mov.w	r3, #0
 800260c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 8002610:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002614:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8002618:	f04f 0300 	mov.w	r3, #0
 800261c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 8002620:	f04f 0300 	mov.w	r3, #0
 8002624:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8002628:	f04f 0300 	mov.w	r3, #0
 800262c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 8002630:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002634:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8002636:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800263a:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 800263c:	f04f 0301 	mov.w	r3, #1
 8002640:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 8002642:	f04f 0300 	mov.w	r3, #0
 8002646:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8002648:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800264c:	f103 0301 	add.w	r3, r3, #1
 8002650:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8002654:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002658:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 800265a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800265e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8002662:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 800266e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002672:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002676:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800267a:	18cb      	adds	r3, r1, r3
 800267c:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8002680:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002684:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002688:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800268c:	18cb      	adds	r3, r1, r3
 800268e:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 8002692:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002696:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800269a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800269e:	18d3      	adds	r3, r2, r3
 80026a0:	f853 2c78 	ldr.w	r2, [r3, #-120]
 80026a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026ac:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026b0:	18cb      	adds	r3, r1, r3
 80026b2:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 80026b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026be:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80026c2:	18d3      	adds	r3, r2, r3
 80026c4:	f853 2c68 	ldr.w	r2, [r3, #-104]
 80026c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026d0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026d4:	18cb      	adds	r3, r1, r3
 80026d6:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80026da:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 80026de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026e6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80026ea:	18cb      	adds	r3, r1, r3
 80026ec:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 80026f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80026f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80026f8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80026fc:	18d3      	adds	r3, r2, r3
 80026fe:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8002702:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002706:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800270a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800270e:	18cb      	adds	r3, r1, r3
 8002710:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8002714:	fbb2 f1f3 	udiv	r1, r2, r3
 8002718:	fb03 f301 	mul.w	r3, r3, r1
 800271c:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 800271e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002722:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002726:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800272a:	18cb      	adds	r3, r1, r3
 800272c:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8002730:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002734:	2b01      	cmp	r3, #1
 8002736:	d105      	bne.n	8002744 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 800273c:	f04f 0301 	mov.w	r3, #1
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
 8002742:	e04b      	b.n	80027dc <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8002744:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002748:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800274c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002750:	18d3      	adds	r3, r2, r3
 8002752:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8002756:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800275a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800275e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002762:	18cb      	adds	r3, r1, r3
 8002764:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8002768:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 800276c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800276e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002772:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002776:	18cb      	adds	r3, r1, r3
 8002778:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 800277c:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 800277e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002782:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002786:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800278a:	18cb      	adds	r3, r1, r3
 800278c:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8002790:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002794:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002798:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800279c:	18d3      	adds	r3, r2, r3
 800279e:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80027a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027aa:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80027ae:	18cb      	adds	r3, r1, r3
 80027b0:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80027b4:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 80027b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027be:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80027c2:	18cb      	adds	r3, r1, r3
 80027c4:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 80027c8:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 80027ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80027ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027d2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80027d6:	18cb      	adds	r3, r1, r3
 80027d8:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 80027dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80027e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80027e4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80027e8:	18d3      	adds	r3, r2, r3
 80027ea:	f853 2c98 	ldr.w	r2, [r3, #-152]
 80027ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80027f2:	429a      	cmp	r2, r3
 80027f4:	f240 80df 	bls.w	80029b6 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 80027f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002800:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002804:	18cb      	adds	r3, r1, r3
 8002806:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800280a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 800280e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002812:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002816:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800281a:	18d3      	adds	r3, r2, r3
 800281c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002820:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8002824:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002826:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800282a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800282e:	18cb      	adds	r3, r1, r3
 8002830:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8002834:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002838:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 800283a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800283e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002842:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8002846:	18cb      	adds	r3, r1, r3
 8002848:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 800284c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002850:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8002852:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002856:	f103 33ff 	add.w	r3, r3, #4294967295
 800285a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800285e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8002862:	18d3      	adds	r3, r2, r3
 8002864:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8002868:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800286a:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 800286e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002872:	f1a3 0302 	sub.w	r3, r3, #2
 8002876:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800287a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800287e:	18cb      	adds	r3, r1, r3
 8002880:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8002884:	18d3      	adds	r3, r2, r3
 8002886:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 800288a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800288e:	f103 33ff 	add.w	r3, r3, #4294967295
 8002892:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002896:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800289a:	18d3      	adds	r3, r2, r3
 800289c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80028a0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80028a2:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 80028a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028ac:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80028b0:	18cb      	adds	r3, r1, r3
 80028b2:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 80028b6:	18d3      	adds	r3, r2, r3
 80028b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 80028bc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d013      	beq.n	80028ec <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 80028c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028c8:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 80028ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 80028d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 80028d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028dc:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 80028de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80028e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 80028e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 80028ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d003      	beq.n	80028fc <UART001_lConfigureBaudRate+0x388>
 80028f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d108      	bne.n	800290e <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 80028fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002900:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8002904:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002908:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800290c:	e04e      	b.n	80029ac <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 800290e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <UART001_lConfigureBaudRate+0x3aa>
 8002916:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800291a:	2b00      	cmp	r3, #0
 800291c:	d108      	bne.n	8002930 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 800291e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002922:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8002926:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800292a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800292e:	e03d      	b.n	80029ac <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8002930:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002934:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002938:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800293c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002940:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8002944:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002948:	ee77 7a67 	vsub.f32	s15, s14, s15
 800294c:	ee17 0a90 	vmov	r0, s15
 8002950:	f7ff fdf4 	bl	800253c <UART001_labsRealType>
 8002954:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8002958:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800295c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002960:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002964:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002968:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 800296c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002970:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002974:	ee17 0a90 	vmov	r0, s15
 8002978:	f7ff fde0 	bl	800253c <UART001_labsRealType>
 800297c:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8002980:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002988:	dd08      	ble.n	800299c <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 800298a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800298e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8002992:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002996:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800299a:	e007      	b.n	80029ac <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 800299c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80029a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 80029a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 80029ac:	f04f 0305 	mov.w	r3, #5
 80029b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80029b4:	e032      	b.n	8002a1c <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 80029b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80029ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80029be:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80029c2:	18d3      	adds	r3, r2, r3
 80029c4:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d127      	bne.n	8002a1c <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 80029cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80029d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80029d4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80029d8:	18cb      	adds	r3, r1, r3
 80029da:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80029de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 80029e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80029e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80029ea:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80029ee:	18d3      	adds	r3, r2, r3
 80029f0:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80029f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 80029f8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d009      	beq.n	8002a14 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8002a00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002a04:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8002a06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002a0a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8002a0e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8002a14:	f04f 0305 	mov.w	r3, #5
 8002a18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8002a1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a20:	2b05      	cmp	r3, #5
 8002a22:	f47f ae11 	bne.w	8002648 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8002a26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a2a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d903      	bls.n	8002a3a <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8002a32:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002a36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a40:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8002a42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002a46:	f103 32ff 	add.w	r2, r3, #4294967295
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	601a      	str	r2, [r3, #0]
}
 8002a4e:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	ecbd 8b02 	vpop	{d8}
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop

08002a5c <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 8002a62:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002a66:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8002a6a:	f000 fa83 	bl	8002f74 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8002a6e:	f04f 0300 	mov.w	r3, #0
 8002a72:	607b      	str	r3, [r7, #4]
 8002a74:	e021      	b.n	8002aba <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8002a76:	f240 0308 	movw	r3, #8
 8002a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a84:	7d1b      	ldrb	r3, [r3, #20]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d109      	bne.n	8002a9e <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8002a8a:	f240 0308 	movw	r3, #8
 8002a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fcd1 	bl	8002440 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8002a9e:	f240 0308 	movw	r3, #8
 8002aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff fbf3 	bl	8002298 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f103 0301 	add.w	r3, r3, #1
 8002ab8:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0da      	beq.n	8002a76 <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8002ac0:	f107 0708 	add.w	r7, r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8002ad0:	f107 070c 	add.w	r7, r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bc80      	pop	{r7}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop

08002adc <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08a      	sub	sp, #40	; 0x28
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	71fa      	strb	r2, [r7, #7]
 8002ae8:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8002aea:	f04f 0300 	mov.w	r3, #0
 8002aee:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8002af0:	f04f 0300 	mov.w	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8002afc:	f04f 0305 	mov.w	r3, #5
 8002b00:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8002b02:	6a3b      	ldr	r3, [r7, #32]
 8002b04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8002b0c:	6a3b      	ldr	r3, [r7, #32]
 8002b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b10:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8002b14:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8002b18:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8002b1a:	69fa      	ldr	r2, [r7, #28]
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d15b      	bne.n	8002bdc <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8002b24:	6a3b      	ldr	r3, [r7, #32]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	f023 0202 	bic.w	r2, r3, #2
 8002b2c:	6a3b      	ldr	r3, [r7, #32]
 8002b2e:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8002b30:	f107 0214 	add.w	r2, r7, #20
 8002b34:	f107 0310 	add.w	r3, r7, #16
 8002b38:	68b8      	ldr	r0, [r7, #8]
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	f7ff fd19 	bl	8002574 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002b4a:	f023 0303 	bic.w	r3, r3, #3
 8002b4e:	6a3a      	ldr	r2, [r7, #32]
 8002b50:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	691a      	ldr	r2, [r3, #16]
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8002b5c:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8002b60:	431a      	orrs	r2, r3
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8002b6e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002b72:	6a3a      	ldr	r2, [r7, #32]
 8002b74:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002b76:	6a3b      	ldr	r3, [r7, #32]
 8002b78:	695a      	ldr	r2, [r3, #20]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8002b80:	f04f 0300 	mov.w	r3, #0
 8002b84:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8002b88:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b94:	f023 0202 	bic.w	r2, r3, #2
 8002b98:	6a3b      	ldr	r3, [r7, #32]
 8002b9a:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8002b9c:	6a3b      	ldr	r3, [r7, #32]
 8002b9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8002ba0:	79bb      	ldrb	r3, [r7, #6]
 8002ba2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ba6:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8002baa:	431a      	orrs	r2, r3
 8002bac:	6a3b      	ldr	r3, [r7, #32]
 8002bae:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8002bb0:	6a3b      	ldr	r3, [r7, #32]
 8002bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002bb8:	6a3b      	ldr	r3, [r7, #32]
 8002bba:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002bbc:	6a3b      	ldr	r3, [r7, #32]
 8002bbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002bc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	f043 0202 	orr.w	r2, r3, #2
 8002bd0:	6a3b      	ldr	r3, [r7, #32]
 8002bd2:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8002bd4:	f04f 0300 	mov.w	r3, #0
 8002bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8002bda:	e002      	b.n	8002be2 <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8002bdc:	f04f 0303 	mov.w	r3, #3
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8002be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop

08002bf0 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8002bf0:	b480      	push	{r7}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002bfc:	f04f 0300 	mov.w	r3, #0
 8002c00:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	7fdb      	ldrb	r3, [r3, #31]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d01f      	beq.n	8002c50 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002c10:	e011      	b.n	8002c36 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002c18:	b29a      	uxth	r2, r3
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	801a      	strh	r2, [r3, #0]
		Count--;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f103 33ff 	add.w	r3, r3, #4294967295
 8002c24:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	f103 0301 	add.w	r3, r3, #1
 8002c2c:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	f103 0302 	add.w	r3, r3, #2
 8002c34:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002c3c:	f003 0308 	and.w	r3, r3, #8
 8002c40:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d10c      	bne.n	8002c62 <UART001_ReadDataMultiple+0x72>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1e1      	bne.n	8002c12 <UART001_ReadDataMultiple+0x22>
 8002c4e:	e008      	b.n	8002c62 <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f103 0301 	add.w	r3, r3, #1
 8002c60:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8002c62:	697b      	ldr	r3, [r7, #20]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	f107 071c 	add.w	r7, r7, #28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8002c70:	b480      	push	{r7}
 8002c72:	b087      	sub	sp, #28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8002c7c:	f04f 0300 	mov.w	r3, #0
 8002c80:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	7fdb      	ldrb	r3, [r3, #31]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d01f      	beq.n	8002cd0 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002c90:	e011      	b.n	8002cb6 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	701a      	strb	r2, [r3, #0]
		Count--;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f103 33ff 	add.w	r3, r3, #4294967295
 8002ca4:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f103 0301 	add.w	r3, r3, #1
 8002cac:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	f103 0301 	add.w	r3, r3, #1
 8002cb4:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002cbc:	f003 0308 	and.w	r3, r3, #8
 8002cc0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10c      	bne.n	8002ce2 <UART001_ReadDataBytes+0x72>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1e1      	bne.n	8002c92 <UART001_ReadDataBytes+0x22>
 8002cce:	e008      	b.n	8002ce2 <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f103 0301 	add.w	r3, r3, #1
 8002ce0:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8002ce2:	697b      	ldr	r3, [r7, #20]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f107 071c 	add.w	r7, r7, #28
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b087      	sub	sp, #28
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	60b9      	str	r1, [r7, #8]
 8002cfa:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8002cfc:	f04f 0300 	mov.w	r3, #0
 8002d00:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	7f9b      	ldrb	r3, [r3, #30]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d01f      	beq.n	8002d50 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002d10:	e011      	b.n	8002d36 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	881b      	ldrh	r3, [r3, #0]
 8002d16:	461a      	mov	r2, r3
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f103 33ff 	add.w	r3, r3, #4294967295
 8002d24:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	f103 0301 	add.w	r3, r3, #1
 8002d2c:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	f103 0302 	add.w	r3, r3, #2
 8002d34:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002d3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d40:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d113      	bne.n	8002d70 <UART001_WriteDataMultiple+0x80>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1e1      	bne.n	8002d12 <UART001_WriteDataMultiple+0x22>
 8002d4e:	e00f      	b.n	8002d70 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	461a      	mov	r2, r3
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f103 0301 	add.w	r3, r3, #1
 8002d6e:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8002d70:	697b      	ldr	r3, [r7, #20]
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	f107 071c 	add.w	r7, r7, #28
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop

08002d80 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b087      	sub	sp, #28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8002d8c:	f04f 0300 	mov.w	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	7f9b      	ldrb	r3, [r3, #30]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d01f      	beq.n	8002de0 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002da0:	e011      	b.n	8002dc6 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	461a      	mov	r2, r3
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f103 33ff 	add.w	r3, r3, #4294967295
 8002db4:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f103 0301 	add.w	r3, r3, #1
 8002dbc:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	f103 0301 	add.w	r3, r3, #1
 8002dc4:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002dcc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dd0:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d113      	bne.n	8002e00 <UART001_WriteDataBytes+0x80>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1e1      	bne.n	8002da2 <UART001_WriteDataBytes+0x22>
 8002dde:	e00f      	b.n	8002e00 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d109      	bne.n	8002e00 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	461a      	mov	r2, r3
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f103 0301 	add.w	r3, r3, #1
 8002dfe:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8002e00:	697b      	ldr	r3, [r7, #20]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	f107 071c 	add.w	r7, r7, #28
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bc80      	pop	{r7}
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop

08002e10 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b087      	sub	sp, #28
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8002e1c:	f04f 0301 	mov.w	r3, #1
 8002e20:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8002e22:	f04f 0300 	mov.w	r3, #0
 8002e26:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8002e2e:	78fb      	ldrb	r3, [r7, #3]
 8002e30:	2b0f      	cmp	r3, #15
 8002e32:	d80b      	bhi.n	8002e4c <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e38:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8002e3a:	78fb      	ldrb	r3, [r7, #3]
 8002e3c:	f04f 0201 	mov.w	r2, #1
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	693a      	ldr	r2, [r7, #16]
 8002e46:	4013      	ands	r3, r2
 8002e48:	613b      	str	r3, [r7, #16]
 8002e4a:	e01f      	b.n	8002e8c <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8002e4c:	78fb      	ldrb	r3, [r7, #3]
 8002e4e:	2b12      	cmp	r3, #18
 8002e50:	d80e      	bhi.n	8002e70 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002e58:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8002e5a:	78fb      	ldrb	r3, [r7, #3]
 8002e5c:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002e60:	f04f 0201 	mov.w	r2, #1
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
 8002e6e:	e00d      	b.n	8002e8c <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002e76:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8002e7e:	f04f 0201 	mov.w	r2, #1
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d002      	beq.n	8002e98 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 8002e92:	f04f 0302 	mov.w	r3, #2
 8002e96:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8002e98:	697b      	ldr	r3, [r7, #20]
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f107 071c 	add.w	r7, r7, #28
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop

08002ea8 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8002eba:	78fb      	ldrb	r3, [r7, #3]
 8002ebc:	2b0f      	cmp	r3, #15
 8002ebe:	d80a      	bhi.n	8002ed6 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ec4:	78fb      	ldrb	r3, [r7, #3]
 8002ec6:	f04f 0101 	mov.w	r1, #1
 8002eca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	64da      	str	r2, [r3, #76]	; 0x4c
 8002ed4:	e01f      	b.n	8002f16 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8002ed6:	78fb      	ldrb	r3, [r7, #3]
 8002ed8:	2b12      	cmp	r3, #18
 8002eda:	d80e      	bhi.n	8002efa <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 8002ee2:	78fb      	ldrb	r3, [r7, #3]
 8002ee4:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002ee8:	f04f 0101 	mov.w	r1, #1
 8002eec:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8002ef8:	e00d      	b.n	8002f16 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 8002f00:	78fb      	ldrb	r3, [r7, #3]
 8002f02:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8002f06:	f04f 0101 	mov.w	r1, #1
 8002f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 8002f16:	f107 0714 	add.w	r7, r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr

08002f20 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8002f28:	f04f 0300 	mov.w	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8002f2e:	f04f 0300 	mov.w	r3, #0
 8002f32:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8002f34:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002f38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002f3c:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002f44:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f103 0310 	add.w	r3, r3, #16
 8002f4c:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	4613      	mov	r3, r2
 8002f52:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002f56:	189b      	adds	r3, r3, r2
 8002f58:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8002f5c:	18cb      	adds	r3, r1, r3
 8002f5e:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	601a      	str	r2, [r3, #0]
}
 8002f6a:	f107 071c 	add.w	r7, r7, #28
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr

08002f74 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b087      	sub	sp, #28
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8002f7c:	f04f 0300 	mov.w	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8002f82:	f04f 0300 	mov.w	r3, #0
 8002f86:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8002f88:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002f8c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002f90:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8002f98:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f103 0314 	add.w	r3, r3, #20
 8002fa0:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8002fa2:	697a      	ldr	r2, [r7, #20]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002faa:	189b      	adds	r3, r3, r2
 8002fac:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8002fb0:	18cb      	adds	r3, r1, r3
 8002fb2:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	601a      	str	r2, [r3, #0]
}
 8002fbe:	f107 071c 	add.w	r7, r7, #28
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr

08002fc8 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8002fce:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002fd2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002fd6:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8002fd8:	f04f 0300 	mov.w	r3, #0
 8002fdc:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8002fe4:	78fb      	ldrb	r3, [r7, #3]
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f107 070c 	add.w	r7, r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bc80      	pop	{r7}
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop

08002ff4 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b089      	sub	sp, #36	; 0x24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8002ffc:	f04f 030f 	mov.w	r3, #15
 8003000:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8003014:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003018:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800301c:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8003024:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f103 030c 	add.w	r3, r3, #12
 800302c:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	4613      	mov	r3, r2
 8003032:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003036:	189b      	adds	r3, r3, r2
 8003038:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800303c:	18cb      	adds	r3, r1, r3
 800303e:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4013      	ands	r3, r2
 8003048:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800304c:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d003      	beq.n	800305c <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8003054:	f04f 0301 	mov.w	r3, #1
 8003058:	61fb      	str	r3, [r7, #28]
 800305a:	e002      	b.n	8003062 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 800305c:	f04f 0300 	mov.w	r3, #0
 8003060:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8003062:	69fb      	ldr	r3, [r7, #28]
}
 8003064:	4618      	mov	r0, r3
 8003066:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8003076:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800307a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800307e:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f043 0201 	orr.w	r2, r3, #1
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	609a      	str	r2, [r3, #8]

}
 800308c:	f107 070c 	add.w	r7, r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop

08003098 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 0 Port 4 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 4;
 800309c:	f244 0360 	movw	r3, #16480	; 0x4060
 80030a0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f04f 0200 	mov.w	r2, #0
 80030aa:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD4_Msk));
 80030ac:	f244 0360 	movw	r3, #16480	; 0x4060
 80030b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	f244 0360 	movw	r3, #16480	; 0x4060
 80030ba:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 80030c6:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD4_Pos) & \
 80030c8:	f244 0360 	movw	r3, #16480	; 0x4060
 80030cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	f244 0360 	movw	r3, #16480	; 0x4060
 80030d6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030e2:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD4_Msk);
  IO004_Handle1.PortRegs->IOCR4 |= (0U << 3);   
 80030e4:	f244 0360 	movw	r3, #16480	; 0x4060
 80030e8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	f244 0360 	movw	r3, #16480	; 0x4060
 80030f2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	6153      	str	r3, [r2, #20]

  /* Configuration of 0 Port 0 based on User configuration */
  IO004_Handle10.PortRegs->OMR = 0U<< 0;
 80030fc:	f244 0368 	movw	r3, #16488	; 0x4068
 8003100:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle10.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD0_Msk));
 800310c:	f244 0368 	movw	r3, #16488	; 0x4068
 8003110:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	f244 0368 	movw	r3, #16488	; 0x4068
 800311a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	f023 0307 	bic.w	r3, r3, #7
 8003126:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle10.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD0_Pos) & \
 8003128:	f244 0368 	movw	r3, #16488	; 0x4068
 800312c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	f244 0368 	movw	r3, #16488	; 0x4068
 8003136:	f6c0 0300 	movt	r3, #2048	; 0x800
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	f043 0304 	orr.w	r3, r3, #4
 8003142:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD0_Msk);
  IO004_Handle10.PortRegs->IOCR0 |= (0U << 3);   
 8003144:	f244 0368 	movw	r3, #16488	; 0x4068
 8003148:	f6c0 0300 	movt	r3, #2048	; 0x800
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	f244 0368 	movw	r3, #16488	; 0x4068
 8003152:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 0 based on User configuration */
  IO004_Handle11.PortRegs->OMR = 0U<< 0;
 800315c:	f244 0370 	movw	r3, #16496	; 0x4070
 8003160:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle11.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD0_Msk));
 800316c:	f244 0370 	movw	r3, #16496	; 0x4070
 8003170:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	f244 0370 	movw	r3, #16496	; 0x4070
 800317a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	f023 0307 	bic.w	r3, r3, #7
 8003186:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle11.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD0_Pos) & \
 8003188:	f244 0370 	movw	r3, #16496	; 0x4070
 800318c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	f244 0370 	movw	r3, #16496	; 0x4070
 8003196:	f6c0 0300 	movt	r3, #2048	; 0x800
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	f043 0304 	orr.w	r3, r3, #4
 80031a2:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD0_Msk);
  IO004_Handle11.PortRegs->IOCR0 |= (0U << 3);   
 80031a4:	f244 0370 	movw	r3, #16496	; 0x4070
 80031a8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031ac:	685a      	ldr	r2, [r3, #4]
 80031ae:	f244 0370 	movw	r3, #16496	; 0x4070
 80031b2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	6113      	str	r3, [r2, #16]

  /* Configuration of 0 Port 1 based on User configuration */
  IO004_Handle12.PortRegs->OMR = 0U<< 1;
 80031bc:	f244 0378 	movw	r3, #16504	; 0x4078
 80031c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f04f 0200 	mov.w	r2, #0
 80031ca:	605a      	str	r2, [r3, #4]
  
  IO004_Handle12.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD1_Msk));
 80031cc:	f244 0378 	movw	r3, #16504	; 0x4078
 80031d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	f244 0378 	movw	r3, #16504	; 0x4078
 80031da:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031e6:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle12.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD1_Pos) & \
 80031e8:	f244 0378 	movw	r3, #16504	; 0x4078
 80031ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	f244 0378 	movw	r3, #16504	; 0x4078
 80031f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003202:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD1_Msk);
  IO004_Handle12.PortRegs->IOCR0 |= (0U << 11);   
 8003204:	f244 0378 	movw	r3, #16504	; 0x4078
 8003208:	f6c0 0300 	movt	r3, #2048	; 0x800
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	f244 0378 	movw	r3, #16504	; 0x4078
 8003212:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	6113      	str	r3, [r2, #16]

  /* Configuration of 0 Port 2 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 2;
 800321c:	f244 0380 	movw	r3, #16512	; 0x4080
 8003220:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD2_Msk));
 800322c:	f244 0380 	movw	r3, #16512	; 0x4080
 8003230:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	f244 0380 	movw	r3, #16512	; 0x4080
 800323a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003246:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD2_Pos) & \
 8003248:	f244 0380 	movw	r3, #16512	; 0x4080
 800324c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	f244 0380 	movw	r3, #16512	; 0x4080
 8003256:	f6c0 0300 	movt	r3, #2048	; 0x800
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003262:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD2_Msk);
  IO004_Handle2.PortRegs->IOCR0 |= (0U << 19);   
 8003264:	f244 0380 	movw	r3, #16512	; 0x4080
 8003268:	f6c0 0300 	movt	r3, #2048	; 0x800
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	f244 0380 	movw	r3, #16512	; 0x4080
 8003272:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	6113      	str	r3, [r2, #16]

  /* Configuration of 0 Port 6 based on User configuration */
  IO004_Handle4.PortRegs->OMR = 0U<< 6;
 800327c:	f244 0388 	movw	r3, #16520	; 0x4088
 8003280:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f04f 0200 	mov.w	r2, #0
 800328a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD6_Msk));
 800328c:	f244 0388 	movw	r3, #16520	; 0x4088
 8003290:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	f244 0388 	movw	r3, #16520	; 0x4088
 800329a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80032a6:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD6_Pos) & \
 80032a8:	f244 0388 	movw	r3, #16520	; 0x4088
 80032ac:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	f244 0388 	movw	r3, #16520	; 0x4088
 80032b6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80032c2:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT0_PDR0_PD6_Msk);
  IO004_Handle4.PortRegs->IOCR4 |= (0U << 19);   
 80032c4:	f244 0388 	movw	r3, #16520	; 0x4088
 80032c8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	f244 0388 	movw	r3, #16520	; 0x4088
 80032d2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	6153      	str	r3, [r2, #20]

  /* Configuration of 0 Port 12 based on User configuration */
  IO004_Handle5.PortRegs->OMR = 0U<< 12;
 80032dc:	f244 0390 	movw	r3, #16528	; 0x4090
 80032e0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f04f 0200 	mov.w	r2, #0
 80032ea:	605a      	str	r2, [r3, #4]
  
  IO004_Handle5.PortRegs->PDR1  &= (uint32_t)(~(PORT0_PDR1_PD12_Msk));
 80032ec:	f244 0390 	movw	r3, #16528	; 0x4090
 80032f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	f244 0390 	movw	r3, #16528	; 0x4090
 80032fa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003302:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8003306:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle5.PortRegs->PDR1  |= (uint32_t)((4UL << PORT0_PDR1_PD12_Pos) & \
 8003308:	f244 0390 	movw	r3, #16528	; 0x4090
 800330c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003310:	685a      	ldr	r2, [r3, #4]
 8003312:	f244 0390 	movw	r3, #16528	; 0x4090
 8003316:	f6c0 0300 	movt	r3, #2048	; 0x800
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800331e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003322:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT0_PDR1_PD12_Msk);
  IO004_Handle5.PortRegs->IOCR12 |= (3U << 3);   
 8003324:	f244 0390 	movw	r3, #16528	; 0x4090
 8003328:	f6c0 0300 	movt	r3, #2048	; 0x800
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	f244 0390 	movw	r3, #16528	; 0x4090
 8003332:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	f043 0318 	orr.w	r3, r3, #24
 800333e:	61d3      	str	r3, [r2, #28]

  /* Configuration of 3 Port 4 based on User configuration */
  IO004_Handle6.PortRegs->OMR = 0U<< 4;
 8003340:	f244 0398 	movw	r3, #16536	; 0x4098
 8003344:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f04f 0200 	mov.w	r2, #0
 800334e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle6.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD4_Msk));
 8003350:	f244 0398 	movw	r3, #16536	; 0x4098
 8003354:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	f244 0398 	movw	r3, #16536	; 0x4098
 800335e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800336a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle6.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD4_Pos) & \
 800336c:	f244 0398 	movw	r3, #16536	; 0x4098
 8003370:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	f244 0398 	movw	r3, #16536	; 0x4098
 800337a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003382:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003386:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD4_Msk);
  IO004_Handle6.PortRegs->IOCR4 |= (0U << 3);   
 8003388:	f244 0398 	movw	r3, #16536	; 0x4098
 800338c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	f244 0398 	movw	r3, #16536	; 0x4098
 8003396:	f6c0 0300 	movt	r3, #2048	; 0x800
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle7.PortRegs->OMR = 0U<< 0;
 80033a0:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80033a4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f04f 0200 	mov.w	r2, #0
 80033ae:	605a      	str	r2, [r3, #4]
  
  IO004_Handle7.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 80033b0:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80033b4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80033be:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	f023 0307 	bic.w	r3, r3, #7
 80033ca:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle7.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 80033cc:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80033d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80033da:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e2:	f043 0304 	orr.w	r3, r3, #4
 80033e6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle7.PortRegs->IOCR0 |= (0U << 3);   
 80033e8:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80033ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	f244 03a0 	movw	r3, #16544	; 0x40a0
 80033f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle8.PortRegs->OMR = 0U<< 1;
 8003400:	f244 03a8 	movw	r3, #16552	; 0x40a8
 8003404:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f04f 0200 	mov.w	r2, #0
 800340e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle8.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 8003410:	f244 03a8 	movw	r3, #16552	; 0x40a8
 8003414:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	f244 03a8 	movw	r3, #16552	; 0x40a8
 800341e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800342a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle8.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 800342c:	f244 03a8 	movw	r3, #16552	; 0x40a8
 8003430:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003434:	685a      	ldr	r2, [r3, #4]
 8003436:	f244 03a8 	movw	r3, #16552	; 0x40a8
 800343a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003446:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle8.PortRegs->IOCR0 |= (0U << 11);   
 8003448:	f244 03a8 	movw	r3, #16552	; 0x40a8
 800344c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	f244 03a8 	movw	r3, #16552	; 0x40a8
 8003456:	f6c0 0300 	movt	r3, #2048	; 0x800
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 2 based on User configuration */
  IO004_Handle9.PortRegs->OMR = 0U<< 2;
 8003460:	f244 03b0 	movw	r3, #16560	; 0x40b0
 8003464:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f04f 0200 	mov.w	r2, #0
 800346e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle9.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD2_Msk));
 8003470:	f244 03b0 	movw	r3, #16560	; 0x40b0
 8003474:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003478:	685a      	ldr	r2, [r3, #4]
 800347a:	f244 03b0 	movw	r3, #16560	; 0x40b0
 800347e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800348a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle9.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD2_Pos) & \
 800348c:	f244 03b0 	movw	r3, #16560	; 0x40b0
 8003490:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	f244 03b0 	movw	r3, #16560	; 0x40b0
 800349a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034a6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD2_Msk);
  IO004_Handle9.PortRegs->IOCR0 |= (2U << 19);
 80034a8:	f244 03b0 	movw	r3, #16560	; 0x40b0
 80034ac:	f6c0 0300 	movt	r3, #2048	; 0x800
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	f244 03b0 	movw	r3, #16560	; 0x40b0
 80034b6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034c2:	6113      	str	r3, [r2, #16]
}
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop

080034cc <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	460b      	mov	r3, r1
 80034d6:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	785b      	ldrb	r3, [r3, #1]
 80034dc:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 80034de:	7bfb      	ldrb	r3, [r7, #15]
 80034e0:	2b03      	cmp	r3, #3
 80034e2:	d823      	bhi.n	800352c <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6852      	ldr	r2, [r2, #4]
 80034ec:	6911      	ldr	r1, [r2, #16]
 80034ee:	7bfa      	ldrb	r2, [r7, #15]
 80034f0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80034f4:	f102 0203 	add.w	r2, r2, #3
 80034f8:	f04f 001f 	mov.w	r0, #31
 80034fc:	fa00 f202 	lsl.w	r2, r0, r2
 8003500:	ea6f 0202 	mvn.w	r2, r2
 8003504:	400a      	ands	r2, r1
 8003506:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	6852      	ldr	r2, [r2, #4]
 8003510:	6911      	ldr	r1, [r2, #16]
 8003512:	78fa      	ldrb	r2, [r7, #3]
 8003514:	f002 001f 	and.w	r0, r2, #31
 8003518:	7bfa      	ldrb	r2, [r7, #15]
 800351a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800351e:	f102 0203 	add.w	r2, r2, #3
 8003522:	fa00 f202 	lsl.w	r2, r0, r2
 8003526:	430a      	orrs	r2, r1
 8003528:	611a      	str	r2, [r3, #16]
 800352a:	e088      	b.n	800363e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 800352c:	7bfb      	ldrb	r3, [r7, #15]
 800352e:	2b03      	cmp	r3, #3
 8003530:	d92a      	bls.n	8003588 <IO004_DisableOutputDriver+0xbc>
 8003532:	7bfb      	ldrb	r3, [r7, #15]
 8003534:	2b07      	cmp	r3, #7
 8003536:	d827      	bhi.n	8003588 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8003538:	7bfb      	ldrb	r3, [r7, #15]
 800353a:	f1a3 0304 	sub.w	r3, r3, #4
 800353e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6852      	ldr	r2, [r2, #4]
 8003548:	6951      	ldr	r1, [r2, #20]
 800354a:	7bfa      	ldrb	r2, [r7, #15]
 800354c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003550:	f102 0203 	add.w	r2, r2, #3
 8003554:	f04f 001f 	mov.w	r0, #31
 8003558:	fa00 f202 	lsl.w	r2, r0, r2
 800355c:	ea6f 0202 	mvn.w	r2, r2
 8003560:	400a      	ands	r2, r1
 8003562:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6852      	ldr	r2, [r2, #4]
 800356c:	6951      	ldr	r1, [r2, #20]
 800356e:	78fa      	ldrb	r2, [r7, #3]
 8003570:	f002 001f 	and.w	r0, r2, #31
 8003574:	7bfa      	ldrb	r2, [r7, #15]
 8003576:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800357a:	f102 0203 	add.w	r2, r2, #3
 800357e:	fa00 f202 	lsl.w	r2, r0, r2
 8003582:	430a      	orrs	r2, r1
 8003584:	615a      	str	r2, [r3, #20]
 8003586:	e05a      	b.n	800363e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8003588:	7bfb      	ldrb	r3, [r7, #15]
 800358a:	2b07      	cmp	r3, #7
 800358c:	d92a      	bls.n	80035e4 <IO004_DisableOutputDriver+0x118>
 800358e:	7bfb      	ldrb	r3, [r7, #15]
 8003590:	2b0b      	cmp	r3, #11
 8003592:	d827      	bhi.n	80035e4 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8003594:	7bfb      	ldrb	r3, [r7, #15]
 8003596:	f1a3 0308 	sub.w	r3, r3, #8
 800359a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	6852      	ldr	r2, [r2, #4]
 80035a4:	6991      	ldr	r1, [r2, #24]
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80035ac:	f102 0203 	add.w	r2, r2, #3
 80035b0:	f04f 001f 	mov.w	r0, #31
 80035b4:	fa00 f202 	lsl.w	r2, r0, r2
 80035b8:	ea6f 0202 	mvn.w	r2, r2
 80035bc:	400a      	ands	r2, r1
 80035be:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6852      	ldr	r2, [r2, #4]
 80035c8:	6991      	ldr	r1, [r2, #24]
 80035ca:	78fa      	ldrb	r2, [r7, #3]
 80035cc:	f002 001f 	and.w	r0, r2, #31
 80035d0:	7bfa      	ldrb	r2, [r7, #15]
 80035d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80035d6:	f102 0203 	add.w	r2, r2, #3
 80035da:	fa00 f202 	lsl.w	r2, r0, r2
 80035de:	430a      	orrs	r2, r1
 80035e0:	619a      	str	r2, [r3, #24]
 80035e2:	e02c      	b.n	800363e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	2b0b      	cmp	r3, #11
 80035e8:	d929      	bls.n	800363e <IO004_DisableOutputDriver+0x172>
 80035ea:	7bfb      	ldrb	r3, [r7, #15]
 80035ec:	2b0f      	cmp	r3, #15
 80035ee:	d826      	bhi.n	800363e <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 80035f0:	7bfb      	ldrb	r3, [r7, #15]
 80035f2:	f1a3 030c 	sub.w	r3, r3, #12
 80035f6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6852      	ldr	r2, [r2, #4]
 8003600:	69d1      	ldr	r1, [r2, #28]
 8003602:	7bfa      	ldrb	r2, [r7, #15]
 8003604:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003608:	f102 0203 	add.w	r2, r2, #3
 800360c:	f04f 001f 	mov.w	r0, #31
 8003610:	fa00 f202 	lsl.w	r2, r0, r2
 8003614:	ea6f 0202 	mvn.w	r2, r2
 8003618:	400a      	ands	r2, r1
 800361a:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	6852      	ldr	r2, [r2, #4]
 8003624:	69d1      	ldr	r1, [r2, #28]
 8003626:	78fa      	ldrb	r2, [r7, #3]
 8003628:	f002 001f 	and.w	r0, r2, #31
 800362c:	7bfa      	ldrb	r2, [r7, #15]
 800362e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003632:	f102 0203 	add.w	r2, r2, #3
 8003636:	fa00 f202 	lsl.w	r2, r0, r2
 800363a:	430a      	orrs	r2, r1
 800363c:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 800363e:	f107 0714 	add.w	r7, r7, #20
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr

08003648 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	460b      	mov	r3, r1
 8003652:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	785b      	ldrb	r3, [r3, #1]
 8003658:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 800365a:	7bfb      	ldrb	r3, [r7, #15]
 800365c:	2b03      	cmp	r3, #3
 800365e:	d823      	bhi.n	80036a8 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6852      	ldr	r2, [r2, #4]
 8003668:	6911      	ldr	r1, [r2, #16]
 800366a:	7bfa      	ldrb	r2, [r7, #15]
 800366c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003670:	f102 0203 	add.w	r2, r2, #3
 8003674:	f04f 001f 	mov.w	r0, #31
 8003678:	fa00 f202 	lsl.w	r2, r0, r2
 800367c:	ea6f 0202 	mvn.w	r2, r2
 8003680:	400a      	ands	r2, r1
 8003682:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6852      	ldr	r2, [r2, #4]
 800368c:	6911      	ldr	r1, [r2, #16]
 800368e:	78fa      	ldrb	r2, [r7, #3]
 8003690:	f002 001f 	and.w	r0, r2, #31
 8003694:	7bfa      	ldrb	r2, [r7, #15]
 8003696:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800369a:	f102 0203 	add.w	r2, r2, #3
 800369e:	fa00 f202 	lsl.w	r2, r0, r2
 80036a2:	430a      	orrs	r2, r1
 80036a4:	611a      	str	r2, [r3, #16]
 80036a6:	e088      	b.n	80037ba <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 80036a8:	7bfb      	ldrb	r3, [r7, #15]
 80036aa:	2b03      	cmp	r3, #3
 80036ac:	d92a      	bls.n	8003704 <IO004_EnableOutputDriver+0xbc>
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
 80036b0:	2b07      	cmp	r3, #7
 80036b2:	d827      	bhi.n	8003704 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 80036b4:	7bfb      	ldrb	r3, [r7, #15]
 80036b6:	f1a3 0304 	sub.w	r3, r3, #4
 80036ba:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	6852      	ldr	r2, [r2, #4]
 80036c4:	6951      	ldr	r1, [r2, #20]
 80036c6:	7bfa      	ldrb	r2, [r7, #15]
 80036c8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80036cc:	f102 0203 	add.w	r2, r2, #3
 80036d0:	f04f 001f 	mov.w	r0, #31
 80036d4:	fa00 f202 	lsl.w	r2, r0, r2
 80036d8:	ea6f 0202 	mvn.w	r2, r2
 80036dc:	400a      	ands	r2, r1
 80036de:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6852      	ldr	r2, [r2, #4]
 80036e8:	6951      	ldr	r1, [r2, #20]
 80036ea:	78fa      	ldrb	r2, [r7, #3]
 80036ec:	f002 001f 	and.w	r0, r2, #31
 80036f0:	7bfa      	ldrb	r2, [r7, #15]
 80036f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80036f6:	f102 0203 	add.w	r2, r2, #3
 80036fa:	fa00 f202 	lsl.w	r2, r0, r2
 80036fe:	430a      	orrs	r2, r1
 8003700:	615a      	str	r2, [r3, #20]
 8003702:	e05a      	b.n	80037ba <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8003704:	7bfb      	ldrb	r3, [r7, #15]
 8003706:	2b07      	cmp	r3, #7
 8003708:	d92a      	bls.n	8003760 <IO004_EnableOutputDriver+0x118>
 800370a:	7bfb      	ldrb	r3, [r7, #15]
 800370c:	2b0b      	cmp	r3, #11
 800370e:	d827      	bhi.n	8003760 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8003710:	7bfb      	ldrb	r3, [r7, #15]
 8003712:	f1a3 0308 	sub.w	r3, r3, #8
 8003716:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	6852      	ldr	r2, [r2, #4]
 8003720:	6991      	ldr	r1, [r2, #24]
 8003722:	7bfa      	ldrb	r2, [r7, #15]
 8003724:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003728:	f102 0203 	add.w	r2, r2, #3
 800372c:	f04f 001f 	mov.w	r0, #31
 8003730:	fa00 f202 	lsl.w	r2, r0, r2
 8003734:	ea6f 0202 	mvn.w	r2, r2
 8003738:	400a      	ands	r2, r1
 800373a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6852      	ldr	r2, [r2, #4]
 8003744:	6991      	ldr	r1, [r2, #24]
 8003746:	78fa      	ldrb	r2, [r7, #3]
 8003748:	f002 001f 	and.w	r0, r2, #31
 800374c:	7bfa      	ldrb	r2, [r7, #15]
 800374e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003752:	f102 0203 	add.w	r2, r2, #3
 8003756:	fa00 f202 	lsl.w	r2, r0, r2
 800375a:	430a      	orrs	r2, r1
 800375c:	619a      	str	r2, [r3, #24]
 800375e:	e02c      	b.n	80037ba <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8003760:	7bfb      	ldrb	r3, [r7, #15]
 8003762:	2b0b      	cmp	r3, #11
 8003764:	d929      	bls.n	80037ba <IO004_EnableOutputDriver+0x172>
 8003766:	7bfb      	ldrb	r3, [r7, #15]
 8003768:	2b0f      	cmp	r3, #15
 800376a:	d826      	bhi.n	80037ba <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 800376c:	7bfb      	ldrb	r3, [r7, #15]
 800376e:	f1a3 030c 	sub.w	r3, r3, #12
 8003772:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6852      	ldr	r2, [r2, #4]
 800377c:	69d1      	ldr	r1, [r2, #28]
 800377e:	7bfa      	ldrb	r2, [r7, #15]
 8003780:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003784:	f102 0203 	add.w	r2, r2, #3
 8003788:	f04f 001f 	mov.w	r0, #31
 800378c:	fa00 f202 	lsl.w	r2, r0, r2
 8003790:	ea6f 0202 	mvn.w	r2, r2
 8003794:	400a      	ands	r2, r1
 8003796:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6852      	ldr	r2, [r2, #4]
 80037a0:	69d1      	ldr	r1, [r2, #28]
 80037a2:	78fa      	ldrb	r2, [r7, #3]
 80037a4:	f002 001f 	and.w	r0, r2, #31
 80037a8:	7bfa      	ldrb	r2, [r7, #15]
 80037aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80037ae:	f102 0203 	add.w	r2, r2, #3
 80037b2:	fa00 f202 	lsl.w	r2, r0, r2
 80037b6:	430a      	orrs	r2, r1
 80037b8:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 80037ba:	f107 0714 	add.w	r7, r7, #20
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037d4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80037d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037e6:	4013      	ands	r3, r2
 80037e8:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80037f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037fc:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80037fe:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003802:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	60da      	str	r2, [r3, #12]
}
 800380a:	f107 0714 	add.w	r7, r7, #20
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr

08003814 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8003818:	f04f 0001 	mov.w	r0, #1
 800381c:	f7ff ffd2 	bl	80037c4 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8003820:	f000 f90c 	bl	8003a3c <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8003824:	f7ff fc38 	bl	8003098 <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8003828:	f000 fb8e 	bl	8003f48 <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 800382c:	f7ff f916 	bl	8002a5c <UART001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8003830:	f000 f808 	bl	8003844 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop

08003838 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 800383c:	f000 fb84 	bl	8003f48 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop

08003844 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8003844:	b480      	push	{r7}
 8003846:	b087      	sub	sp, #28
 8003848:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 800384a:	463b      	mov	r3, r7
 800384c:	f04f 0200 	mov.w	r2, #0
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	f103 0304 	add.w	r3, r3, #4
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	f103 0304 	add.w	r3, r3, #4
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	f103 0304 	add.w	r3, r3, #4
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	f103 0304 	add.w	r3, r3, #4
 8003874:	f04f 0200 	mov.w	r2, #0
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	f103 0304 	add.w	r3, r3, #4
 800387e:	f04f 0200 	mov.w	r2, #0
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	f103 0304 	add.w	r3, r3, #4
                 
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	f04f 0300 	mov.w	r3, #0
 800388e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	f003 030f 	and.w	r3, r3, #15
 8003898:	4313      	orrs	r3, r2
 800389a:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 800389c:	f04f 0300 	mov.w	r3, #0
 80038a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80038ac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80038ae:	f022 020f 	bic.w	r2, r2, #15
 80038b2:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
       						
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80038c4:	69d2      	ldr	r2, [r2, #28]
 80038c6:	f022 0207 	bic.w	r2, r2, #7
 80038ca:	f042 0201 	orr.w	r2, r2, #1
 80038ce:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC1_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
 80038d0:	f04f 0300 	mov.w	r3, #0
 80038d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80038e0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80038e4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80038e8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80038ec:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80038f0:	f042 0202 	orr.w	r2, r2, #2
 80038f4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003908:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 800390c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8003910:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003914:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003918:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 800391c:	f04f 0300 	mov.w	r3, #0
 8003920:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003924:	68ba      	ldr	r2, [r7, #8]
 8003926:	f002 010f 	and.w	r1, r2, #15
 800392a:	f04f 0200 	mov.w	r2, #0
 800392e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003932:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003934:	f022 020f 	bic.w	r2, r2, #15
 8003938:	430a      	orrs	r2, r1
 800393a:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P0.0 : PORT0_IOCR0_PC0_OE */					   
 800393c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003940:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003944:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003948:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800394c:	6912      	ldr	r2, [r2, #16]
 800394e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003952:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT0->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P0.1 : PORT0_IOCR0_PC1_OE */					   
 8003954:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003958:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800395c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003960:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003964:	6912      	ldr	r2, [r2, #16]
 8003966:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800396a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT0->IOCR0, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P0.2 : PORT0_IOCR0_PC2_OE */					   
 800396c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003970:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003974:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003978:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800397c:	6912      	ldr	r2, [r2, #16]
 800397e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003982:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT0->IOCR4, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P0.4 : PORT0_IOCR4_PC4_OE */					   
 8003984:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003988:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800398c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003990:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003994:	6952      	ldr	r2, [r2, #20]
 8003996:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800399a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT0->IOCR4, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P0.6 : PORT0_IOCR4_PC6_OE */					   
 800399c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80039a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80039a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80039ac:	6952      	ldr	r2, [r2, #20]
 80039ae:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80039b2:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 80039b4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80039b8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80039bc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80039c0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80039c4:	6912      	ldr	r2, [r2, #16]
 80039c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039ca:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 80039cc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80039d0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80039d4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80039d8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80039dc:	6912      	ldr	r2, [r2, #16]
 80039de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039e2:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR12, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x12U);                /*P2.14 : PORT2_IOCR12_PC14_PCR and PORT2_IOCR12_PC14_OE */					   
 80039e4:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80039e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80039ec:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80039f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80039f4:	69d2      	ldr	r2, [r2, #28]
 80039f6:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 80039fa:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
 80039fe:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P3.0 : PORT3_IOCR0_PC0_OE */					   
 8003a00:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8003a04:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003a08:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8003a0c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003a10:	6912      	ldr	r2, [r2, #16]
 8003a12:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a16:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT3->IOCR4, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P3.4 : PORT3_IOCR4_PC4_OE */					   
 8003a18:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8003a1c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8003a20:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8003a24:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8003a28:	6952      	ldr	r2, [r2, #20]
 8003a2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a2e:	615a      	str	r2, [r3, #20]
					      
}
 8003a30:	f107 071c 	add.w	r7, r7, #28
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bc80      	pop	{r7}
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop

08003a3c <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{        
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bc80      	pop	{r7}
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop

08003a48 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8003a50:	f04f 0300 	mov.w	r3, #0
 8003a54:	60fb      	str	r3, [r7, #12]
 8003a56:	e007      	b.n	8003a68 <CLK001_Delay+0x20>
 8003a58:	bf00      	nop
 8003a5a:	bf00      	nop
 8003a5c:	bf00      	nop
 8003a5e:	bf00      	nop
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f103 0301 	add.w	r3, r3, #1
 8003a66:	60fb      	str	r3, [r7, #12]
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d3f3      	bcc.n	8003a58 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8003a70:	f107 0714 	add.w	r7, r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bc80      	pop	{r7}
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop

08003a7c <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8003a82:	f04f 0301 	mov.w	r3, #1
 8003a86:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8003a88:	f244 7310 	movw	r3, #18192	; 0x4710
 8003a8c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	f04f 0302 	mov.w	r3, #2
 8003a96:	f2c0 0301 	movt	r3, #1
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d002      	beq.n	8003aa6 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8003aa0:	f04f 0300 	mov.w	r3, #0
 8003aa4:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8003aa6:	687b      	ldr	r3, [r7, #4]
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f107 070c 	add.w	r7, r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bc80      	pop	{r7}
 8003ab2:	4770      	bx	lr

08003ab4 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8003ab8:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8003abc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10b      	bne.n	8003ae2 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8003aca:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8003ace:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ad2:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8003ad6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ada:	6852      	ldr	r2, [r2, #4]
 8003adc:	f042 0201 	orr.w	r2, r2, #1
 8003ae0:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8003ae2:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003ae6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00b      	beq.n	8003b0c <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8003af4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8003af8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003afc:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8003b00:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003b04:	6892      	ldr	r2, [r2, #8]
 8003b06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b0a:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8003b0c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003b10:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b14:	f244 7210 	movw	r2, #18192	; 0x4710
 8003b18:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003b1c:	6852      	ldr	r2, [r2, #4]
 8003b1e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003b22:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003b24:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003b28:	f7ff ff8e 	bl	8003a48 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8003b2c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003b30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b34:	f244 7210 	movw	r2, #18192	; 0x4710
 8003b38:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003b3c:	6852      	ldr	r2, [r2, #4]
 8003b3e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003b42:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop

08003b48 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003b4e:	f04f 0301 	mov.w	r3, #1
 8003b52:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8003b54:	f244 7310 	movw	r3, #18192	; 0x4710
 8003b58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b5c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003b60:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003b64:	6852      	ldr	r2, [r2, #4]
 8003b66:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003b6a:	f022 0202 	bic.w	r2, r2, #2
 8003b6e:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8003b70:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003b74:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d054      	beq.n	8003c2c <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8003b82:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003b86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b8a:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003b8e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003b92:	6852      	ldr	r2, [r2, #4]
 8003b94:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8003b98:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8003b9a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003b9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ba2:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003ba6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003baa:	6852      	ldr	r2, [r2, #4]
 8003bac:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003bb0:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8003bb2:	f244 7310 	movw	r3, #18192	; 0x4710
 8003bb6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003bba:	f244 7210 	movw	r2, #18192	; 0x4710
 8003bbe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003bc2:	68d2      	ldr	r2, [r2, #12]
 8003bc4:	f022 0201 	bic.w	r2, r2, #1
 8003bc8:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8003bca:	f244 7310 	movw	r3, #18192	; 0x4710
 8003bce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003bd2:	f244 7210 	movw	r2, #18192	; 0x4710
 8003bd6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003bda:	6852      	ldr	r2, [r2, #4]
 8003bdc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003be0:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8003be2:	f244 6350 	movw	r3, #18000	; 0x4650
 8003be6:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8003be8:	f04f 000a 	mov.w	r0, #10
 8003bec:	f7ff ff2c 	bl	8003a48 <CLK001_Delay>
        timeout_count--;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	f103 33ff 	add.w	r3, r3, #4294967295
 8003bf6:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8003bf8:	f244 7310 	movw	r3, #18192	; 0x4710
 8003bfc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8003c06:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003c0a:	d002      	beq.n	8003c12 <CLK001_SetMainPLLClkSrc+0xca>
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1ea      	bne.n	8003be8 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8003c12:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c16:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003c20:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003c24:	d002      	beq.n	8003c2c <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8003c2c:	687b      	ldr	r3, [r7, #4]
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f107 0708 	add.w	r7, r7, #8
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003c3e:	f04f 0301 	mov.w	r3, #1
 8003c42:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8003c44:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0304 	and.w	r3, r3, #4
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f040 8097 	bne.w	8003d86 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8003c58:	f240 0350 	movw	r3, #80	; 0x50
 8003c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c60:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003c64:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8003c68:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8003c6a:	f240 0350 	movw	r3, #80	; 0x50
 8003c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003c78:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8003c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c80:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8003c84:	f103 32ff 	add.w	r2, r3, #4294967295
 8003c88:	f240 0354 	movw	r3, #84	; 0x54
 8003c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c90:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003c92:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c9a:	f244 7210 	movw	r2, #18192	; 0x4710
 8003c9e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ca2:	6852      	ldr	r2, [r2, #4]
 8003ca4:	f042 0201 	orr.w	r2, r2, #1
 8003ca8:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8003caa:	f244 7310 	movw	r3, #18192	; 0x4710
 8003cae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003cb2:	f244 7210 	movw	r2, #18192	; 0x4710
 8003cb6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003cba:	6852      	ldr	r2, [r2, #4]
 8003cbc:	f042 0210 	orr.w	r2, r2, #16
 8003cc0:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003cc2:	f244 7310 	movw	r3, #18192	; 0x4710
 8003cc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8003cca:	f240 0254 	movw	r2, #84	; 0x54
 8003cce:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003cd2:	6812      	ldr	r2, [r2, #0]
 8003cd4:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003cd8:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003cdc:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003cde:	f244 7310 	movw	r3, #18192	; 0x4710
 8003ce2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ce6:	f244 7210 	movw	r2, #18192	; 0x4710
 8003cea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003cee:	6852      	ldr	r2, [r2, #4]
 8003cf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cf4:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8003cf6:	f244 7310 	movw	r3, #18192	; 0x4710
 8003cfa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003cfe:	f244 7210 	movw	r2, #18192	; 0x4710
 8003d02:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003d06:	6852      	ldr	r2, [r2, #4]
 8003d08:	f022 0210 	bic.w	r2, r2, #16
 8003d0c:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8003d0e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d12:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d16:	f244 7210 	movw	r2, #18192	; 0x4710
 8003d1a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003d1e:	6852      	ldr	r2, [r2, #4]
 8003d20:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003d24:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8003d26:	f244 6350 	movw	r3, #18000	; 0x4650
 8003d2a:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8003d2c:	f04f 000a 	mov.w	r0, #10
 8003d30:	f7ff fe8a 	bl	8003a48 <CLK001_Delay>
        timeout_count--;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	f103 33ff 	add.w	r3, r3, #4294967295
 8003d3a:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8003d3c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d102      	bne.n	8003d54 <CLK001_ConfigMainPLL+0x11c>
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1eb      	bne.n	8003d2c <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8003d54:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0304 	and.w	r3, r3, #4
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00c      	beq.n	8003d80 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003d66:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d6e:	f244 7210 	movw	r2, #18192	; 0x4710
 8003d72:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003d76:	6852      	ldr	r2, [r2, #4]
 8003d78:	f022 0201 	bic.w	r2, r2, #1
 8003d7c:	605a      	str	r2, [r3, #4]
 8003d7e:	e002      	b.n	8003d86 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8003d86:	687b      	ldr	r3, [r7, #4]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f107 0708 	add.w	r7, r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop

08003d94 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8003d9a:	f04f 0301 	mov.w	r3, #1
 8003d9e:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003da0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003da4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003da8:	f244 7210 	movw	r2, #18192	; 0x4710
 8003dac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003db0:	6852      	ldr	r2, [r2, #4]
 8003db2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003db6:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8003db8:	f240 0350 	movw	r3, #80	; 0x50
 8003dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dc0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003dc4:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8003dc8:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8003dca:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003dce:	f7ff fe3b 	bl	8003a48 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8003dd2:	f240 0350 	movw	r3, #80	; 0x50
 8003dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8003de0:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8003de4:	f2c0 131e 	movt	r3, #286	; 0x11e
 8003de8:	fba3 1302 	umull	r1, r3, r3, r2
 8003dec:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8003df0:	f103 32ff 	add.w	r2, r3, #4294967295
 8003df4:	f240 0354 	movw	r3, #84	; 0x54
 8003df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dfc:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003dfe:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e02:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8003e06:	f240 0254 	movw	r2, #84	; 0x54
 8003e0a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003e0e:	6812      	ldr	r2, [r2, #0]
 8003e10:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003e14:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8003e18:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8003e1a:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003e1e:	f7ff fe13 	bl	8003a48 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8003e22:	f240 0350 	movw	r3, #80	; 0x50
 8003e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8003e30:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8003e34:	f2c0 03be 	movt	r3, #190	; 0xbe
 8003e38:	fba3 1302 	umull	r1, r3, r3, r2
 8003e3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8003e40:	f103 32ff 	add.w	r2, r3, #4294967295
 8003e44:	f240 0354 	movw	r3, #84	; 0x54
 8003e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e4c:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003e4e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e52:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8003e56:	f240 0254 	movw	r2, #84	; 0x54
 8003e5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003e5e:	6812      	ldr	r2, [r2, #0]
 8003e60:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8003e64:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003e68:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8003e6a:	f04f 0096 	mov.w	r0, #150	; 0x96
 8003e6e:	f7ff fdeb 	bl	8003a48 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8003e72:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e76:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e7a:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8003e7e:	f2c0 0203 	movt	r2, #3
 8003e82:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8003e84:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8003e92:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d11e      	bne.n	8003ed8 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8003e9a:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003ea8:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8003eac:	2b27      	cmp	r3, #39	; 0x27
 8003eae:	d113      	bne.n	8003ed8 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8003eb0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003eb4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10a      	bne.n	8003ed8 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8003ec2:	f244 7310 	movw	r3, #18192	; 0x4710
 8003ec6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003ed0:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d002      	beq.n	8003ede <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8003ed8:	f04f 0300 	mov.w	r3, #0
 8003edc:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8003ede:	f244 1360 	movw	r3, #16736	; 0x4160
 8003ee2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ee6:	f04f 0205 	mov.w	r2, #5
 8003eea:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8003eec:	687b      	ldr	r3, [r7, #4]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f107 0708 	add.w	r7, r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8003efe:	f04f 0301 	mov.w	r3, #1
 8003f02:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8003f04:	f7ff fdd6 	bl	8003ab4 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8003f08:	f04f 0064 	mov.w	r0, #100	; 0x64
 8003f0c:	f7ff fd9c 	bl	8003a48 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8003f10:	f7ff fe1a 	bl	8003b48 <CLK001_SetMainPLLClkSrc>
 8003f14:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8003f16:	f7ff fe8f 	bl	8003c38 <CLK001_ConfigMainPLL>
 8003f1a:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8003f1c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003f20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f24:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003f28:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f2c:	68d2      	ldr	r2, [r2, #12]
 8003f2e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003f32:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8003f34:	f7ff ff2e 	bl	8003d94 <CLK001_FreqStepupMainPLL>
 8003f38:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8003f3a:	687b      	ldr	r3, [r7, #4]
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f107 0708 	add.w	r7, r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop

08003f48 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8003f4e:	f04f 0300 	mov.w	r3, #0
 8003f52:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8003f54:	f7ff fd92 	bl	8003a7c <CLK001_SysClk_Valid>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d105      	bne.n	8003f6a <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8003f5e:	f7ff ffcb 	bl	8003ef8 <CLK001_SysClk_Init>
 8003f62:	4603      	mov	r3, r0
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8003f6a:	f7fc fe11 	bl	8000b90 <SystemCoreClockUpdate>
}
 8003f6e:	f107 0708 	add.w	r7, r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop

08003f78 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8003f7c:	f04f 0300 	mov.w	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bc80      	pop	{r7}
 8003f86:	4770      	bx	lr

08003f88 <__libc_init_array>:
 8003f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f8a:	4f20      	ldr	r7, [pc, #128]	; (800400c <__libc_init_array+0x84>)
 8003f8c:	4c20      	ldr	r4, [pc, #128]	; (8004010 <__libc_init_array+0x88>)
 8003f8e:	1b38      	subs	r0, r7, r4
 8003f90:	1087      	asrs	r7, r0, #2
 8003f92:	d017      	beq.n	8003fc4 <__libc_init_array+0x3c>
 8003f94:	1e7a      	subs	r2, r7, #1
 8003f96:	6823      	ldr	r3, [r4, #0]
 8003f98:	2501      	movs	r5, #1
 8003f9a:	f002 0601 	and.w	r6, r2, #1
 8003f9e:	4798      	blx	r3
 8003fa0:	42af      	cmp	r7, r5
 8003fa2:	d00f      	beq.n	8003fc4 <__libc_init_array+0x3c>
 8003fa4:	b12e      	cbz	r6, 8003fb2 <__libc_init_array+0x2a>
 8003fa6:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8003faa:	2502      	movs	r5, #2
 8003fac:	4788      	blx	r1
 8003fae:	42af      	cmp	r7, r5
 8003fb0:	d008      	beq.n	8003fc4 <__libc_init_array+0x3c>
 8003fb2:	6860      	ldr	r0, [r4, #4]
 8003fb4:	4780      	blx	r0
 8003fb6:	3502      	adds	r5, #2
 8003fb8:	68a2      	ldr	r2, [r4, #8]
 8003fba:	1d26      	adds	r6, r4, #4
 8003fbc:	4790      	blx	r2
 8003fbe:	3408      	adds	r4, #8
 8003fc0:	42af      	cmp	r7, r5
 8003fc2:	d1f6      	bne.n	8003fb2 <__libc_init_array+0x2a>
 8003fc4:	4f13      	ldr	r7, [pc, #76]	; (8004014 <__libc_init_array+0x8c>)
 8003fc6:	4c14      	ldr	r4, [pc, #80]	; (8004018 <__libc_init_array+0x90>)
 8003fc8:	f7fe f954 	bl	8002274 <_init>
 8003fcc:	1b3b      	subs	r3, r7, r4
 8003fce:	109f      	asrs	r7, r3, #2
 8003fd0:	d018      	beq.n	8004004 <__libc_init_array+0x7c>
 8003fd2:	1e7d      	subs	r5, r7, #1
 8003fd4:	6821      	ldr	r1, [r4, #0]
 8003fd6:	f005 0601 	and.w	r6, r5, #1
 8003fda:	2501      	movs	r5, #1
 8003fdc:	4788      	blx	r1
 8003fde:	42af      	cmp	r7, r5
 8003fe0:	d011      	beq.n	8004006 <__libc_init_array+0x7e>
 8003fe2:	b12e      	cbz	r6, 8003ff0 <__libc_init_array+0x68>
 8003fe4:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8003fe8:	2502      	movs	r5, #2
 8003fea:	4780      	blx	r0
 8003fec:	42af      	cmp	r7, r5
 8003fee:	d00b      	beq.n	8004008 <__libc_init_array+0x80>
 8003ff0:	6862      	ldr	r2, [r4, #4]
 8003ff2:	4790      	blx	r2
 8003ff4:	3502      	adds	r5, #2
 8003ff6:	68a3      	ldr	r3, [r4, #8]
 8003ff8:	1d26      	adds	r6, r4, #4
 8003ffa:	4798      	blx	r3
 8003ffc:	3408      	adds	r4, #8
 8003ffe:	42af      	cmp	r7, r5
 8004000:	d1f6      	bne.n	8003ff0 <__libc_init_array+0x68>
 8004002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004006:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800400a:	bf00      	nop
 800400c:	0800401c 	.word	0x0800401c
 8004010:	0800401c 	.word	0x0800401c
 8004014:	0800401c 	.word	0x0800401c
 8004018:	0800401c 	.word	0x0800401c
