$date
	Tue Mar 04 23:13:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instr_memory_tb $end
$var wire 32 ! Instruction [31:0] $end
$var parameter 32 " ADDR_WIDTH $end
$var parameter 32 # DATA_WIDTH $end
$var reg 32 $ Read_address [31:0] $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 32 & Read_address [31:0] $end
$var wire 1 % clk $end
$var parameter 32 ' ADDR_WIDTH $end
$var parameter 32 ( DATA_WIDTH $end
$var parameter 32 ) MEM_SIZE $end
$var reg 32 * Instruction [31:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000000000 )
b100000 (
b100000 '
b100000 #
b100000 "
$end
#0
$dumpvars
b0 +
bx *
bx &
0%
bx $
bx !
$end
#5
1%
#10
0%
b0 $
b0 &
#15
b101 !
b101 *
1%
#20
0%
b1 $
b1 &
b1 +
#25
b1010 !
b1010 *
1%
#30
0%
b10 $
b10 &
b10 +
#35
b1111100 !
b1111100 *
1%
#40
0%
b11 +
