{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 21:29:50 2017 " "Info: Processing started: Tue Aug 29 21:29:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SuperMario -c SuperMario " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SuperMario -c SuperMario" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/bitrec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboard/bitrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Info: Found design unit 1: bitrec-arc_bitrec" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Info: Found entity 1: bitrec" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/byterec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboard/byterec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Info: Found design unit 1: byterec-arc_byterec" {  } { { "Keyboard/byterec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/byterec.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Info: Found entity 1: byterec" {  } { { "Keyboard/byterec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/byterec.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/kbd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard/kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBD " "Info: Found entity 1: KBD" {  } { { "Keyboard/KBD.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/KBD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/lpf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboard/lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Info: Found design unit 1: lpf-arc_lpf" {  } { { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/lpf.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Info: Found entity 1: lpf" {  } { { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/lpf.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from moodle/vga/vga_rev0.92/vga_audio_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file from moodle/vga/vga_rev0.92/vga_audio_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Audio_PLL-SYN " "Info: Found design unit 1: VGA_Audio_PLL-SYN" {  } { { "From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from moodle/vga/vga_rev0.92/misc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file from moodle/vga/vga_rev0.92/misc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 misc-behav " "Info: Found design unit 1: misc-behav" {  } { { "From Moodle/VGA/vga_rev0.92/misc.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/misc.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 misc " "Info: Found entity 1: misc" {  } { { "From Moodle/VGA/vga_rev0.92/misc.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/misc.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from moodle/vga/vga_rev0.92/reset_delay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file from moodle/vga/vga_rev0.92/reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-behav " "Info: Found design unit 1: Reset_Delay-behav" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomxy.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file randomxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomXY-arch_RandomXY " "Info: Found design unit 1: RandomXY-arch_RandomXY" {  } { { "RandomXY.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/RandomXY.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RandomXY " "Info: Found entity 1: RandomXY" {  } { { "RandomXY.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/RandomXY.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behav " "Info: Found design unit 1: VGA_Controller-behav" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-arch_background " "Info: Found design unit 1: background-arch_background" {  } { { "background.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/background.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 background " "Info: Found entity 1: background" {  } { { "background.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/background.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "draw.vhd " "Warning: Can't analyze file -- file draw.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hit-arch_hit " "Info: Found design unit 1: hit-arch_hit" {  } { { "hit.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/hit.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hit " "Info: Found entity 1: hit" {  } { { "hit.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/hit.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gold_bomb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gold_bomb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gold_bomb-arch_gold_bomb " "Info: Found design unit 1: gold_bomb-arch_gold_bomb" {  } { { "gold_bomb.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/gold_bomb.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gold_bomb " "Info: Found entity 1: gold_bomb" {  } { { "gold_bomb.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/gold_bomb.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file kbd.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mario_draw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mario_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mario_draw-arch_mario_draw " "Info: Found design unit 1: mario_draw-arch_mario_draw" {  } { { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mario_draw " "Info: Found entity 1: mario_draw" {  } { { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mario.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mario-arch_mario " "Info: Found design unit 1: mario-arch_mario" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mario " "Info: Found entity 1: mario" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacles.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file obstacles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstacles-arch_obstacles " "Info: Found design unit 1: obstacles-arch_obstacles" {  } { { "obstacles.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/obstacles.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 obstacles " "Info: Found entity 1: obstacles" {  } { { "obstacles.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/obstacles.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-arch_score " "Info: Found design unit 1: score-arch_score" {  } { { "score.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/score.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 score " "Info: Found entity 1: score" {  } { { "score.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/score.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound-arch_sound " "Info: Found design unit 1: sound-arch_sound" {  } { { "sound.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/sound.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sound " "Info: Found entity 1: sound" {  } { { "sound.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/sound.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "themesong.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file themesong.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX C:/Users/spa3/Desktop/Project/Repository/lab1h_project/MUX.vhd " "Warning: Entity \"MUX\" obtained from \"C:/Users/spa3/Desktop/Project/Repository/lab1h_project/MUX.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_arch " "Info: Found design unit 1: MUX-MUX_arch" {  } { { "MUX.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/MUX.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Info: Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/MUX.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "supermario.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file supermario.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SuperMario " "Info: Found entity 1: SuperMario" {  } { { "SuperMario.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SuperMario.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siftah_super_mario.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file siftah_super_mario.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIFTAH_SUPER_MARIO " "Info: Found entity 1: SIFTAH_SUPER_MARIO" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gold_bomb_draw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gold_bomb_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gold_bomb_draw-arch_gold_bomb_draw " "Info: Found design unit 1: gold_bomb_draw-arch_gold_bomb_draw" {  } { { "gold_bomb_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/gold_bomb_draw.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gold_bomb_draw " "Info: Found entity 1: gold_bomb_draw" {  } { { "gold_bomb_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/gold_bomb_draw.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstacle_draw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file obstacle_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstablcle_draw-arch_obstablcle_draw " "Info: Found design unit 1: obstablcle_draw-arch_obstablcle_draw" {  } { { "obstacle_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/obstacle_draw.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 obstablcle_draw " "Info: Found entity 1: obstablcle_draw" {  } { { "obstacle_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/obstacle_draw.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIFTAH_SUPER_MARIO " "Info: Elaborating entity \"SIFTAH_SUPER_MARIO\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst6 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst6\"" {  } { { "SIFTAH_SUPER_MARIO.bdf" "inst6" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 432 1800 1992 656 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oAddress VGA_Controller.vhd(136) " "Warning (10631): VHDL Process Statement warning at VGA_Controller.vhd(136): inferring latch(es) for signal or variable \"oAddress\", which holds its previous value in one or more paths through the process" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[0\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[0\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[1\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[1\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[2\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[2\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[3\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[3\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[4\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[4\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[5\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[5\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[6\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[6\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[7\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[7\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[8\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[8\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[9\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[9\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[10\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[10\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[11\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[11\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[12\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[12\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[13\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[13\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[14\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[14\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[15\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[15\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[16\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[16\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[17\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[17\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[18\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[18\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[19\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[19\]\" at VGA_Controller.vhd(136)" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "misc misc:inst5 " "Info: Elaborating entity \"misc\" for hierarchy \"misc:inst5\"" {  } { { "SIFTAH_SUPER_MARIO.bdf" "inst5" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 320 904 1032 416 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK_t misc.vhd(34) " "Warning (10036): Verilog HDL or VHDL warning at misc.vhd(34): object \"VGA_CLK_t\" assigned a value but never read" {  } { { "From Moodle/VGA/vga_rev0.92/misc.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/misc.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay misc:inst5\|Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"misc:inst5\|Reset_Delay:r0\"" {  } { { "From Moodle/VGA/vga_rev0.92/misc.vhd" "r0" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/misc.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL misc:inst5\|VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"misc:inst5\|VGA_Audio_PLL:p1\"" {  } { { "From Moodle/VGA/vga_rev0.92/misc.vhd" "p1" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/misc.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" "altpll_component" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" 154 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Instantiated megafunction \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_Audio_PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_Audio_PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Info: Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/VGA_Audio_PLL.vhd" 154 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst3 " "Info: Elaborating entity \"MUX\" for hierarchy \"MUX:inst3\"" {  } { { "SIFTAH_SUPER_MARIO.bdf" "inst3" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 464 1504 1744 688 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_draw mario_draw:inst1 " "Info: Elaborating entity \"mario_draw\" for hierarchy \"mario_draw:inst1\"" {  } { { "SIFTAH_SUPER_MARIO.bdf" "inst1" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 688 1080 1320 848 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario mario:inst " "Info: Elaborating entity \"mario\" for hierarchy \"mario:inst\"" {  } { { "SIFTAH_SUPER_MARIO.bdf" "inst" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 752 840 1032 944 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_base_speed mario.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at mario.vhd(42): object \"Y_base_speed\" assigned a value but never read" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_led mario.vhd(46) " "Warning (10541): VHDL Signal Declaration warning at mario.vhd(46): used implicit default value for signal \"out_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBD KBD:inst7 " "Info: Elaborating entity \"KBD\" for hierarchy \"KBD:inst7\"" {  } { { "SIFTAH_SUPER_MARIO.bdf" "inst7" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 752 616 776 880 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KBD:inst7\|byterec:inst1 " "Info: Elaborating entity \"byterec\" for hierarchy \"KBD:inst7\|byterec:inst1\"" {  } { { "Keyboard/KBD.bdf" "inst1" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/KBD.bdf" { { 0 768 912 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KBD:inst7\|bitrec:inst2 " "Info: Elaborating entity \"bitrec\" for hierarchy \"KBD:inst7\|bitrec:inst2\"" {  } { { "Keyboard/KBD.bdf" "inst2" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/KBD.bdf" { { 48 568 704 176 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KBD:inst7\|lpf:cleaner " "Info: Elaborating entity \"lpf\" for hierarchy \"KBD:inst7\|lpf:cleaner\"" {  } { { "Keyboard/KBD.bdf" "cleaner" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/KBD.bdf" { { 152 280 376 248 "cleaner" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:inst2 " "Info: Elaborating entity \"background\" for hierarchy \"background:inst2\"" {  } { { "SIFTAH_SUPER_MARIO.bdf" "inst2" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 472 968 1192 600 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 584 2032 2208 600 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_check GND " "Warning (13410): Pin \"led_check\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 888 1120 1296 904 "led_check" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Warning (13410): Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Warning (13410): Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Warning (13410): Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Warning (13410): Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Warning (13410): Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Warning (13410): Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Warning (13410): Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning (13410): Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Warning (13410): Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Warning (13410): Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Warning (13410): Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Warning (13410): Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Warning (13410): Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Warning (13410): Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Warning (13410): Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Warning (13410): Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Warning (13410): Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Warning (13410): Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Warning (13410): Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning (13410): Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|sigX\[0\] Low " "Critical Warning (18010): Register mario:inst\|sigX\[0\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|sigX\[31\] Low " "Critical Warning (18010): Register mario:inst\|sigX\[31\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|sigX\[8\] High " "Critical Warning (18010): Register mario:inst\|sigX\[8\] will power up to High" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|sigX\[6\] High " "Critical Warning (18010): Register mario:inst\|sigX\[6\] will power up to High" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|sigY\[31\] Low " "Critical Warning (18010): Register mario:inst\|sigY\[31\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|sigY\[0\] Low " "Critical Warning (18010): Register mario:inst\|sigY\[0\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|X_speed\[31\] Low " "Critical Warning (18010): Register mario:inst\|X_speed\[31\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|X_speed\[0\] Low " "Critical Warning (18010): Register mario:inst\|X_speed\[0\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|X_base_speed\[31\] Low " "Critical Warning (18010): Register mario:inst\|X_base_speed\[31\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|Y_speed\[31\] Low " "Critical Warning (18010): Register mario:inst\|Y_speed\[31\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mario:inst\|Y_speed\[0\] Low " "Critical Warning (18010): Register mario:inst\|Y_speed\[0\] will power up to Low" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mario:inst\|Y_state.idle " "Info: Register \"mario:inst\|Y_state.idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mario:inst\|Y_state.onObject " "Info: Register \"mario:inst\|Y_state.onObject\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1141 " "Info: Implemented 1141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Info: Implemented 45 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1091 " "Info: Implemented 1091 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 21:29:55 2017 " "Info: Processing ended: Tue Aug 29 21:29:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 21:29:56 2017 " "Info: Processing started: Tue Aug 29 21:29:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "SuperMario EP2C5T144C6 " "Info: Automatically selected device EP2C5T144C6 for design SuperMario" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 1822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 1823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 1824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 49 " "Critical Warning: No exact pin location assignment(s) for 49 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VS " "Info: Pin VGA_VS not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_VS } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 568 2032 2208 584 "VGA_VS" "" } { 560 1992 2132 576 "VGA_VS" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HS " "Info: Pin VGA_HS not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_HS } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 552 2032 2208 568 "VGA_HS" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_SYNC " "Info: Pin VGA_SYNC not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_SYNC } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 584 2032 2208 600 "VGA_SYNC" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_BLANK " "Info: Pin VGA_BLANK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_BLANK } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 600 2032 2208 616 "VGA_BLANK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_CLK " "Info: Pin VGA_CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 616 2032 2208 632 "VGA_CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_check " "Info: Pin led_check not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { led_check } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 888 1120 1296 904 "led_check" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_check } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[8\] " "Info: Pin a\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[8] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Info: Pin a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[7] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Info: Pin a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[6] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Info: Pin a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[5] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[4] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[3] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[2] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[1] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { a[0] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 968 808 984 984 "a\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[9\] " "Info: Pin VGA_B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[9] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[8\] " "Info: Pin VGA_B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[8] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[7\] " "Info: Pin VGA_B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[7] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[6\] " "Info: Pin VGA_B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[6] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Info: Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[5] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Info: Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[4] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Info: Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[3] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Info: Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[2] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Info: Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[1] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Info: Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_B[0] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[9\] " "Info: Pin VGA_G\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[9] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[8\] " "Info: Pin VGA_G\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[8] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[7\] " "Info: Pin VGA_G\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[7] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[6\] " "Info: Pin VGA_G\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[6] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Info: Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[5] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Info: Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[4] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Info: Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[3] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Info: Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[2] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Info: Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[1] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Info: Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_G[0] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 520 2032 2208 536 "VGA_G\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[9\] " "Info: Pin VGA_R\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[9] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[8\] " "Info: Pin VGA_R\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[8] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[7\] " "Info: Pin VGA_R\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[7] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[6\] " "Info: Pin VGA_R\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[6] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Info: Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[5] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Info: Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[4] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Info: Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[3] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Info: Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[2] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Info: Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[1] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Info: Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_R[0] } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESETn " "Info: Pin RESETn not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESETn } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 456 672 840 472 "RESETn" "" } { 504 928 979 520 "RESETn" "" } { 448 840 881 464 "RESETn" "" } { 464 1776 1817 480 "RESETn" "" } { 624 1464 1515 640 "RESETn" "" } { 768 576 627 784 "RESETn" "" } { 720 1056 1097 736 "RESETn" "" } { 768 816 867 784 "RESETn" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_27 " "Info: Pin CLOCK_27 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_27 } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KBD_DAT " "Info: Pin KBD_DAT not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { KBD_DAT } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 808 448 616 824 "KBD_DAT" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KBD_CLK " "Info: Pin KBD_CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { KBD_CLK } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 792 448 616 808 "KBD_CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_27 (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_27 (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_27 } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 508 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESETn (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node RESETn (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD:inst7\|bitrec:inst2\|dout\[0\]~1 " "Info: Destination node KBD:inst7\|bitrec:inst2\|dout\[0\]~1" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD:inst7|bitrec:inst2|dout[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD:inst7\|bitrec:inst2\|shift_reg\[8\]~0 " "Info: Destination node KBD:inst7\|bitrec:inst2\|shift_reg\[8\]~0" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD:inst7|bitrec:inst2|shift_reg[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 688 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESETn } } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 456 672 840 472 "RESETn" "" } { 504 928 979 520 "RESETn" "" } { 448 840 881 464 "RESETn" "" } { 464 1776 1817 480 "RESETn" "" } { 624 1464 1515 640 "RESETn" "" } { 768 576 627 784 "RESETn" "" } { 720 1056 1097 736 "RESETn" "" } { 768 816 867 784 "RESETn" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/" 0 { } { { 0 { 0 ""} 0 509 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 2 44 0 " "Info: Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 2 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 14 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.014 ns register register " "Info: Estimated most critical path is register to register delay of 14.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mario:inst\|sigY\[1\] 1 REG LAB_X18_Y5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y5; Fanout = 9; REG Node = 'mario:inst\|sigY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mario:inst|sigY[1] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.414 ns) 1.603 ns mario_draw:inst1\|Add1~1 2 COMB LAB_X14_Y7 2 " "Info: 2: + IC(1.189 ns) + CELL(0.414 ns) = 1.603 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { mario:inst|sigY[1] mario_draw:inst1|Add1~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.013 ns mario_draw:inst1\|Add1~2 3 COMB LAB_X14_Y7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 2.013 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'mario_draw:inst1\|Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mario_draw:inst1|Add1~1 mario_draw:inst1|Add1~2 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.393 ns) 3.288 ns mario_draw:inst1\|LessThan3~7 4 COMB LAB_X17_Y7 1 " "Info: 4: + IC(0.882 ns) + CELL(0.393 ns) = 3.288 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { mario_draw:inst1|Add1~2 mario_draw:inst1|LessThan3~7 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.359 ns mario_draw:inst1\|LessThan3~9 5 COMB LAB_X17_Y7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.359 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|LessThan3~7 mario_draw:inst1|LessThan3~9 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.430 ns mario_draw:inst1\|LessThan3~11 6 COMB LAB_X17_Y7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.430 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|LessThan3~9 mario_draw:inst1|LessThan3~11 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.501 ns mario_draw:inst1\|LessThan3~13 7 COMB LAB_X17_Y7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.501 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|LessThan3~11 mario_draw:inst1|LessThan3~13 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.572 ns mario_draw:inst1\|LessThan3~15 8 COMB LAB_X17_Y7 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.572 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|LessThan3~13 mario_draw:inst1|LessThan3~15 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.643 ns mario_draw:inst1\|LessThan3~17 9 COMB LAB_X17_Y7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.643 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|LessThan3~15 mario_draw:inst1|LessThan3~17 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.053 ns mario_draw:inst1\|LessThan3~18 10 COMB LAB_X17_Y7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.053 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mario_draw:inst1|LessThan3~17 mario_draw:inst1|LessThan3~18 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.438 ns) 5.353 ns mario_draw:inst1\|LessThan3~20 11 COMB LAB_X13_Y9 1 " "Info: 11: + IC(0.862 ns) + CELL(0.438 ns) = 5.353 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'mario_draw:inst1\|LessThan3~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { mario_draw:inst1|LessThan3~18 mario_draw:inst1|LessThan3~20 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.918 ns mario_draw:inst1\|LessThan3~24 12 COMB LAB_X13_Y9 33 " "Info: 12: + IC(0.127 ns) + CELL(0.438 ns) = 5.918 ns; Loc. = LAB_X13_Y9; Fanout = 33; COMB Node = 'mario_draw:inst1\|LessThan3~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mario_draw:inst1|LessThan3~20 mario_draw:inst1|LessThan3~24 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.420 ns) 7.011 ns mario_draw:inst1\|bCoord_Y~2 13 COMB LAB_X12_Y6 30 " "Info: 13: + IC(0.673 ns) + CELL(0.420 ns) = 7.011 ns; Loc. = LAB_X12_Y6; Fanout = 30; COMB Node = 'mario_draw:inst1\|bCoord_Y~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { mario_draw:inst1|LessThan3~24 mario_draw:inst1|bCoord_Y~2 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.437 ns) 8.541 ns mario_draw:inst1\|Mux111~0 14 COMB LAB_X18_Y7 5 " "Info: 14: + IC(1.093 ns) + CELL(0.437 ns) = 8.541 ns; Loc. = LAB_X18_Y7; Fanout = 5; COMB Node = 'mario_draw:inst1\|Mux111~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { mario_draw:inst1|bCoord_Y~2 mario_draw:inst1|Mux111~0 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.438 ns) 9.595 ns mario_draw:inst1\|Mux111~4 15 COMB LAB_X17_Y9 1 " "Info: 15: + IC(0.616 ns) + CELL(0.438 ns) = 9.595 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux111~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { mario_draw:inst1|Mux111~0 mario_draw:inst1|Mux111~4 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 10.160 ns mario_draw:inst1\|Mux118~86 16 COMB LAB_X17_Y9 1 " "Info: 16: + IC(0.290 ns) + CELL(0.275 ns) = 10.160 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mario_draw:inst1|Mux111~4 mario_draw:inst1|Mux118~86 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.725 ns mario_draw:inst1\|Mux117~4 17 COMB LAB_X17_Y9 1 " "Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 10.725 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux117~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mario_draw:inst1|Mux118~86 mario_draw:inst1|Mux117~4 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.271 ns) 12.306 ns mario_draw:inst1\|Mux117~5 18 COMB LAB_X9_Y6 1 " "Info: 18: + IC(1.310 ns) + CELL(0.271 ns) = 12.306 ns; Loc. = LAB_X9_Y6; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux117~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { mario_draw:inst1|Mux117~4 mario_draw:inst1|Mux117~5 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.871 ns mario_draw:inst1\|Mux117~6 19 COMB LAB_X9_Y6 1 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 12.871 ns; Loc. = LAB_X9_Y6; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux117~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mario_draw:inst1|Mux117~5 mario_draw:inst1|Mux117~6 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.271 ns) 13.930 ns mario_draw:inst1\|Mux117~10 20 COMB LAB_X10_Y10 1 " "Info: 20: + IC(0.788 ns) + CELL(0.271 ns) = 13.930 ns; Loc. = LAB_X10_Y10; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux117~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { mario_draw:inst1|Mux117~6 mario_draw:inst1|Mux117~10 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.014 ns mario_draw:inst1\|mVGA_RGB\[2\] 21 REG LAB_X10_Y10 1 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 14.014 ns; Loc. = LAB_X10_Y10; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mario_draw:inst1|Mux117~10 mario_draw:inst1|mVGA_RGB[2] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.354 ns ( 38.20 % ) " "Info: Total cell delay = 5.354 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.660 ns ( 61.80 % ) " "Info: Total interconnect delay = 8.660 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.014 ns" { mario:inst|sigY[1] mario_draw:inst1|Add1~1 mario_draw:inst1|Add1~2 mario_draw:inst1|LessThan3~7 mario_draw:inst1|LessThan3~9 mario_draw:inst1|LessThan3~11 mario_draw:inst1|LessThan3~13 mario_draw:inst1|LessThan3~15 mario_draw:inst1|LessThan3~17 mario_draw:inst1|LessThan3~18 mario_draw:inst1|LessThan3~20 mario_draw:inst1|LessThan3~24 mario_draw:inst1|bCoord_Y~2 mario_draw:inst1|Mux111~0 mario_draw:inst1|Mux111~4 mario_draw:inst1|Mux118~86 mario_draw:inst1|Mux117~4 mario_draw:inst1|Mux117~5 mario_draw:inst1|Mux117~6 mario_draw:inst1|Mux117~10 mario_draw:inst1|mVGA_RGB[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "45 " "Warning: Found 45 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_check 0 " "Info: Pin \"led_check\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[8\] 0 " "Info: Pin \"a\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[7\] 0 " "Info: Pin \"a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[6\] 0 " "Info: Pin \"a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[5\] 0 " "Info: Pin \"a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[4\] 0 " "Info: Pin \"a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[3\] 0 " "Info: Pin \"a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[2\] 0 " "Info: Pin \"a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[1\] 0 " "Info: Pin \"a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[0\] 0 " "Info: Pin \"a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SuperMario.fit.smsg " "Info: Generated suppressed messages file C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SuperMario.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 21:29:59 2017 " "Info: Processing ended: Tue Aug 29 21:29:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 21:30:00 2017 " "Info: Processing started: Tue Aug 29 21:30:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 21:30:00 2017 " "Info: Processing ended: Tue Aug 29 21:30:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 21:30:01 2017 " "Info: Processing started: Tue Aug 29 21:30:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register mario:inst\|sigY\[5\] register mario_draw:inst1\|mVGA_RGB\[3\] 21.3 ns " "Info: Slack time is 21.3 ns for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"mario:inst\|sigY\[5\]\" and destination register \"mario_draw:inst1\|mVGA_RGB\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "63.54 MHz 15.737 ns " "Info: Fmax is 63.54 MHz (period= 15.737 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.808 ns + Largest register register " "Info: + Largest register to register requirement is 36.808 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.260 ns " "Info: + Latch edge is 38.260 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 1.223 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 1.223 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.223 ns " "Info: - Launch edge is 1.223 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 1.223 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 1.223 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns + Largest " "Info: + Largest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 1.931 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 1.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 0.706 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 228 " "Info: 2: + IC(0.706 ns) + CELL(0.000 ns) = 0.706 ns; Loc. = CLKCTRL_G2; Fanout = 228; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.537 ns) 1.931 ns mario_draw:inst1\|mVGA_RGB\[3\] 3 REG LCFF_X12_Y7_N25 1 " "Info: 3: + IC(0.688 ns) + CELL(0.537 ns) = 1.931 ns; Loc. = LCFF_X12_Y7_N25; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[3] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 27.81 % ) " "Info: Total cell delay = 0.537 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 72.19 % ) " "Info: Total interconnect delay = 1.394 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.931 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[3] {} } { 0.000ns 0.706ns 0.688ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 1.946 ns - Longest register " "Info: - Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 1.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 0.706 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 228 " "Info: 2: + IC(0.706 ns) + CELL(0.000 ns) = 0.706 ns; Loc. = CLKCTRL_G2; Fanout = 228; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.537 ns) 1.946 ns mario:inst\|sigY\[5\] 3 REG LCFF_X18_Y5_N25 6 " "Info: 3: + IC(0.703 ns) + CELL(0.537 ns) = 1.946 ns; Loc. = LCFF_X18_Y5_N25; Fanout = 6; REG Node = 'mario:inst\|sigY\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[5] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 27.60 % ) " "Info: Total cell delay = 0.537 ns ( 27.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.409 ns ( 72.40 % ) " "Info: Total interconnect delay = 1.409 ns ( 72.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.946 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[5] {} } { 0.000ns 0.706ns 0.703ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.931 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[3] {} } { 0.000ns 0.706ns 0.688ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.946 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[5] {} } { 0.000ns 0.706ns 0.703ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.931 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[3] {} } { 0.000ns 0.706ns 0.688ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.946 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[5] {} } { 0.000ns 0.706ns 0.703ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.508 ns - Longest register register " "Info: - Longest register to register delay is 15.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mario:inst\|sigY\[5\] 1 REG LCFF_X18_Y5_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y5_N25; Fanout = 6; REG Node = 'mario:inst\|sigY\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mario:inst|sigY[5] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.393 ns) 1.697 ns mario_draw:inst1\|Add1~7 2 COMB LCCOMB_X14_Y7_N8 2 " "Info: 2: + IC(1.304 ns) + CELL(0.393 ns) = 1.697 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { mario:inst|sigY[5] mario_draw:inst1|Add1~7 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.768 ns mario_draw:inst1\|Add1~9 3 COMB LCCOMB_X14_Y7_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.768 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~9 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.839 ns mario_draw:inst1\|Add1~11 4 COMB LCCOMB_X14_Y7_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.839 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~9 mario_draw:inst1|Add1~11 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.998 ns mario_draw:inst1\|Add1~13 5 COMB LCCOMB_X14_Y7_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.998 ns; Loc. = LCCOMB_X14_Y7_N14; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { mario_draw:inst1|Add1~11 mario_draw:inst1|Add1~13 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.069 ns mario_draw:inst1\|Add1~15 6 COMB LCCOMB_X14_Y7_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.069 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~13 mario_draw:inst1|Add1~15 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.140 ns mario_draw:inst1\|Add1~17 7 COMB LCCOMB_X14_Y7_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.140 ns; Loc. = LCCOMB_X14_Y7_N18; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~15 mario_draw:inst1|Add1~17 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.211 ns mario_draw:inst1\|Add1~19 8 COMB LCCOMB_X14_Y7_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.211 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~17 mario_draw:inst1|Add1~19 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.282 ns mario_draw:inst1\|Add1~21 9 COMB LCCOMB_X14_Y7_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.282 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~19 mario_draw:inst1|Add1~21 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.353 ns mario_draw:inst1\|Add1~23 10 COMB LCCOMB_X14_Y7_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.353 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~21 mario_draw:inst1|Add1~23 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.424 ns mario_draw:inst1\|Add1~25 11 COMB LCCOMB_X14_Y7_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.424 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~23 mario_draw:inst1|Add1~25 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.495 ns mario_draw:inst1\|Add1~27 12 COMB LCCOMB_X14_Y7_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.495 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~25 mario_draw:inst1|Add1~27 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.641 ns mario_draw:inst1\|Add1~29 13 COMB LCCOMB_X14_Y7_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 2.641 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { mario_draw:inst1|Add1~27 mario_draw:inst1|Add1~29 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.712 ns mario_draw:inst1\|Add1~31 14 COMB LCCOMB_X14_Y6_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.712 ns; Loc. = LCCOMB_X14_Y6_N0; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~29 mario_draw:inst1|Add1~31 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.783 ns mario_draw:inst1\|Add1~33 15 COMB LCCOMB_X14_Y6_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.783 ns; Loc. = LCCOMB_X14_Y6_N2; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~31 mario_draw:inst1|Add1~33 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.854 ns mario_draw:inst1\|Add1~35 16 COMB LCCOMB_X14_Y6_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.854 ns; Loc. = LCCOMB_X14_Y6_N4; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~33 mario_draw:inst1|Add1~35 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.925 ns mario_draw:inst1\|Add1~37 17 COMB LCCOMB_X14_Y6_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.925 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~35 mario_draw:inst1|Add1~37 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.996 ns mario_draw:inst1\|Add1~39 18 COMB LCCOMB_X14_Y6_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.996 ns; Loc. = LCCOMB_X14_Y6_N8; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~37 mario_draw:inst1|Add1~39 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.067 ns mario_draw:inst1\|Add1~41 19 COMB LCCOMB_X14_Y6_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.067 ns; Loc. = LCCOMB_X14_Y6_N10; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~39 mario_draw:inst1|Add1~41 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.138 ns mario_draw:inst1\|Add1~43 20 COMB LCCOMB_X14_Y6_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.138 ns; Loc. = LCCOMB_X14_Y6_N12; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~41 mario_draw:inst1|Add1~43 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.297 ns mario_draw:inst1\|Add1~45 21 COMB LCCOMB_X14_Y6_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 3.297 ns; Loc. = LCCOMB_X14_Y6_N14; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { mario_draw:inst1|Add1~43 mario_draw:inst1|Add1~45 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.368 ns mario_draw:inst1\|Add1~47 22 COMB LCCOMB_X14_Y6_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.368 ns; Loc. = LCCOMB_X14_Y6_N16; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~45 mario_draw:inst1|Add1~47 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.439 ns mario_draw:inst1\|Add1~49 23 COMB LCCOMB_X14_Y6_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.439 ns; Loc. = LCCOMB_X14_Y6_N18; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~47 mario_draw:inst1|Add1~49 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.510 ns mario_draw:inst1\|Add1~51 24 COMB LCCOMB_X14_Y6_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.510 ns; Loc. = LCCOMB_X14_Y6_N20; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~49 mario_draw:inst1|Add1~51 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.581 ns mario_draw:inst1\|Add1~53 25 COMB LCCOMB_X14_Y6_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.581 ns; Loc. = LCCOMB_X14_Y6_N22; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~51 mario_draw:inst1|Add1~53 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.652 ns mario_draw:inst1\|Add1~55 26 COMB LCCOMB_X14_Y6_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.652 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~53 mario_draw:inst1|Add1~55 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.723 ns mario_draw:inst1\|Add1~57 27 COMB LCCOMB_X14_Y6_N26 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.723 ns; Loc. = LCCOMB_X14_Y6_N26; Fanout = 1; COMB Node = 'mario_draw:inst1\|Add1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~55 mario_draw:inst1|Add1~57 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.133 ns mario_draw:inst1\|Add1~58 28 COMB LCCOMB_X14_Y6_N28 1 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 4.133 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 1; COMB Node = 'mario_draw:inst1\|Add1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mario_draw:inst1|Add1~57 mario_draw:inst1|Add1~58 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.275 ns) 5.563 ns mario_draw:inst1\|bCoord_Y~1 29 COMB LCCOMB_X13_Y9_N4 33 " "Info: 29: + IC(1.155 ns) + CELL(0.275 ns) = 5.563 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 33; COMB Node = 'mario_draw:inst1\|bCoord_Y~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { mario_draw:inst1|Add1~58 mario_draw:inst1|bCoord_Y~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.271 ns) 7.236 ns mario_draw:inst1\|bCoord_Y~2 30 COMB LCCOMB_X12_Y6_N4 30 " "Info: 30: + IC(1.402 ns) + CELL(0.271 ns) = 7.236 ns; Loc. = LCCOMB_X12_Y6_N4; Fanout = 30; COMB Node = 'mario_draw:inst1\|bCoord_Y~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { mario_draw:inst1|bCoord_Y~1 mario_draw:inst1|bCoord_Y~2 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.857 ns) + CELL(0.438 ns) 9.531 ns mario_draw:inst1\|Mux118~68 31 COMB LCCOMB_X12_Y9_N18 1 " "Info: 31: + IC(1.857 ns) + CELL(0.438 ns) = 9.531 ns; Loc. = LCCOMB_X12_Y9_N18; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { mario_draw:inst1|bCoord_Y~2 mario_draw:inst1|Mux118~68 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.275 ns) 10.810 ns mario_draw:inst1\|Mux118~69 32 COMB LCCOMB_X9_Y6_N8 1 " "Info: 32: + IC(1.004 ns) + CELL(0.275 ns) = 10.810 ns; Loc. = LCCOMB_X9_Y6_N8; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { mario_draw:inst1|Mux118~68 mario_draw:inst1|Mux118~69 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 11.477 ns mario_draw:inst1\|Mux118~70 33 COMB LCCOMB_X9_Y6_N10 1 " "Info: 33: + IC(0.247 ns) + CELL(0.420 ns) = 11.477 ns; Loc. = LCCOMB_X9_Y6_N10; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { mario_draw:inst1|Mux118~69 mario_draw:inst1|Mux118~70 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.420 ns) 12.873 ns mario_draw:inst1\|Mux118~71 34 COMB LCCOMB_X12_Y7_N18 1 " "Info: 34: + IC(0.976 ns) + CELL(0.420 ns) = 12.873 ns; Loc. = LCCOMB_X12_Y7_N18; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { mario_draw:inst1|Mux118~70 mario_draw:inst1|Mux118~71 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.436 ns) 14.023 ns mario_draw:inst1\|Mux116~0 35 COMB LCCOMB_X12_Y7_N20 1 " "Info: 35: + IC(0.714 ns) + CELL(0.436 ns) = 14.023 ns; Loc. = LCCOMB_X12_Y7_N20; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux116~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { mario_draw:inst1|Mux118~71 mario_draw:inst1|Mux116~0 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.438 ns) 14.723 ns mario_draw:inst1\|Mux116~1 36 COMB LCCOMB_X12_Y7_N16 1 " "Info: 36: + IC(0.262 ns) + CELL(0.438 ns) = 14.723 ns; Loc. = LCCOMB_X12_Y7_N16; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux116~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { mario_draw:inst1|Mux116~0 mario_draw:inst1|Mux116~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 15.424 ns mario_draw:inst1\|Mux116~5 37 COMB LCCOMB_X12_Y7_N24 1 " "Info: 37: + IC(0.263 ns) + CELL(0.438 ns) = 15.424 ns; Loc. = LCCOMB_X12_Y7_N24; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux116~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { mario_draw:inst1|Mux116~1 mario_draw:inst1|Mux116~5 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 15.508 ns mario_draw:inst1\|mVGA_RGB\[3\] 38 REG LCFF_X12_Y7_N25 1 " "Info: 38: + IC(0.000 ns) + CELL(0.084 ns) = 15.508 ns; Loc. = LCFF_X12_Y7_N25; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mario_draw:inst1|Mux116~5 mario_draw:inst1|mVGA_RGB[3] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.324 ns ( 40.78 % ) " "Info: Total cell delay = 6.324 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.184 ns ( 59.22 % ) " "Info: Total interconnect delay = 9.184 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.508 ns" { mario:inst|sigY[5] mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~9 mario_draw:inst1|Add1~11 mario_draw:inst1|Add1~13 mario_draw:inst1|Add1~15 mario_draw:inst1|Add1~17 mario_draw:inst1|Add1~19 mario_draw:inst1|Add1~21 mario_draw:inst1|Add1~23 mario_draw:inst1|Add1~25 mario_draw:inst1|Add1~27 mario_draw:inst1|Add1~29 mario_draw:inst1|Add1~31 mario_draw:inst1|Add1~33 mario_draw:inst1|Add1~35 mario_draw:inst1|Add1~37 mario_draw:inst1|Add1~39 mario_draw:inst1|Add1~41 mario_draw:inst1|Add1~43 mario_draw:inst1|Add1~45 mario_draw:inst1|Add1~47 mario_draw:inst1|Add1~49 mario_draw:inst1|Add1~51 mario_draw:inst1|Add1~53 mario_draw:inst1|Add1~55 mario_draw:inst1|Add1~57 mario_draw:inst1|Add1~58 mario_draw:inst1|bCoord_Y~1 mario_draw:inst1|bCoord_Y~2 mario_draw:inst1|Mux118~68 mario_draw:inst1|Mux118~69 mario_draw:inst1|Mux118~70 mario_draw:inst1|Mux118~71 mario_draw:inst1|Mux116~0 mario_draw:inst1|Mux116~1 mario_draw:inst1|Mux116~5 mario_draw:inst1|mVGA_RGB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.508 ns" { mario:inst|sigY[5] {} mario_draw:inst1|Add1~7 {} mario_draw:inst1|Add1~9 {} mario_draw:inst1|Add1~11 {} mario_draw:inst1|Add1~13 {} mario_draw:inst1|Add1~15 {} mario_draw:inst1|Add1~17 {} mario_draw:inst1|Add1~19 {} mario_draw:inst1|Add1~21 {} mario_draw:inst1|Add1~23 {} mario_draw:inst1|Add1~25 {} mario_draw:inst1|Add1~27 {} mario_draw:inst1|Add1~29 {} mario_draw:inst1|Add1~31 {} mario_draw:inst1|Add1~33 {} mario_draw:inst1|Add1~35 {} mario_draw:inst1|Add1~37 {} mario_draw:inst1|Add1~39 {} mario_draw:inst1|Add1~41 {} mario_draw:inst1|Add1~43 {} mario_draw:inst1|Add1~45 {} mario_draw:inst1|Add1~47 {} mario_draw:inst1|Add1~49 {} mario_draw:inst1|Add1~51 {} mario_draw:inst1|Add1~53 {} mario_draw:inst1|Add1~55 {} mario_draw:inst1|Add1~57 {} mario_draw:inst1|Add1~58 {} mario_draw:inst1|bCoord_Y~1 {} mario_draw:inst1|bCoord_Y~2 {} mario_draw:inst1|Mux118~68 {} mario_draw:inst1|Mux118~69 {} mario_draw:inst1|Mux118~70 {} mario_draw:inst1|Mux118~71 {} mario_draw:inst1|Mux116~0 {} mario_draw:inst1|Mux116~1 {} mario_draw:inst1|Mux116~5 {} mario_draw:inst1|mVGA_RGB[3] {} } { 0.000ns 1.304ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.155ns 1.402ns 1.857ns 1.004ns 0.247ns 0.976ns 0.714ns 0.262ns 0.263ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.271ns 0.438ns 0.275ns 0.420ns 0.420ns 0.436ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.931 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[3] {} } { 0.000ns 0.706ns 0.688ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.946 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[5] {} } { 0.000ns 0.706ns 0.703ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.508 ns" { mario:inst|sigY[5] mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~9 mario_draw:inst1|Add1~11 mario_draw:inst1|Add1~13 mario_draw:inst1|Add1~15 mario_draw:inst1|Add1~17 mario_draw:inst1|Add1~19 mario_draw:inst1|Add1~21 mario_draw:inst1|Add1~23 mario_draw:inst1|Add1~25 mario_draw:inst1|Add1~27 mario_draw:inst1|Add1~29 mario_draw:inst1|Add1~31 mario_draw:inst1|Add1~33 mario_draw:inst1|Add1~35 mario_draw:inst1|Add1~37 mario_draw:inst1|Add1~39 mario_draw:inst1|Add1~41 mario_draw:inst1|Add1~43 mario_draw:inst1|Add1~45 mario_draw:inst1|Add1~47 mario_draw:inst1|Add1~49 mario_draw:inst1|Add1~51 mario_draw:inst1|Add1~53 mario_draw:inst1|Add1~55 mario_draw:inst1|Add1~57 mario_draw:inst1|Add1~58 mario_draw:inst1|bCoord_Y~1 mario_draw:inst1|bCoord_Y~2 mario_draw:inst1|Mux118~68 mario_draw:inst1|Mux118~69 mario_draw:inst1|Mux118~70 mario_draw:inst1|Mux118~71 mario_draw:inst1|Mux116~0 mario_draw:inst1|Mux116~1 mario_draw:inst1|Mux116~5 mario_draw:inst1|mVGA_RGB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.508 ns" { mario:inst|sigY[5] {} mario_draw:inst1|Add1~7 {} mario_draw:inst1|Add1~9 {} mario_draw:inst1|Add1~11 {} mario_draw:inst1|Add1~13 {} mario_draw:inst1|Add1~15 {} mario_draw:inst1|Add1~17 {} mario_draw:inst1|Add1~19 {} mario_draw:inst1|Add1~21 {} mario_draw:inst1|Add1~23 {} mario_draw:inst1|Add1~25 {} mario_draw:inst1|Add1~27 {} mario_draw:inst1|Add1~29 {} mario_draw:inst1|Add1~31 {} mario_draw:inst1|Add1~33 {} mario_draw:inst1|Add1~35 {} mario_draw:inst1|Add1~37 {} mario_draw:inst1|Add1~39 {} mario_draw:inst1|Add1~41 {} mario_draw:inst1|Add1~43 {} mario_draw:inst1|Add1~45 {} mario_draw:inst1|Add1~47 {} mario_draw:inst1|Add1~49 {} mario_draw:inst1|Add1~51 {} mario_draw:inst1|Add1~53 {} mario_draw:inst1|Add1~55 {} mario_draw:inst1|Add1~57 {} mario_draw:inst1|Add1~58 {} mario_draw:inst1|bCoord_Y~1 {} mario_draw:inst1|bCoord_Y~2 {} mario_draw:inst1|Mux118~68 {} mario_draw:inst1|Mux118~69 {} mario_draw:inst1|Mux118~70 {} mario_draw:inst1|Mux118~71 {} mario_draw:inst1|Mux116~0 {} mario_draw:inst1|Mux116~1 {} mario_draw:inst1|Mux116~5 {} mario_draw:inst1|mVGA_RGB[3] {} } { 0.000ns 1.304ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.155ns 1.402ns 1.857ns 1.004ns 0.247ns 0.976ns 0.714ns 0.262ns 0.263ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.271ns 0.438ns 0.275ns 0.420ns 0.420ns 0.436ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register misc:inst5\|Reset_Delay:r0\|Cont\[9\] register misc:inst5\|Reset_Delay:r0\|Cont\[3\] 33.044 ns " "Info: Slack time is 33.044 ns for clock \"CLOCK_27\" between source register \"misc:inst5\|Reset_Delay:r0\|Cont\[9\]\" and destination register \"misc:inst5\|Reset_Delay:r0\|Cont\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "250.44 MHz 3.993 ns " "Info: Fmax is 250.44 MHz (period= 3.993 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.823 ns + Largest register register " "Info: + Largest register to register requirement is 36.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.353 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_27 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G0 21 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G0; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.537 ns) 2.353 ns misc:inst5\|Reset_Delay:r0\|Cont\[3\] 3 REG LCFF_X2_Y3_N19 3 " "Info: 3: + IC(0.705 ns) + CELL(0.537 ns) = 2.353 ns; Loc. = LCFF_X2_Y3_N19; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.85 % ) " "Info: Total cell delay = 1.526 ns ( 64.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.827 ns ( 35.15 % ) " "Info: Total interconnect delay = 0.827 ns ( 35.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.353 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_27 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G0 21 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G0; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.537 ns) 2.353 ns misc:inst5\|Reset_Delay:r0\|Cont\[9\] 3 REG LCFF_X2_Y3_N3 3 " "Info: 3: + IC(0.705 ns) + CELL(0.537 ns) = 2.353 ns; Loc. = LCFF_X2_Y3_N3; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[9] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.85 % ) " "Info: Total cell delay = 1.526 ns ( 64.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.827 ns ( 35.15 % ) " "Info: Total interconnect delay = 0.827 ns ( 35.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[9] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[9] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[9] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.779 ns - Longest register register " "Info: - Longest register to register delay is 3.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|Reset_Delay:r0\|Cont\[9\] 1 REG LCFF_X2_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y3_N3; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|Reset_Delay:r0|Cont[9] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.398 ns) 1.167 ns misc:inst5\|Reset_Delay:r0\|Equal0~3 2 COMB LCCOMB_X2_Y2_N24 1 " "Info: 2: + IC(0.769 ns) + CELL(0.398 ns) = 1.167 ns; Loc. = LCCOMB_X2_Y2_N24; Fanout = 1; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { misc:inst5|Reset_Delay:r0|Cont[9] misc:inst5|Reset_Delay:r0|Equal0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.410 ns) 1.839 ns misc:inst5\|Reset_Delay:r0\|Equal0~5 3 COMB LCCOMB_X2_Y2_N20 2 " "Info: 3: + IC(0.262 ns) + CELL(0.410 ns) = 1.839 ns; Loc. = LCCOMB_X2_Y2_N20; Fanout = 2; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { misc:inst5|Reset_Delay:r0|Equal0~3 misc:inst5|Reset_Delay:r0|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.373 ns misc:inst5\|Reset_Delay:r0\|Equal0~6 4 COMB LCCOMB_X2_Y2_N30 20 " "Info: 4: + IC(0.259 ns) + CELL(0.275 ns) = 2.373 ns; Loc. = LCCOMB_X2_Y2_N30; Fanout = 20; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.660 ns) 3.779 ns misc:inst5\|Reset_Delay:r0\|Cont\[3\] 5 REG LCFF_X2_Y3_N19 3 " "Info: 5: + IC(0.746 ns) + CELL(0.660 ns) = 3.779 ns; Loc. = LCFF_X2_Y3_N19; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 46.12 % ) " "Info: Total cell delay = 1.743 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 53.88 % ) " "Info: Total interconnect delay = 2.036 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { misc:inst5|Reset_Delay:r0|Cont[9] misc:inst5|Reset_Delay:r0|Equal0~3 misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { misc:inst5|Reset_Delay:r0|Cont[9] {} misc:inst5|Reset_Delay:r0|Equal0~3 {} misc:inst5|Reset_Delay:r0|Equal0~5 {} misc:inst5|Reset_Delay:r0|Equal0~6 {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.769ns 0.262ns 0.259ns 0.746ns } { 0.000ns 0.398ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[9] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { misc:inst5|Reset_Delay:r0|Cont[9] misc:inst5|Reset_Delay:r0|Equal0~3 misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.779 ns" { misc:inst5|Reset_Delay:r0|Cont[9] {} misc:inst5|Reset_Delay:r0|Equal0~3 {} misc:inst5|Reset_Delay:r0|Equal0~5 {} misc:inst5|Reset_Delay:r0|Equal0~6 {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.769ns 0.262ns 0.259ns 0.746ns } { 0.000ns 0.398ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:inst6\|oVGA_V_SYNC_t register VGA_Controller:inst6\|oVGA_V_SYNC_t 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\" and destination register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 1 REG LCFF_X15_Y9_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:inst6\|oVGA_V_SYNC_t~0 2 COMB LCCOMB_X15_Y9_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X15_Y9_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.223 ns " "Info: + Latch edge is 1.223 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 1.223 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 1.223 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.223 ns " "Info: - Launch edge is 1.223 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 1.223 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 1.223 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 1.948 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 1.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 0.706 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 228 " "Info: 2: + IC(0.706 ns) + CELL(0.000 ns) = 0.706 ns; Loc. = CLKCTRL_G2; Fanout = 228; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.537 ns) 1.948 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X15_Y9_N1 3 " "Info: 3: + IC(0.705 ns) + CELL(0.537 ns) = 1.948 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 27.57 % ) " "Info: Total cell delay = 0.537 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.411 ns ( 72.43 % ) " "Info: Total interconnect delay = 1.411 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.706ns 0.705ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 1.948 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 1.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 0.706 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 228 " "Info: 2: + IC(0.706 ns) + CELL(0.000 ns) = 0.706 ns; Loc. = CLKCTRL_G2; Fanout = 228; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.537 ns) 1.948 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X15_Y9_N1 3 " "Info: 3: + IC(0.705 ns) + CELL(0.537 ns) = 1.948 ns; Loc. = LCFF_X15_Y9_N1; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 27.57 % ) " "Info: Total cell delay = 0.537 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.411 ns ( 72.43 % ) " "Info: Total interconnect delay = 1.411 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.706ns 0.705ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.706ns 0.705ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.706ns 0.705ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.948 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.706ns 0.705ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register misc:inst5\|Reset_Delay:r0\|Cont\[0\] register misc:inst5\|Reset_Delay:r0\|Cont\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_27\" between source register \"misc:inst5\|Reset_Delay:r0\|Cont\[0\]\" and destination register \"misc:inst5\|Reset_Delay:r0\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 1 REG LCFF_X2_Y3_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\]~0 2 COMB LCCOMB_X2_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y3_N0; Fanout = 1; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X2_Y3_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] {} misc:inst5|Reset_Delay:r0|Cont[0]~0 {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.353 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_27 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G0 21 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G0; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.537 ns) 2.353 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X2_Y3_N1 4 " "Info: 3: + IC(0.705 ns) + CELL(0.537 ns) = 2.353 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.85 % ) " "Info: Total cell delay = 1.526 ns ( 64.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.827 ns ( 35.15 % ) " "Info: Total interconnect delay = 0.827 ns ( 35.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.353 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_27 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G0 21 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G0; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.537 ns) 2.353 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X2_Y3_N1 4 " "Info: 3: + IC(0.705 ns) + CELL(0.537 ns) = 2.353 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.85 % ) " "Info: Total cell delay = 1.526 ns ( 64.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.827 ns ( 35.15 % ) " "Info: Total interconnect delay = 0.827 ns ( 35.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] {} misc:inst5|Reset_Delay:r0|Cont[0]~0 {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.122ns 0.705ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KBD:inst7\|bitrec:inst2\|present_state.LowClk KBD_DAT CLOCK_27 3.498 ns register " "Info: tsu for register \"KBD:inst7\|bitrec:inst2\|present_state.LowClk\" (data pin = \"KBD_DAT\", clock pin = \"CLOCK_27\") is 3.498 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.726 ns + Longest pin register " "Info: + Longest pin to register delay is 6.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns KBD_DAT 1 PIN PIN_129 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_129; Fanout = 3; PIN Node = 'KBD_DAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_DAT } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 808 448 616 824 "KBD_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.842 ns) + CELL(0.271 ns) 5.953 ns KBD:inst7\|bitrec:inst2\|Selector6~0 2 COMB LCCOMB_X13_Y11_N30 1 " "Info: 2: + IC(4.842 ns) + CELL(0.271 ns) = 5.953 ns; Loc. = LCCOMB_X13_Y11_N30; Fanout = 1; COMB Node = 'KBD:inst7\|bitrec:inst2\|Selector6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.113 ns" { KBD_DAT KBD:inst7|bitrec:inst2|Selector6~0 } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 6.642 ns KBD:inst7\|bitrec:inst2\|Selector6~1 3 COMB LCCOMB_X13_Y11_N28 1 " "Info: 3: + IC(0.269 ns) + CELL(0.420 ns) = 6.642 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 1; COMB Node = 'KBD:inst7\|bitrec:inst2\|Selector6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { KBD:inst7|bitrec:inst2|Selector6~0 KBD:inst7|bitrec:inst2|Selector6~1 } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.726 ns KBD:inst7\|bitrec:inst2\|present_state.LowClk 4 REG LCFF_X13_Y11_N29 8 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.726 ns; Loc. = LCFF_X13_Y11_N29; Fanout = 8; REG Node = 'KBD:inst7\|bitrec:inst2\|present_state.LowClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { KBD:inst7|bitrec:inst2|Selector6~1 KBD:inst7|bitrec:inst2|present_state.LowClk } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.615 ns ( 24.01 % ) " "Info: Total cell delay = 1.615 ns ( 24.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 75.99 % ) " "Info: Total interconnect delay = 5.111 ns ( 75.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { KBD_DAT KBD:inst7|bitrec:inst2|Selector6~0 KBD:inst7|bitrec:inst2|Selector6~1 KBD:inst7|bitrec:inst2|present_state.LowClk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.726 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst7|bitrec:inst2|Selector6~0 {} KBD:inst7|bitrec:inst2|Selector6~1 {} KBD:inst7|bitrec:inst2|present_state.LowClk {} } { 0.000ns 0.000ns 4.842ns 0.269ns 0.000ns } { 0.000ns 0.840ns 0.271ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1.223 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 1.223 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 1.969 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 1.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 0.706 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 228 " "Info: 2: + IC(0.706 ns) + CELL(0.000 ns) = 0.706 ns; Loc. = CLKCTRL_G2; Fanout = 228; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.537 ns) 1.969 ns KBD:inst7\|bitrec:inst2\|present_state.LowClk 3 REG LCFF_X13_Y11_N29 8 " "Info: 3: + IC(0.726 ns) + CELL(0.537 ns) = 1.969 ns; Loc. = LCFF_X13_Y11_N29; Fanout = 8; REG Node = 'KBD:inst7\|bitrec:inst2\|present_state.LowClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|present_state.LowClk } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 27.27 % ) " "Info: Total cell delay = 0.537 ns ( 27.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.432 ns ( 72.73 % ) " "Info: Total interconnect delay = 1.432 ns ( 72.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|present_state.LowClk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|present_state.LowClk {} } { 0.000ns 0.706ns 0.726ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { KBD_DAT KBD:inst7|bitrec:inst2|Selector6~0 KBD:inst7|bitrec:inst2|Selector6~1 KBD:inst7|bitrec:inst2|present_state.LowClk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.726 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst7|bitrec:inst2|Selector6~0 {} KBD:inst7|bitrec:inst2|Selector6~1 {} KBD:inst7|bitrec:inst2|present_state.LowClk {} } { 0.000ns 0.000ns 4.842ns 0.269ns 0.000ns } { 0.000ns 0.840ns 0.271ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|present_state.LowClk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.969 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|present_state.LowClk {} } { 0.000ns 0.706ns 0.726ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_B\[8\] VGA_Controller:inst6\|H_Cont\[3\] 14.415 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_B\[8\]\" through register \"VGA_Controller:inst6\|H_Cont\[3\]\" is 14.415 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1.223 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 1.223 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 1.956 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 1.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 0.706 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 228 " "Info: 2: + IC(0.706 ns) + CELL(0.000 ns) = 0.706 ns; Loc. = CLKCTRL_G2; Fanout = 228; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.537 ns) 1.956 ns VGA_Controller:inst6\|H_Cont\[3\] 3 REG LCFF_X15_Y11_N15 7 " "Info: 3: + IC(0.713 ns) + CELL(0.537 ns) = 1.956 ns; Loc. = LCFF_X15_Y11_N15; Fanout = 7; REG Node = 'VGA_Controller:inst6\|H_Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[3] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 27.45 % ) " "Info: Total cell delay = 0.537 ns ( 27.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.419 ns ( 72.55 % ) " "Info: Total interconnect delay = 1.419 ns ( 72.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|H_Cont[3] {} } { 0.000ns 0.706ns 0.713ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.986 ns + Longest register pin " "Info: + Longest register to pin delay is 10.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|H_Cont\[3\] 1 REG LCFF_X15_Y11_N15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N15; Fanout = 7; REG Node = 'VGA_Controller:inst6\|H_Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|H_Cont[3] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.438 ns) 1.995 ns VGA_Controller:inst6\|LessThan0~2 2 COMB LCCOMB_X14_Y9_N8 1 " "Info: 2: + IC(1.557 ns) + CELL(0.438 ns) = 1.995 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { VGA_Controller:inst6|H_Cont[3] VGA_Controller:inst6|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.438 ns) 2.912 ns VGA_Controller:inst6\|LessThan0~3 3 COMB LCCOMB_X15_Y9_N30 1 " "Info: 3: + IC(0.479 ns) + CELL(0.438 ns) = 2.912 ns; Loc. = LCCOMB_X15_Y9_N30; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.275 ns) 4.449 ns VGA_Controller:inst6\|oVGA_R~1 4 COMB LCCOMB_X14_Y8_N22 8 " "Info: 4: + IC(1.262 ns) + CELL(0.275 ns) = 4.449 ns; Loc. = LCCOMB_X14_Y8_N22; Fanout = 8; COMB Node = 'VGA_Controller:inst6\|oVGA_R~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.393 ns) 6.092 ns VGA_Controller:inst6\|oVGA_B\[8\]~1 5 COMB LCCOMB_X21_Y6_N30 1 " "Info: 5: + IC(1.250 ns) + CELL(0.393 ns) = 6.092 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_B\[8\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_B[8]~1 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(2.798 ns) 10.986 ns VGA_B\[8\] 6 PIN PIN_137 0 " "Info: 6: + IC(2.096 ns) + CELL(2.798 ns) = 10.986 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'VGA_B\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.894 ns" { VGA_Controller:inst6|oVGA_B[8]~1 VGA_B[8] } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 536 2032 2208 552 "VGA_B\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.342 ns ( 39.52 % ) " "Info: Total cell delay = 4.342 ns ( 39.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.644 ns ( 60.48 % ) " "Info: Total interconnect delay = 6.644 ns ( 60.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.986 ns" { VGA_Controller:inst6|H_Cont[3] VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_B[8]~1 VGA_B[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.986 ns" { VGA_Controller:inst6|H_Cont[3] {} VGA_Controller:inst6|LessThan0~2 {} VGA_Controller:inst6|LessThan0~3 {} VGA_Controller:inst6|oVGA_R~1 {} VGA_Controller:inst6|oVGA_B[8]~1 {} VGA_B[8] {} } { 0.000ns 1.557ns 0.479ns 1.262ns 1.250ns 2.096ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.393ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|H_Cont[3] {} } { 0.000ns 0.706ns 0.713ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.986 ns" { VGA_Controller:inst6|H_Cont[3] VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_B[8]~1 VGA_B[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.986 ns" { VGA_Controller:inst6|H_Cont[3] {} VGA_Controller:inst6|LessThan0~2 {} VGA_Controller:inst6|LessThan0~3 {} VGA_Controller:inst6|oVGA_R~1 {} VGA_Controller:inst6|oVGA_B[8]~1 {} VGA_B[8] {} } { 0.000ns 1.557ns 0.479ns 1.262ns 1.250ns 2.096ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.393ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "KBD:inst7\|lpf:cleaner\|shiftreg\[0\] KBD_CLK CLOCK_27 0.796 ns register " "Info: th for register \"KBD:inst7\|lpf:cleaner\|shiftreg\[0\]\" (data pin = \"KBD_CLK\", clock pin = \"CLOCK_27\") is 0.796 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1.223 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 1.223 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 1.954 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 1.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.000 ns) 0.706 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 228 " "Info: 2: + IC(0.706 ns) + CELL(0.000 ns) = 0.706 ns; Loc. = CLKCTRL_G2; Fanout = 228; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.537 ns) 1.954 ns KBD:inst7\|lpf:cleaner\|shiftreg\[0\] 3 REG LCFF_X14_Y11_N27 2 " "Info: 3: + IC(0.711 ns) + CELL(0.537 ns) = 1.954 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 2; REG Node = 'KBD:inst7\|lpf:cleaner\|shiftreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 27.48 % ) " "Info: Total cell delay = 0.537 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.417 ns ( 72.52 % ) " "Info: Total interconnect delay = 1.417 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.954 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.706ns 0.711ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.647 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KBD_CLK 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'KBD_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_CLK } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 792 448 616 808 "KBD_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.366 ns) 2.647 ns KBD:inst7\|lpf:cleaner\|shiftreg\[0\] 2 REG LCFF_X14_Y11_N27 2 " "Info: 2: + IC(1.282 ns) + CELL(0.366 ns) = 2.647 ns; Loc. = LCFF_X14_Y11_N27; Fanout = 2; REG Node = 'KBD:inst7\|lpf:cleaner\|shiftreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 51.57 % ) " "Info: Total cell delay = 1.365 ns ( 51.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 48.43 % ) " "Info: Total interconnect delay = 1.282 ns ( 48.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { KBD_CLK {} KBD_CLK~combout {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 1.282ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.954 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.706ns 0.711ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { KBD_CLK {} KBD_CLK~combout {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 1.282ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 21:30:01 2017 " "Info: Processing ended: Tue Aug 29 21:30:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Info: Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
