# Benchmark "control_merge_dataless" written by ABC on Sun Jul 13 20:30:33 2025
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] outs_valid index[0] index[1] \
 index[2] index_valid

.latch        n52 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n57 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n62 tehb.dataReg[0]  0
.latch        n67 tehb.dataReg[1]  0
.latch        n72 tehb.dataReg[2]  0
.latch        n77 tehb.control.fullReg  0

.names ins_valid[0] tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n45
01 1
.names tehb.control.fullReg new_n45 ins_ready[1]
01 1
.names ins_valid[0] new_n45 new_n47
00 1
.names ins_valid[2] new_n47 new_n48
11 1
.names tehb.control.fullReg new_n48 ins_ready[2]
01 1
.names ins_valid[3] new_n47 new_n50
11 1
.names new_n48 new_n50 new_n51
01 1
.names tehb.control.fullReg new_n51 ins_ready[3]
01 1
.names new_n48 new_n51 new_n53
00 1
.names new_n47 new_n53 new_n54
11 1
.names ins_valid[4] new_n54 new_n55
11 1
.names tehb.control.fullReg new_n55 ins_ready[4]
01 1
.names new_n54 new_n55 new_n57_1
10 1
.names ins_valid[5] new_n57_1 new_n58
11 1
.names tehb.control.fullReg new_n58 ins_ready[5]
01 1
.names new_n57_1 new_n58 new_n60
10 1
.names ins_valid[6] new_n60 new_n61
11 1
.names tehb.control.fullReg new_n61 ins_ready[6]
01 1
.names new_n60 new_n61 new_n63
10 1
.names ins_valid[7] new_n63 new_n64
11 1
.names tehb.control.fullReg new_n64 ins_ready[7]
01 1
.names new_n63 new_n64 new_n66
10 1
.names tehb.control.fullReg new_n66 new_n67_1
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n67_1 \
 outs_valid
10 1
.names tehb.dataReg[0] tehb.control.fullReg new_n69
11 1
.names new_n45 new_n51 new_n70
00 1
.names new_n55 new_n70 new_n71
00 1
.names new_n58 new_n71 new_n72_1
00 1
.names new_n61 new_n72_1 new_n73
00 1
.names new_n64 new_n73 new_n74
00 1
.names tehb.control.fullReg new_n74 new_n75
00 1
.names new_n69 new_n75 index[0]
00 0
.names tehb.dataReg[1] tehb.control.fullReg new_n77_1
11 1
.names new_n61 new_n64 new_n78
00 1
.names new_n53 new_n78 new_n79
11 1
.names tehb.control.fullReg new_n79 new_n80
00 1
.names new_n77_1 new_n80 index[1]
00 0
.names tehb.dataReg[2] tehb.control.fullReg new_n82
11 1
.names new_n55 new_n58 new_n83
00 1
.names new_n78 new_n83 new_n84
11 1
.names tehb.control.fullReg new_n84 new_n85
00 1
.names new_n82 new_n85 index[2]
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n67_1 \
 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n88
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n89
01 1
.names new_n88 new_n89 new_n90
00 1
.names rst new_n90 new_n91
00 1
.names new_n67_1 new_n91 n77
01 1
.names new_n88 n77 n52
01 0
.names new_n89 n77 n57
01 0
.names tehb.control.fullReg new_n90 new_n95
00 1
.names new_n66 new_n95 new_n96
01 1
.names tehb.dataReg[0] new_n96 new_n97
10 1
.names new_n74 new_n96 new_n98
01 1
.names new_n97 new_n98 new_n99
00 1
.names rst new_n99 n62
00 1
.names tehb.dataReg[1] new_n96 new_n101
10 1
.names new_n79 new_n96 new_n102
01 1
.names new_n101 new_n102 new_n103
00 1
.names rst new_n103 n67
00 1
.names tehb.dataReg[2] new_n96 new_n105
10 1
.names new_n84 new_n96 new_n106
01 1
.names new_n105 new_n106 new_n107
00 1
.names rst new_n107 n72
00 1
.end
