
const TCRWS = `1 1 1 1 1 1
1 0 0 0 0 0
0 1 1 1 1 1
0 0 0 0 0 0
0 0 0 0
1 1 50 100
1 2 100 100
1 3 100 50
1 4 -100 -100
0 0 0 0
1 1 50 100
1 2 100 100
1 3 100 50
1 4 -100 -100
0 0 0 0
1 1 50 100
1 2 100 100
1 3 100 50
1 4 -100 -100
0 0 0 0
1 1 50 100
1 2 100 100
1 3 100 50
1 4 -100 -100
0 0 0 0
0 0 1 1
1 1 1 1
0 0 0 100 100
1 1 0 50 50
0 1 1 0 0
0 0 0
1 0 0
1 1 1
0 0 0
1 1 0
1 1 1
0 0 0
1 0 0
1 1 0
1 1 1
1 2 0
0 0 0
1 1 0
1 0 1
1 1 1
0 0 0
1 1 1
1 2 2
1 3 3`

const faultRWS = `
unitest1
v-01-0
v-02-0
unitest10
v-01-0
v-02-0
unitest11
v-01-1
v-02-0
unitest12
v-01-0
v-02-1
unitest13
v-01-0
v-02-1
unitest14
v-01-1
v-02-0
unitest15
v-01-0
v-02-0
unitest16
v-01-1
v-02-0
unitest17
v-01-0
v-02-1
unitest18
v-01-0
v-02-1
unitest19
v-01-1
v-02-0
unitest2
v-01-0
v-02-0
unitest20
v-01-0
v-02-0
unitest21
v-01-1
v-02-0
unitest22
v-01-1
v-02-1
unitest23
v-01-1
v-02-1
unitest24
v-01-1
v-02-0
unitest25
v-01-0
v-02-0
unitest26
v-01-0
v-02-0
unitest27
v-01-0
v-02-0
unitest28
v-01-0
v-02-1
unitest29
v-01-0
v-02-1
unitest3
v-01-1
v-02-0
unitest30
v-01-0
v-02-0
unitest31
v-01-0
v-02-0
unitest32
v-01-0
v-02-0
unitest33
v-01-1
v-02-0
unitest34
v-01-0
v-02-0
unitest35
v-01-0
v-02-0
unitest36
v-01-1
v-02-0
unitest37
v-01-0
v-02-0
unitest38
v-01-0
v-02-0
unitest39
v-01-0
v-02-0
unitest4
v-01-0
v-02-0
unitest40
v-01-0
v-02-0
unitest41
v-01-1
v-02-0
unitest42
v-01-1
v-02-0
unitest43
v-01-0
v-02-0
unitest44
v-01-1
v-02-0
unitest45
v-01-0
v-02-0
unitest46
v-01-0
v-02-0
unitest47
v-01-0
v-02-0
unitest48
v-01-0
v-02-1
unitest49
v-01-1
v-02-0
unitest5
v-01-0
v-02-0
unitest6
v-01-1
v-02-0
unitest7
v-01-1
v-02-0
unitest8
v-01-1
v-02-0
unitest9
v-01-1
v-02-0`
