<root><simulation><result_generated_time />2023-05-13 00:31:20<layer><layer_spec />{'B': 1, 'K': 160, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7526400<total_data_size_element />{'W': 153600, 'I': 47040, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [8, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7)], [('K', 2), ('C', 120)], []]<I />[[('OX', 7), ('OY', 7), ('K', 2)], [('C', 120)], []]<O />[[], [('OX', 7), ('OY', 7), ('K', 2), ('C', 120)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [128.0, 2.0, 1.0, 1.0], 'O': [8.0, 1, 120, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1966080, 1966080], 'I': [392, 376320, 376320], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.02, 0.06, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.07, 0.0], 'I': [0.77, 0.07, 0.0], 'O': [0.02, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 983040, 1966080], 'I': [392, 3136, 376320], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [8, 8, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[153600, 153600], [153600, 153600], [153600, 0]]<I />[[94080, 47040], [47040, 47040], [47040, 0]]<O />[[(932960, 940800), (940800, 932960)], [(932960, 940800), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(932960, 940800), (940800, 932960)], [(932960, 940800), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[19200, 19200], [2400, 2400], [600, 0]]<I />[[11760, 5880], [735, 735], [184, 0]]<O />[[(116620, 117600), (117600, 116620)], [(14578, 14700), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([116620, 117600], [117600, 116620]), ([14578, 14700], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />7526400<idle />0</mac_count></basic_info><energy><total_energy />16457513.3<mem_energy_breakdown><W />[13.5, 475.6, 799.1]<I />[6.1, 145.7, 244.7]<O />[164.1, 2913.4, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />16452710.4<idle_MAC />0.0<total />16452710.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3603<utilization_without_data_loading />0.4191<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.3603<mac_utilize_temporal_without_data_loading />0.4191</mac_array_utilization><latency><latency_cycle_with_data_loading />32640<latency_cycle_without_data_loading />28058<ideal_computing_cycle />11760<data_loading><load_cycle_total />4582<load_cycle_individual />{'W': [16, 3840, 0], 'I': [7, 735, 0]}<load_cycle_combined />{'W': 3840, 'I': 735}</data_loading><mem_stalling><mem_stall_cycle_total />16298<mem_stall_cycle_individual />{'W': [[-11759], [-11711, -7887], [-11760, -11760]], 'I': [[-11759], [-5117, -5117], [-11760, -11760]], 'O': [[-11760], [-11760, 11760], [-11564, -11711]]}<mem_stall_cycle_shared />{'W': [[-11759], [-11711, 16298], [0, 0]], 'I': [[-11759], [-5117, 16298], [0, 0]], 'O': [[-11760], [-11760, 11760], [-11564, -11711]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1966080, 1966080], 'I': [392, 376320, 376320], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [8192, 1966080, 1966080], 'I': [3136, 376320, 376320], 'O': [1024, 100352, 100352]}<loop_cycles_each_level />{'W': [49, 11760, 11760], 'I': [98, 11760, 11760], 'O': [1, 11760, 11760]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [2, 1, 1], 'O': [1, 120, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 4.0], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [1024.0, 8.5], [8.5, 8.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 8.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [1024.0, 8.5], [8.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1263.7, 1223.2], [199.2, 8.5]], 'I': [[8.0, 8.0], [1263.7, 1223.2], [199.2, 8.5]], 'O': [[8.0, 8.0], [1263.7, 1223.2], [199.2, 8.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 11760], [49, 49, 240], [11760, 11760, 1]], 'I': [[1, 1, 11760], [49, 98, 120], [11760, 11760, 1]], 'O': [[1, 1, 11760], [1, 1, 11760], [11760, 11760, 1]]}<trans_time_real />{'W': [[0, 1, 11760], [[0, 49, 240], [16, 49, 240]], [[3840, 11760, 1], [960, 11760, 1]]], 'I': [[0, 1, 11760], [[6, 98, 120], [6, 98, 120]], [[735, 11760, 1], [184, 11760, 1]]], 'O': [[0, 1, 11760], [[0, 1, 11760], [2, 1, 11760]], [[196, 11760, 1], [49, 11760, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -33], [-7920, -10800]], 'I': [[-1], [-43, -43], [-11025, -11576]], 'O': [[-1], [-1, 1], [-11564, -11711]]}<single_stall_count />{'W': [11759, 239, 0], 'I': [11759, 119, 0], 'O': [11760, 11760, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [3824, 0], 'I': [714, 0], 'O': [11760, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-11760, -11760], [-11564, -11760]], 1: [[4538, -11760], [0, -11564]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.938</simulation></root>