

================================================================
== Vitis HLS Report for 'lookupReplyHandler'
================================================================
* Date:           Sat Mar 18 14:38:24 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.458 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slc_insertTuples, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %slc_queryCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %m_axis_session_lup_req, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %s_axis_session_lup_rsp, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:80]   --->   Operation 40 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%slc_fsmState_load = load i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:111]   --->   Operation 41 'load' 'slc_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @slc_insertTuples_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i64 %slc_insertTuples, i64 %slc_insertTuples"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_334 = specchannel i32 @_ssdm_op_SpecChannel, void @slc_queryCache_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %slc_queryCache, i128 %slc_queryCache"   --->   Operation 43 'specchannel' 'empty_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.49ns)   --->   "%switch_ln111 = switch i2 %slc_fsmState_load, void, i2 2, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:111]   --->   Operation 44 'switch' 'switch_ln111' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i_335 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i120P128A, i120 %s_axis_session_lup_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 45 'nbreadreq' 'tmp_i_335' <Predicate = (slc_fsmState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_i_335, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:142]   --->   Operation 46 'br' 'br_ln142' <Predicate = (slc_fsmState_load == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_45_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %slc_queryCache, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 47 'nbreadreq' 'tmp_45_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_335)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_45_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:142]   --->   Operation 48 'br' 'br_ln142' <Predicate = (slc_fsmState_load == 1 & tmp_i_335)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%s_axis_session_lup_rsp_read = read i120 @_ssdm_op_Read.axis.volatile.i120P128A, i120 %s_axis_session_lup_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'read' 's_axis_session_lup_rsp_read' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%lupReply_hit = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %s_axis_session_lup_rsp_read, i32 80" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'bitselect' 'lupReply_hit' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lupReply_source = partselect i32 @_ssdm_op_PartSelect.i32.i120.i32.i32, i120 %s_axis_session_lup_rsp_read, i32 81, i32 112" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'partselect' 'lupReply_source' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.16ns)   --->   "%slc_queryCache_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %slc_queryCache" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 52 'read' 'slc_queryCache_read' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%intQuery_allowCreation_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %slc_queryCache_read, i32 64" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 53 'bitselect' 'intQuery_allowCreation_1' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%xor_ln146 = xor i1 %intQuery_allowCreation_1, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 54 'xor' 'xor_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln146 = or i1 %lupReply_hit, i1 %xor_ln146" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 55 'or' 'or_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %or_ln146, void, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 56 'br' 'br_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_46_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i14P0A, i14 %slc_sessionIdFreeList, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 57 'nbreadreq' 'tmp_46_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 16384> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp_46_i, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 58 'br' 'br_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.16ns)   --->   "%freeID_V = read i14 @_ssdm_op_Read.ap_fifo.volatile.i14P0A, i14 %slc_sessionIdFreeList" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 59 'read' 'freeID_V' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 16384> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i128 %slc_queryCache_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'trunc' 'trunc_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %slc_insertTuples, i64 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln152 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:152]   --->   Operation 62 'br' 'br_ln152' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.85ns)   --->   "%icmp_ln155 = icmp_eq  i32 %lupReply_source, i32 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:155]   --->   Operation 63 'icmp' 'icmp_ln155' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_019 = partselect i17 @_ssdm_op_PartSelect.i17.i120.i32.i32, i120 %s_axis_session_lup_rsp_read, i32 64, i32 80" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'partselect' 'p_019' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:155]   --->   Operation 65 'br' 'br_ln155' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%storemerge_i = phi i2 2, void, i2 0, void"   --->   Operation 67 'phi' 'storemerge_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.41ns)   --->   "%store_ln163 = store i2 %storemerge_i, i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:163]   --->   Operation 68 'store' 'store_ln163' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.41>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln165 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:165]   --->   Operation 69 'br' 'br_ln165' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln166 = br void %lookupReplyHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:166]   --->   Operation 70 'br' 'br_ln166' <Predicate = (slc_fsmState_load == 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_42_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %slc_sessionInsert_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 71 'nbreadreq' 'tmp_42_i' <Predicate = (slc_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %tmp_42_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:170]   --->   Operation 72 'br' 'br_ln170' <Predicate = (slc_fsmState_load == 2)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_44_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %slc_insertTuples, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 73 'nbreadreq' 'tmp_44_i' <Predicate = (slc_fsmState_load == 2 & tmp_42_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %tmp_44_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:170]   --->   Operation 74 'br' 'br_ln170' <Predicate = (slc_fsmState_load == 2 & tmp_42_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.98ns)   --->   "%slc_sessionInsert_rsp_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %slc_sessionInsert_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 75 'read' 'slc_sessionInsert_rsp_read' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%insertReply_sessionID_V = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %slc_sessionInsert_rsp_read, i32 96, i32 111" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 76 'partselect' 'insertReply_sessionID_V' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%insertReply_source = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %slc_sessionInsert_rsp_read, i32 128, i32 159" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 77 'partselect' 'insertReply_source' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.16ns)   --->   "%tuple = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %slc_insertTuples" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 78 'read' 'tuple' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln175 = icmp_eq  i32 %insertReply_source, i32 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:175]   --->   Operation 79 'icmp' 'icmp_ln175' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:175]   --->   Operation 80 'br' 'br_ln175' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.41ns)   --->   "%store_ln184 = store i2 0, i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:184]   --->   Operation 81 'store' 'store_ln184' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.41>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln186 = br void %lookupReplyHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:186]   --->   Operation 82 'br' 'br_ln186' <Predicate = (slc_fsmState_load == 2)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txApp2sLookup_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 83 'nbreadreq' 'tmp_i' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:114]   --->   Operation 84 'br' 'br_ln114' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_43_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i97P0A, i97 %rxEng2sLookup_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 85 'nbreadreq' 'tmp_43_i' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 4> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %tmp_43_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:127]   --->   Operation 86 'br' 'br_ln127' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.16ns)   --->   "%rxEng2sLookup_req_read = read i97 @_ssdm_op_Read.ap_fifo.volatile.i97P0A, i97 %rxEng2sLookup_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 87 'read' 'rxEng2sLookup_req_read' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 4> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%query_tuple_srcIp_V = trunc i97 %rxEng2sLookup_req_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 88 'trunc' 'query_tuple_srcIp_V' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%query_tuple_srcPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i97.i32.i32, i97 %rxEng2sLookup_req_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 89 'partselect' 'query_tuple_srcPort_V' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%query_tuple_dstPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i97.i32.i32, i97 %rxEng2sLookup_req_read, i32 80, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 90 'partselect' 'query_tuple_dstPort_V' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%query_allowCreation = bitselect i1 @_ssdm_op_BitSelect.i1.i97.i32, i97 %rxEng2sLookup_req_read, i32 96" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 91 'bitselect' 'query_allowCreation' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_119_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i16.i32, i1 %query_allowCreation, i16 %query_tuple_srcPort_V, i16 %query_tuple_dstPort_V, i32 %query_tuple_srcIp_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 92 'bitconcatenate' 'tmp_119_i' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln173_54 = zext i65 %tmp_119_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 93 'zext' 'zext_ln173_54' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %slc_queryCache, i128 %zext_ln173_54" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 94 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 95 [1/1] (0.41ns)   --->   "%store_ln138 = store i2 1, i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:138]   --->   Operation 95 'store' 'store_ln138' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.41>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.16ns)   --->   "%txApp2sLookup_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txApp2sLookup_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 97 'read' 'txApp2sLookup_req_read' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %txApp2sLookup_req_read, i32 32, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 98 'partselect' 'tmp' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln173_s = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i33.i64, i33 4294967297, i64 %tmp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 99 'bitconcatenate' 'or_ln173_s' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln173_52 = zext i97 %or_ln173_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 100 'zext' 'zext_ln173_52' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %slc_queryCache, i128 %zext_ln173_52" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 101 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 102 [1/1] (0.41ns)   --->   "%store_ln125 = store i2 1, i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:125]   --->   Operation 102 'store' 'store_ln125' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln140 = br void %lookupReplyHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:140]   --->   Operation 103 'br' 'br_ln140' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_024 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i18.i14.i64.i32, i32 %lupReply_source, i18 0, i14 %freeID_V, i64 %trunc_ln173, i32 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 104 'bitconcatenate' 'p_024' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.98ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %sessionInsert_req, i160 %p_024" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 105 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_2 : Operation 106 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %sLookup2txApp_rsp, i17 %p_019" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 106 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i & !icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146 & !icmp_ln155)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i & !icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146 & !icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %sLookup2rxEng_rsp, i17 %p_019" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 108 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i & icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146 & icmp_ln155)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln158 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:158]   --->   Operation 109 'br' 'br_ln158' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i & icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146 & icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_017 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %insertReply_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 110 'bitconcatenate' 'p_017' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %sLookup2txApp_rsp, i17 %p_017" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 111 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i & !icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i & !icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %sLookup2rxEng_rsp, i17 %p_017" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 113 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i & icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln178 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:178]   --->   Operation 114 'br' 'br_ln178' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i & icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_012 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i16.i16, i64 %tuple, i16 0, i16 %insertReply_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 115 'bitconcatenate' 'p_012' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %reverseLupInsertFifo, i96 %p_012" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 116 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln185 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:185]   --->   Operation 117 'br' 'br_ln185' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln173_31_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32, i16 %query_tuple_srcPort_V, i16 %query_tuple_dstPort_V, i32 %query_tuple_srcIp_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 118 'bitconcatenate' 'or_ln173_31_i' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln173_53 = zext i64 %or_ln173_31_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 119 'zext' 'zext_ln173_53' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req, i96 %zext_ln173_53" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 120 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %tmp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 121 'bitconcatenate' 'or_ln' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i65 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 122 'zext' 'zext_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req, i96 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 123 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 124 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req, i96 %zext_ln173_53" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 124 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln139 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:139]   --->   Operation 125 'br' 'br_ln139' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_3 : Operation 126 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req, i96 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 126 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln126 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:126]   --->   Operation 127 'br' 'br_ln126' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	fifo read operation ('slc_queryCache_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'slc_queryCache' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [65]  (1.17 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'slc_insertTuples' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [78]  (1.17 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'sLookup2txApp_rsp' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [85]  (1.17 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
