Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B1AB0A612B4
	for <lists+qemu-devel@lfdr.de>; Fri, 14 Mar 2025 14:32:49 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tt58P-0004TL-Ox; Fri, 14 Mar 2025 09:31:33 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alexghiti@rivosinc.com>)
 id 1tt58M-0004St-G8
 for qemu-devel@nongnu.org; Fri, 14 Mar 2025 09:31:30 -0400
Received: from mail-ed1-x534.google.com ([2a00:1450:4864:20::534])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alexghiti@rivosinc.com>)
 id 1tt58E-00052I-Kn
 for qemu-devel@nongnu.org; Fri, 14 Mar 2025 09:31:30 -0400
Received: by mail-ed1-x534.google.com with SMTP id
 4fb4d7f45d1cf-5e61d91a087so3213181a12.0
 for <qemu-devel@nongnu.org>; Fri, 14 Mar 2025 06:31:19 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1741959077; x=1742563877;
 darn=nongnu.org; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=Z7dvQKGuKXLM1+01riVexho59nGYEOYjS7U+HLC0zzo=;
 b=g/wAXLS7dFPwC+J3OS9Ns5GVEs4dhK9C30h6Va+cocgeKIBdioOG1/LqXbJX7dzMQ2
 07LsnP7bVdCy2itTxxdyrEB/SnOIg4TZEqi/2R8DAgNf3toaVaGWOEXW1jhkPA79fNwK
 hlkg679UNFt3PHMNHVWEhLmCuTiCp9bFl8zaqkwVM/KdFP3/EFiQzKoldJ8mi6GQITcF
 lQGlkJShkvTxeibDG1o9Q6CPB91W5+e7V3HX8XkiVa4Lu9V4A5cg6gzs2vl3fa5a32qv
 HpWdVloyFcg4/4l0QQOlFaMEiE2S0ykGkvy6eud1DdTVfJyhWwTnLQuTLuiUUbCVvOQd
 g21Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1741959077; x=1742563877;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=Z7dvQKGuKXLM1+01riVexho59nGYEOYjS7U+HLC0zzo=;
 b=dabQ+3OXQTh2Tiua3fpkN1WdgFEx5wKEgoFI1gh88SaWStcaMjhZ7wTCQOQv+ze7vu
 1GR/Z6b8BJhMKqgP22K8211j4B761/UFPDk8qyTxq8XaeecRD81Qu2JhZtU9Rua66I9B
 t8gvm8Khd908N4Oueu2Thhpdlb1biNxY69137HdwvJSTJhI21AF3vQpTW9CKAo+O6XwW
 KALMTyI0TbduUs2+wC46xWcQe/Kis74wjYyPQXhFRwN/8Ja50PSMItIE2Rvccm4wzmcn
 TUrfUF808Ki25cANMqJvy+G8DBvadt+adGPfzBOo6yBxp4bQi3ajKAtnmrj391qYD/a2
 oqiA==
X-Forwarded-Encrypted: i=1;
 AJvYcCX24JHGOWgafjloQpe5okF98Ml8f99C+eoI46XPuFlO3F2btBWXH66C3Xxi9d2JhLJiiUzlpHjglykU@nongnu.org
X-Gm-Message-State: AOJu0YzdbM54LnMLseak4z9lNvy5XUjTtw7pvig3J+QwYhHhvq08brgy
 vLCyWkM+pX5WZ0uMRC0tPZuT1j8yfL+Kz6RLSTbVc9Hy1lIFcBk7zE6JFQXic3NFHoyVjQ7i71y
 RpRAn15M22SdTOoPqJzluaS/5rBCTg7c2ROX1UA==
X-Gm-Gg: ASbGncvWSA1742wCsE/of4L3OLH/C+Th9H6iVb6mSaSG7LsStPcMeFrfBpMqgQPfftR
 4NYrpCRrZ0tHRCCTLWxO0ekkFdAhARe9/CeazAOUGYf1Nsrvl6HTLk7FkvoYYNhbyM96WjFH1/x
 Nqg2ZTcJUWJRL7CdVpir8+BUb8rT+ODNAiVPplwyltBl4QO0ZJQKexYzgPW0U=
X-Google-Smtp-Source: AGHT+IEUSCNPYnV1iivyO5qvJuCKo5ik820TXmoqguPmGjCP+1wOVRPGtDU2GP+qv8y7NqQZ0OiaGg1Ju46cb+CSQGk=
X-Received: by 2002:a05:6402:5186:b0:5e5:b572:a6d7 with SMTP id
 4fb4d7f45d1cf-5e89e6b0648mr3347328a12.6.1741959077396; Fri, 14 Mar 2025
 06:31:17 -0700 (PDT)
MIME-Version: 1.0
References: <20250314104833.369365-1-alexghiti@rivosinc.com>
 <CAHVXubjJ_oCKqjYBFRjn-BM-cB4JUsFJ-dX3Dqs6j=6vTh+yHA@mail.gmail.com>
 <d6295353-33d8-4816-b815-49958634d263@ventanamicro.com>
In-Reply-To: <d6295353-33d8-4816-b815-49958634d263@ventanamicro.com>
From: Alexandre Ghiti <alexghiti@rivosinc.com>
Date: Fri, 14 Mar 2025 14:31:06 +0100
X-Gm-Features: AQ5f1Jr3SKKEMtY76TLoi5BU3xbsFQ0I0RTivgcGqdqUs_aYmwumvu-Ztp7_h_I
Message-ID: <CAHVXubh8bE6OGX3M6Gm7GiMXyuQf1GPK2nf50cnJXPwBH0Rc_g@mail.gmail.com>
Subject: Re: [PATCH RFC] target: riscv: Add Svrsw60b59b extension support
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, 
 Bin Meng <bin.meng@windriver.com>, Weiwei Li <liwei1518@gmail.com>, 
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::534;
 envelope-from=alexghiti@rivosinc.com; helo=mail-ed1-x534.google.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Fri, Mar 14, 2025 at 1:38=E2=80=AFPM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
>
>
> On 3/14/25 9:11 AM, Alexandre Ghiti wrote:
> > On Fri, Mar 14, 2025 at 11:48=E2=80=AFAM Alexandre Ghiti <alexghiti@riv=
osinc.com> wrote:
> >>
> >> The Svrsw60b59b extension allows to free the PTE reserved bits 60 and =
59
> >> for software to use.
> >
> > I missed that the extension had been renamed to Svrsw60*t*59b, I'll
> > fix that in v2 later after I collect some feedback.
>
> Just to be clear: the extension is going to be named Svrsw60t59b, not
> "Svrsw60*t*59b". Correct?

Yes, I added the '*' to emphasize the subtle change :)

>
>
> Aside from that code LGTM. Thanks,

Thanks!

Alex

>
> Daniel
>
>
> >
> > Thanks,
> >
> > Alex
> >
> >>
> >> Signed-off-by: Alexandre Ghiti <alexghiti@rivosinc.com>
> >> ---
> >>
> >> I tested it by always setting the bits 60 and 59 in Linux which booted
> >> fine.
> >>
> >>   target/riscv/cpu.c        | 2 ++
> >>   target/riscv/cpu_bits.h   | 3 ++-
> >>   target/riscv/cpu_cfg.h    | 1 +
> >>   target/riscv/cpu_helper.c | 3 ++-
> >>   4 files changed, 7 insertions(+), 2 deletions(-)
> >>
> >> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> >> index 3d4bd157d2..ee89cdef46 100644
> >> --- a/target/riscv/cpu.c
> >> +++ b/target/riscv/cpu.c
> >> @@ -219,6 +219,7 @@ const RISCVIsaExtData isa_edata_arr[] =3D {
> >>       ISA_EXT_DATA_ENTRY(svinval, PRIV_VERSION_1_12_0, ext_svinval),
> >>       ISA_EXT_DATA_ENTRY(svnapot, PRIV_VERSION_1_12_0, ext_svnapot),
> >>       ISA_EXT_DATA_ENTRY(svpbmt, PRIV_VERSION_1_12_0, ext_svpbmt),
> >> +    ISA_EXT_DATA_ENTRY(svrsw60b59b, PRIV_VERSION_1_13_0, ext_svrsw60b=
59b),
> >>       ISA_EXT_DATA_ENTRY(svukte, PRIV_VERSION_1_13_0, ext_svukte),
> >>       ISA_EXT_DATA_ENTRY(svvptc, PRIV_VERSION_1_13_0, ext_svvptc),
> >>       ISA_EXT_DATA_ENTRY(xtheadba, PRIV_VERSION_1_11_0, ext_xtheadba),
> >> @@ -1644,6 +1645,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extension=
s[] =3D {
> >>       MULTI_EXT_CFG_BOOL("svinval", ext_svinval, false),
> >>       MULTI_EXT_CFG_BOOL("svnapot", ext_svnapot, false),
> >>       MULTI_EXT_CFG_BOOL("svpbmt", ext_svpbmt, false),
> >> +    MULTI_EXT_CFG_BOOL("svrsw60b59b", ext_svrsw60b59b, false),
> >>       MULTI_EXT_CFG_BOOL("svvptc", ext_svvptc, true),
> >>
> >>       MULTI_EXT_CFG_BOOL("zicntr", ext_zicntr, true),
> >> diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h
> >> index f97c48a394..71f9e603c5 100644
> >> --- a/target/riscv/cpu_bits.h
> >> +++ b/target/riscv/cpu_bits.h
> >> @@ -663,7 +663,8 @@ typedef enum {
> >>   #define PTE_SOFT            0x300 /* Reserved for Software */
> >>   #define PTE_PBMT            0x6000000000000000ULL /* Page-based memo=
ry types */
> >>   #define PTE_N               0x8000000000000000ULL /* NAPOT translati=
on */
> >> -#define PTE_RESERVED        0x1FC0000000000000ULL /* Reserved bits */
> >> +#define PTE_RESERVED(svrsw60b59b)              \
> >> +               (svrsw60b59b ? 0x07C0000000000000ULL : 0x1FC0000000000=
000ULL) /* Reserved bits */
> >>   #define PTE_ATTR            (PTE_N | PTE_PBMT) /* All attributes bit=
s */
> >>
> >>   /* Page table PPN shift amount */
> >> diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
> >> index b410b1e603..f6e4b0068a 100644
> >> --- a/target/riscv/cpu_cfg.h
> >> +++ b/target/riscv/cpu_cfg.h
> >> @@ -89,6 +89,7 @@ struct RISCVCPUConfig {
> >>       bool ext_svinval;
> >>       bool ext_svnapot;
> >>       bool ext_svpbmt;
> >> +    bool ext_svrsw60b59b;
> >>       bool ext_svvptc;
> >>       bool ext_svukte;
> >>       bool ext_zdinx;
> >> diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
> >> index e1dfc4ecbf..6546cea403 100644
> >> --- a/target/riscv/cpu_helper.c
> >> +++ b/target/riscv/cpu_helper.c
> >> @@ -1156,6 +1156,7 @@ static int get_physical_address(CPURISCVState *e=
nv, hwaddr *physical,
> >>       bool svade =3D riscv_cpu_cfg(env)->ext_svade;
> >>       bool svadu =3D riscv_cpu_cfg(env)->ext_svadu;
> >>       bool adue =3D svadu ? env->menvcfg & MENVCFG_ADUE : !svade;
> >> +    bool svrsw60b59b =3D riscv_cpu_cfg(env)->ext_svrsw60b59b;
> >>
> >>       if (first_stage && two_stage && env->virt_enabled) {
> >>           pbmte =3D pbmte && (env->henvcfg & HENVCFG_PBMTE);
> >> @@ -1225,7 +1226,7 @@ restart:
> >>           if (riscv_cpu_sxl(env) =3D=3D MXL_RV32) {
> >>               ppn =3D pte >> PTE_PPN_SHIFT;
> >>           } else {
> >> -            if (pte & PTE_RESERVED) {
> >> +            if (pte & PTE_RESERVED(svrsw60b59b)) {
> >>                   return TRANSLATE_FAIL;
> >>               }
> >>
> >> --
> >> 2.39.2
> >>
>

