{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_iLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_iLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_iLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_iLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_iLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_iLoader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":8
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":76
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"11"
                  , "Latency":"185"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":77
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"197"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":72
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"12"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"197"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"197"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":14
      , "name":"kernel_iFeeder"
      , "children":
      [
        {
          "type":"bb"
          , "id":15
          , "name":"kernel_iFeeder.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":16
          , "name":"kernel_iFeeder.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":17
          , "name":"kernel_iFeeder.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":18
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":123
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"19"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"94"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"95"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"96"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"97"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"98"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":24
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"99"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"100"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"101"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"102"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"103"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"104"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"105"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"106"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"107"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"108"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"109"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"110"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"111"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"112"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"113"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"114"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"115"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"116"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"117"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"118"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"119"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":192
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"120"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_iFeeder_DB_0_ibuffer"
                  , "Start Cycle":"121"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":239
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"7168 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"132"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":108
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"50"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"132"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"132"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":51
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":52
              , "name":"_iFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":94
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"393216B requested\n524288B implemented"
                    }
                  ]
                  , "Requested size":"393216 bytes"
                  , "Implemented size":"524288 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"512 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":97
      , "name":"kernel_kLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":98
          , "name":"kernel_kLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":99
          , "name":"kernel_kLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"101"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":100
          , "name":"kernel_kLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":101
          , "name":"kernel_kLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":102
          , "name":"kernel_kLoader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":103
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":268
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"78"
                  , "Latency":"185"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":269
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"264"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":263
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"107"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":107
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"264"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"264"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":108
      , "name":"kernel_kFeeder"
      , "children":
      [
        {
          "type":"bb"
          , "id":109
          , "name":"kernel_kFeeder.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":110
          , "name":"kernel_kFeeder.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":111
          , "name":"kernel_kFeeder.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":112
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"19"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":113
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":114
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"34"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":115
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"35"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"36"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":117
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"37"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":118
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"38"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"40"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"41"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":122
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"42"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":123
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"43"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":124
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"44"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":125
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"45"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":126
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"46"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":127
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"47"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":128
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"48"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":129
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"49"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":130
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"50"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":131
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"51"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":132
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"52"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":133
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"53"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":134
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"54"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":135
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"55"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":136
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"56"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":137
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"57"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":138
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"58"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":139
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"59"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":140
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"60"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":141
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"61"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":142
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"62"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":143
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":380
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"63"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":144
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":407
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Local-pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_kFeeder_DB_0_ibuffer"
                  , "Start Cycle":"64"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":145
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":424
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"8192 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"75"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":147
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":300
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"148"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":148
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"75"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"75"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":149
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":150
              , "name":"_kFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":286
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"98304B requested\n131072B implemented"
                    }
                  ]
                  , "Requested size":"98304 bytes"
                  , "Implemented size":"131072 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"512 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":199
      , "name":"kernel_Out"
      , "children":
      [
        {
          "type":"bb"
          , "id":200
          , "name":"kernel_Out.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":201
          , "name":"kernel_Out.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"204"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":202
          , "name":"kernel_Out.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":203
          , "name":"kernel_Out.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":205
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":486
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"8192 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":206
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":489
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"7168 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":207
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":662
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"156"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":209
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"210"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":210
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"156"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"156"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":204
          , "name":"kernel_Out.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":211
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"bb"
          , "id":212
          , "name":"kernel_unloader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":213
          , "name":"kernel_unloader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"215"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":214
          , "name":"kernel_unloader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":215
          , "name":"kernel_unloader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":216
          , "name":"kernel_unloader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":217
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":709
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":218
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":712
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"16"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":219
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
                    , "line":707
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"220"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":220
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"18"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"18"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":13
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":208
      , "name":"_Out_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
            , "line":434
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":48
      , "name":"_iFeeder_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
            , "line":86
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"7168 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":10
      , "name":"_iLoader_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
            , "line":63
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":146
      , "name":"_kFeeder_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
            , "line":278
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"8192 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":105
      , "name":"_kLoader_channel"
      , "debug":
      [
        [
          {
            "filename":"/home/u146242/t2sp-s10/t2s/tests/performance/conv/a.cl"
            , "line":254
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":9
      , "to":10
    }
    , {
      "from":6
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":6
      , "to":5
    }
    , {
      "from":12
      , "to":6
    }
    , {
      "from":12
      , "to":11
    }
    , {
      "from":4
      , "to":11
    }
    , {
      "from":8
      , "to":12
    }
    , {
      "from":9
      , "to":12
    }
    , {
      "from":11
      , "to":8
    }
    , {
      "from":8
      , "to":9
    }
    , {
      "from":13
      , "to":8
    }
    , {
      "from":10
      , "to":18
    }
    , {
      "from":47
      , "to":48
    }
    , {
      "from":52
      , "to":20
    }
    , {
      "from":52
      , "to":22
    }
    , {
      "from":52
      , "to":24
    }
    , {
      "from":52
      , "to":26
    }
    , {
      "from":52
      , "to":28
    }
    , {
      "from":52
      , "to":30
    }
    , {
      "from":52
      , "to":32
    }
    , {
      "from":52
      , "to":34
    }
    , {
      "from":52
      , "to":36
    }
    , {
      "from":52
      , "to":38
    }
    , {
      "from":52
      , "to":40
    }
    , {
      "from":52
      , "to":42
    }
    , {
      "from":52
      , "to":44
    }
    , {
      "from":52
      , "to":46
    }
    , {
      "from":19
      , "to":52
    }
    , {
      "from":21
      , "to":52
    }
    , {
      "from":23
      , "to":52
    }
    , {
      "from":25
      , "to":52
    }
    , {
      "from":27
      , "to":52
    }
    , {
      "from":29
      , "to":52
    }
    , {
      "from":31
      , "to":52
    }
    , {
      "from":33
      , "to":52
    }
    , {
      "from":35
      , "to":52
    }
    , {
      "from":37
      , "to":52
    }
    , {
      "from":39
      , "to":52
    }
    , {
      "from":41
      , "to":52
    }
    , {
      "from":43
      , "to":52
    }
    , {
      "from":45
      , "to":52
    }
    , {
      "from":50
      , "to":16
    }
    , {
      "from":50
      , "to":49
    }
    , {
      "from":15
      , "to":49
    }
    , {
      "from":18
      , "to":50
    }
    , {
      "from":19
      , "to":50
    }
    , {
      "from":20
      , "to":50
    }
    , {
      "from":21
      , "to":50
    }
    , {
      "from":22
      , "to":50
    }
    , {
      "from":23
      , "to":50
    }
    , {
      "from":24
      , "to":50
    }
    , {
      "from":25
      , "to":50
    }
    , {
      "from":26
      , "to":50
    }
    , {
      "from":27
      , "to":50
    }
    , {
      "from":28
      , "to":50
    }
    , {
      "from":29
      , "to":50
    }
    , {
      "from":30
      , "to":50
    }
    , {
      "from":31
      , "to":50
    }
    , {
      "from":32
      , "to":50
    }
    , {
      "from":33
      , "to":50
    }
    , {
      "from":34
      , "to":50
    }
    , {
      "from":35
      , "to":50
    }
    , {
      "from":36
      , "to":50
    }
    , {
      "from":37
      , "to":50
    }
    , {
      "from":38
      , "to":50
    }
    , {
      "from":39
      , "to":50
    }
    , {
      "from":40
      , "to":50
    }
    , {
      "from":41
      , "to":50
    }
    , {
      "from":42
      , "to":50
    }
    , {
      "from":43
      , "to":50
    }
    , {
      "from":44
      , "to":50
    }
    , {
      "from":45
      , "to":50
    }
    , {
      "from":46
      , "to":50
    }
    , {
      "from":47
      , "to":50
    }
    , {
      "from":49
      , "to":18
    }
    , {
      "from":18
      , "to":19
    }
    , {
      "from":18
      , "to":20
    }
    , {
      "from":18
      , "to":21
    }
    , {
      "from":18
      , "to":22
    }
    , {
      "from":18
      , "to":23
    }
    , {
      "from":18
      , "to":24
    }
    , {
      "from":18
      , "to":25
    }
    , {
      "from":18
      , "to":26
    }
    , {
      "from":18
      , "to":27
    }
    , {
      "from":18
      , "to":28
    }
    , {
      "from":18
      , "to":29
    }
    , {
      "from":18
      , "to":30
    }
    , {
      "from":18
      , "to":31
    }
    , {
      "from":18
      , "to":32
    }
    , {
      "from":18
      , "to":33
    }
    , {
      "from":18
      , "to":34
    }
    , {
      "from":18
      , "to":35
    }
    , {
      "from":18
      , "to":36
    }
    , {
      "from":18
      , "to":37
    }
    , {
      "from":18
      , "to":38
    }
    , {
      "from":18
      , "to":39
    }
    , {
      "from":18
      , "to":40
    }
    , {
      "from":18
      , "to":41
    }
    , {
      "from":18
      , "to":42
    }
    , {
      "from":18
      , "to":43
    }
    , {
      "from":18
      , "to":44
    }
    , {
      "from":18
      , "to":45
    }
    , {
      "from":18
      , "to":46
    }
    , {
      "from":19
      , "to":47
    }
    , {
      "from":20
      , "to":47
    }
    , {
      "from":21
      , "to":47
    }
    , {
      "from":22
      , "to":47
    }
    , {
      "from":23
      , "to":47
    }
    , {
      "from":24
      , "to":47
    }
    , {
      "from":25
      , "to":47
    }
    , {
      "from":26
      , "to":47
    }
    , {
      "from":27
      , "to":47
    }
    , {
      "from":28
      , "to":47
    }
    , {
      "from":29
      , "to":47
    }
    , {
      "from":30
      , "to":47
    }
    , {
      "from":31
      , "to":47
    }
    , {
      "from":32
      , "to":47
    }
    , {
      "from":33
      , "to":47
    }
    , {
      "from":34
      , "to":47
    }
    , {
      "from":35
      , "to":47
    }
    , {
      "from":36
      , "to":47
    }
    , {
      "from":37
      , "to":47
    }
    , {
      "from":38
      , "to":47
    }
    , {
      "from":39
      , "to":47
    }
    , {
      "from":40
      , "to":47
    }
    , {
      "from":41
      , "to":47
    }
    , {
      "from":42
      , "to":47
    }
    , {
      "from":43
      , "to":47
    }
    , {
      "from":44
      , "to":47
    }
    , {
      "from":45
      , "to":47
    }
    , {
      "from":46
      , "to":47
    }
    , {
      "from":104
      , "to":105
    }
    , {
      "from":101
      , "to":99
    }
    , {
      "from":98
      , "to":99
    }
    , {
      "from":101
      , "to":100
    }
    , {
      "from":107
      , "to":101
    }
    , {
      "from":107
      , "to":106
    }
    , {
      "from":99
      , "to":106
    }
    , {
      "from":103
      , "to":107
    }
    , {
      "from":104
      , "to":107
    }
    , {
      "from":106
      , "to":103
    }
    , {
      "from":103
      , "to":104
    }
    , {
      "from":13
      , "to":103
    }
    , {
      "from":105
      , "to":112
    }
    , {
      "from":145
      , "to":146
    }
    , {
      "from":150
      , "to":114
    }
    , {
      "from":150
      , "to":116
    }
    , {
      "from":150
      , "to":118
    }
    , {
      "from":150
      , "to":120
    }
    , {
      "from":150
      , "to":122
    }
    , {
      "from":150
      , "to":124
    }
    , {
      "from":150
      , "to":126
    }
    , {
      "from":150
      , "to":128
    }
    , {
      "from":150
      , "to":130
    }
    , {
      "from":150
      , "to":132
    }
    , {
      "from":150
      , "to":134
    }
    , {
      "from":150
      , "to":136
    }
    , {
      "from":150
      , "to":138
    }
    , {
      "from":150
      , "to":140
    }
    , {
      "from":150
      , "to":142
    }
    , {
      "from":150
      , "to":144
    }
    , {
      "from":113
      , "to":150
    }
    , {
      "from":115
      , "to":150
    }
    , {
      "from":117
      , "to":150
    }
    , {
      "from":119
      , "to":150
    }
    , {
      "from":121
      , "to":150
    }
    , {
      "from":123
      , "to":150
    }
    , {
      "from":125
      , "to":150
    }
    , {
      "from":127
      , "to":150
    }
    , {
      "from":129
      , "to":150
    }
    , {
      "from":131
      , "to":150
    }
    , {
      "from":133
      , "to":150
    }
    , {
      "from":135
      , "to":150
    }
    , {
      "from":137
      , "to":150
    }
    , {
      "from":139
      , "to":150
    }
    , {
      "from":141
      , "to":150
    }
    , {
      "from":143
      , "to":150
    }
    , {
      "from":148
      , "to":110
    }
    , {
      "from":148
      , "to":147
    }
    , {
      "from":109
      , "to":147
    }
    , {
      "from":112
      , "to":148
    }
    , {
      "from":113
      , "to":148
    }
    , {
      "from":114
      , "to":148
    }
    , {
      "from":115
      , "to":148
    }
    , {
      "from":116
      , "to":148
    }
    , {
      "from":117
      , "to":148
    }
    , {
      "from":118
      , "to":148
    }
    , {
      "from":119
      , "to":148
    }
    , {
      "from":120
      , "to":148
    }
    , {
      "from":121
      , "to":148
    }
    , {
      "from":122
      , "to":148
    }
    , {
      "from":123
      , "to":148
    }
    , {
      "from":124
      , "to":148
    }
    , {
      "from":125
      , "to":148
    }
    , {
      "from":126
      , "to":148
    }
    , {
      "from":127
      , "to":148
    }
    , {
      "from":128
      , "to":148
    }
    , {
      "from":129
      , "to":148
    }
    , {
      "from":130
      , "to":148
    }
    , {
      "from":131
      , "to":148
    }
    , {
      "from":132
      , "to":148
    }
    , {
      "from":133
      , "to":148
    }
    , {
      "from":134
      , "to":148
    }
    , {
      "from":135
      , "to":148
    }
    , {
      "from":136
      , "to":148
    }
    , {
      "from":137
      , "to":148
    }
    , {
      "from":138
      , "to":148
    }
    , {
      "from":139
      , "to":148
    }
    , {
      "from":140
      , "to":148
    }
    , {
      "from":141
      , "to":148
    }
    , {
      "from":142
      , "to":148
    }
    , {
      "from":143
      , "to":148
    }
    , {
      "from":144
      , "to":148
    }
    , {
      "from":145
      , "to":148
    }
    , {
      "from":147
      , "to":112
    }
    , {
      "from":112
      , "to":113
    }
    , {
      "from":112
      , "to":114
    }
    , {
      "from":112
      , "to":115
    }
    , {
      "from":112
      , "to":116
    }
    , {
      "from":112
      , "to":117
    }
    , {
      "from":112
      , "to":118
    }
    , {
      "from":112
      , "to":119
    }
    , {
      "from":112
      , "to":120
    }
    , {
      "from":112
      , "to":121
    }
    , {
      "from":112
      , "to":122
    }
    , {
      "from":112
      , "to":123
    }
    , {
      "from":112
      , "to":124
    }
    , {
      "from":112
      , "to":125
    }
    , {
      "from":112
      , "to":126
    }
    , {
      "from":112
      , "to":127
    }
    , {
      "from":112
      , "to":128
    }
    , {
      "from":112
      , "to":129
    }
    , {
      "from":112
      , "to":130
    }
    , {
      "from":112
      , "to":131
    }
    , {
      "from":112
      , "to":132
    }
    , {
      "from":112
      , "to":133
    }
    , {
      "from":112
      , "to":134
    }
    , {
      "from":112
      , "to":135
    }
    , {
      "from":112
      , "to":136
    }
    , {
      "from":112
      , "to":137
    }
    , {
      "from":112
      , "to":138
    }
    , {
      "from":112
      , "to":139
    }
    , {
      "from":112
      , "to":140
    }
    , {
      "from":112
      , "to":141
    }
    , {
      "from":112
      , "to":142
    }
    , {
      "from":112
      , "to":143
    }
    , {
      "from":112
      , "to":144
    }
    , {
      "from":113
      , "to":145
    }
    , {
      "from":114
      , "to":145
    }
    , {
      "from":115
      , "to":145
    }
    , {
      "from":116
      , "to":145
    }
    , {
      "from":117
      , "to":145
    }
    , {
      "from":118
      , "to":145
    }
    , {
      "from":119
      , "to":145
    }
    , {
      "from":120
      , "to":145
    }
    , {
      "from":121
      , "to":145
    }
    , {
      "from":122
      , "to":145
    }
    , {
      "from":123
      , "to":145
    }
    , {
      "from":124
      , "to":145
    }
    , {
      "from":125
      , "to":145
    }
    , {
      "from":126
      , "to":145
    }
    , {
      "from":127
      , "to":145
    }
    , {
      "from":128
      , "to":145
    }
    , {
      "from":129
      , "to":145
    }
    , {
      "from":130
      , "to":145
    }
    , {
      "from":131
      , "to":145
    }
    , {
      "from":132
      , "to":145
    }
    , {
      "from":133
      , "to":145
    }
    , {
      "from":134
      , "to":145
    }
    , {
      "from":135
      , "to":145
    }
    , {
      "from":136
      , "to":145
    }
    , {
      "from":137
      , "to":145
    }
    , {
      "from":138
      , "to":145
    }
    , {
      "from":139
      , "to":145
    }
    , {
      "from":140
      , "to":145
    }
    , {
      "from":141
      , "to":145
    }
    , {
      "from":142
      , "to":145
    }
    , {
      "from":143
      , "to":145
    }
    , {
      "from":144
      , "to":145
    }
    , {
      "from":146
      , "to":205
    }
    , {
      "from":48
      , "to":206
    }
    , {
      "from":207
      , "to":208
    }
    , {
      "from":204
      , "to":201
    }
    , {
      "from":200
      , "to":201
    }
    , {
      "from":204
      , "to":202
    }
    , {
      "from":210
      , "to":209
    }
    , {
      "from":201
      , "to":209
    }
    , {
      "from":205
      , "to":210
    }
    , {
      "from":206
      , "to":210
    }
    , {
      "from":207
      , "to":210
    }
    , {
      "from":210
      , "to":204
    }
    , {
      "from":209
      , "to":205
    }
    , {
      "from":209
      , "to":206
    }
    , {
      "from":205
      , "to":207
    }
    , {
      "from":206
      , "to":207
    }
    , {
      "from":208
      , "to":217
    }
    , {
      "from":215
      , "to":213
    }
    , {
      "from":212
      , "to":213
    }
    , {
      "from":215
      , "to":214
    }
    , {
      "from":220
      , "to":215
    }
    , {
      "from":220
      , "to":219
    }
    , {
      "from":213
      , "to":219
    }
    , {
      "from":217
      , "to":220
    }
    , {
      "from":218
      , "to":220
    }
    , {
      "from":219
      , "to":217
    }
    , {
      "from":217
      , "to":218
    }
    , {
      "from":218
      , "to":13
    }
  ]
}
