Table Name,tx_v2d_start_dly_lut,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Table Description,setting of V2D buffer release method and delay. Num of entries of this table could be extended. Indexed by parameter [fifo_dly],,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
single entry bitwidth,32*3,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
base type bit layout,,,31,30,29,28,24,24,24,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0,,
Bit Field Name,,,res_31_29,,,jesd_start_dly,,,,,,,,,,,,,,,,,,trxant_start_dly,,,,trxant_merge_cfg,,,,,start_src,,,
Bit Field Description,,,reserved,,,Specify total VEX array + V2D + DigRF latency + margin (less the internal fixed pipeline delay) when FIFO_START_SOURCE =’0’.,,,,,,,,,,,,,,,,,,Additional delay (must be between 2 and 25) when FIFO_START_SOURCE = ‘1’. (Not used when FIFO_START_SOURCE = ‘0’.),,,,"bit vector to select which JESD linkes [0..3] should be used as trigger start. Bit0=1: select JESD link 0, bit1=1: select JESD link 1, etc",,,,,"this indicate the source to trigger when to start the FIFO (at the input to TX analog block) reading into TX analog block. from TX direction: 0:JesdRXStartQN --- in this case, the FIFO should be half-filled when FIFO reading is started, 1:TRXANT valids [3:0], 2:BFN Timed Event, 3:not used",,,
Unit [string],,,value,,,DigRf clock cycle,,,,,,,,,,,,,,,,,,,,,,vector,,,,,val,,,
Granularity,,,1,,,1,,,,,,,,,,,,,,,,,,1,,,,0,,,,,1,,,
Minimum Value,,,0,,,2,,,,,,,,,,,,,,,,,,2,,,,,,,,,0,,,
Maximum Value,,,7,,,262137,,,,,,,,,,,,,,,,,,25,,,,,,,,,3,,,
Sign Type,,,unsigned,,,unsigned,,,,,,,,,,,,,,,,,,unsigned,,,,unsigned,,,,,unsigned,,,
Bit Field Width,,,3,,,18,,,,,,,,,,,,,,,,,,4,,,,5,,,,,2,,,
Bit Field Name,,,res_63_50,,,,,,,,,,,,,,lm_chnl0,,,,,,,,,,,,,,,,,,,
Bit Field Description,,,reserved,,,,,,,,,,,,,,Set JESD latency count (latency match value) using DigRF clocks (triggered when JESD is started). It's jesd_start_dly + VEX/VHA process latency on channel 0,,,,,,,,,,,,,,,,,,,TODO: using relative value???
Unit [string],,,value,,,,,,,,,,,,,,DigRf clock cycle,,,,,,,,,,,,,,,,,,,
Granularity,,,1,,,,,,,,,,,,,,1,,,,,,,,,,,,,,,,,,,
Minimum Value,,,0,,,,,,,,,,,,,,0,,,,,,,,,,,,,,,,,,,
Maximum Value,,,4095,,,,,,,,,,,,,,262143,,,,,,,,,,,,,,,,,,,
Sign Type,,,unsigned,,,,,,,,,,,,,,unsigned,,,,,,,,,,,,,,,,,,,
Bit Field Width,,,14,,,,,,,,,,,,,,18,,,,,,,,,,,,,,,,,,,
Bit Field Name,,,res_95_82,,,,,,,,,,,,,,lm_chnl1,,,,,,,,,,,,,,,,,,,
Bit Field Description,,,reserved,,,,,,,,,,,,,,Set JESD latency count (latency match value) using DigRF clocks (triggered when JESD is started). It's jesd_start_dly + VEX/VHA process latency on channel 1,,,,,,,,,,,,,,,,,,,TODO: using relative value???
Unit [string],,,value,,,,,,,,,,,,,,DigRf clock cycle,,,,,,,,,,,,,,,,,,,
Granularity,,,1,,,,,,,,,,,,,,1,,,,,,,,,,,,,,,,,,,
Minimum Value,,,0,,,,,,,,,,,,,,0,,,,,,,,,,,,,,,,,,,
Maximum Value,,,4095,,,,,,,,,,,,,,262143,,,,,,,,,,,,,,,,,,,
Sign Type,,,unsigned,,,,,,,,,,,,,,unsigned,,,,,,,,,,,,,,,,,,,
Bit Field Width,,,14,,,,,,,,,,,,,,18,,,,,,,,,,,,,,,,,,,
subtable dimension and name,1*1,,V2D_FIFO_START_DLY_SEL,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
,,,0,,,2,,,,,,,,,,,,,,,,,,2,,,,0,,,,,0,,,TODO: value to be updated
,,,0,,,,,,,,,,,,,,0,,,,,,,,,,,,,,,,,,,
,,,0,,,,,,,,,,,,,,0,,,,,,,,,,,,,,,,,,,
