{"vcs1":{"timestamp_begin":1677636659.677663192, "rt":1.30, "ut":0.14, "st":0.09}}
{"vcselab":{"timestamp_begin":1677636661.042646671, "rt":0.47, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1677636661.560246638, "rt":0.19, "ut":0.05, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677636659.363453829}
{"VCS_COMP_START_TIME": 1677636659.363453829}
{"VCS_COMP_END_TIME": 1677636661.820847134}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 238980}}
