
====================================================================
Clock Cycle #: 1
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0000 set R0 #46                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 2
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0000: set R0   imm(#46)         
| IF   : 0004 set R1 #1                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 3
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0000: set R0   imm(#46)         
| ID   : 0004: set R1   imm(#1)          
| IF   : 0008 set R4 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 4
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0000: set ROB0   imm(#46)       
| IA   : 0004: set R1   imm(#1)          
| ID   : 0008: set R4   imm(#0)          
| IF   : 0012 set R5 #1                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0000: set ROB0   imm(#46)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 5
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0000: set ROB0   imm(#46) => Add  | 	
| IR   : 0004: set ROB1   imm(#1)        
| IA   : 0008: set R4   imm(#0)          
| ID   : 0012: set R5   imm(#1)          
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0004: set ROB1   imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 6
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0000: set ROB0   imm(#46)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0004: set ROB1   imm(#1) => Add  | 	
| IR   : 0008: set ROB2   imm(#0)        
| IA   : 0012: set R5   imm(#1)          
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0008: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 2, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 7
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0000 set: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0004: set ROB1   imm(#1)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0008: set ROB2   imm(#0) => Add  | 	
| IR   : 0012: set ROB3   imm(#1)        
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0012: set ROB3   imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: 46, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 2, 0] | R5 [(0) 3, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 8
| RE   : 0000: update rd R0(46)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0004 set: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0008: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0012: set ROB3   imm(#1) => Add  | 	
| IR   : 0016: sub ROB4 46 1 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 0] | R2 [(0) 4, 0] | R3 [(0) 0, 0] |
| R4 [(0) 2, 0] | R5 [(0) 3, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 9
| RE   : 0004: update rd R1(1)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0008 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0012: set ROB3   imm(#1)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 1 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(0) 4, 0] | R3 [(0) 0, 0] |
| R4 [(0) 2, 0] | R5 [(0) 3, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 10
| RE   : 0008: update rd R4(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0012 set: update ROB3           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 1 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(0) 4, 0] | R3 [(0) 0, 0] |
| R4 [(1) -1, 0] | R5 [(0) 3, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 11
| RE   : 0012: update rd R5(1)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 45   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 45   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 45, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(0) 4, 0] | R3 [(0) 0, 0] |
| R4 [(1) -1, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 12
| RE   : 0016: update rd R2(45)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 45   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(1) -1, 45] | R3 [(0) 0, 0] |
| R4 [(1) -1, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 13
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 45   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(1) -1, 45] | R3 [(0) 0, 0] |
| R4 [(1) -1, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 14
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(1) -1, 45] | R3 [(0) 0, 0] |
| R4 [(1) -1, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 15
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 0 1 imm()        
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 0 1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(1) -1, 45] | R3 [(0) 6, 0] |
| R4 [(1) -1, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 16
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 0 1 imm() => Add  | 	
| IR   : 0032: add ROB7 1  imm(#0)       
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 1  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(1) -1, 45] | R3 [(0) 6, 0] |
| R4 [(0) 7, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 17
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 0 1 imm()        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 1  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(1) -1, 45] | R3 [(0) 6, 0] |
| R4 [(0) 7, 0] | R5 [(0) 0, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 18
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 1  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 1  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 1  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 1  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 1] | R2 [(1) -1, 45] | R3 [(0) 6, 0] |
| R4 [(0) 7, 0] | R5 [(0) 0, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 19
| RE   : 0028: update rd R3(1)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 1  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 1  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 1] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(0) 7, 0] | R5 [(0) 0, 1] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 20
| RE   : 0032: update rd R4(1)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 1  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 1] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(0) 0, 1] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 21
| RE   : 0036: update rd R5(1)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 2, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 1] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 22
| RE   : 0040: update rd R1(2)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 23
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 24
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 25
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 26
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 2 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(0) 4, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 27
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 2 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(0) 4, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 28
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 2 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(0) 4, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 29
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 44   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 44   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 44, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(0) 4, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 30
| RE   : 0016: update rd R2(44)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 44   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 31
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 44   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 32
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 33
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 1 1 imm()        
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 1 1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 44] | R3 [(0) 6, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 34
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 1 1 imm() => Add  | 	
| IR   : 0032: add ROB7 1  imm(#0)       
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 1  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 44] | R3 [(0) 6, 1] |
| R4 [(0) 7, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 35
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 1 1 imm()        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 1  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 44] | R3 [(0) 6, 1] |
| R4 [(0) 7, 1] | R5 [(0) 0, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 36
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 1  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 2  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 2  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 2  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 2, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 2] | R2 [(1) -1, 44] | R3 [(0) 6, 1] |
| R4 [(0) 7, 1] | R5 [(0) 0, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 37
| RE   : 0028: update rd R3(2)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 2  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 2  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(0) 7, 1] | R5 [(0) 0, 1] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 38
| RE   : 0032: update rd R4(1)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 2  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(0) 0, 1] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 39
| RE   : 0036: update rd R5(2)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 3, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 40
| RE   : 0040: update rd R1(3)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 41
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 42
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 43
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 44
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 3 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(0) 4, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 45
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 3 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(0) 4, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 46
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 3 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(0) 4, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 47
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 43   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 43   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 43, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(0) 4, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 48
| RE   : 0016: update rd R2(43)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 43   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 49
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 43   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 50
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 51
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 1 2 imm()        
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 1 2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 43] | R3 [(0) 6, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 52
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 1 2 imm() => Add  | 	
| IR   : 0032: add ROB7 2  imm(#0)       
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 2  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 43] | R3 [(0) 6, 2] |
| R4 [(0) 7, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 53
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 1 2 imm()        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 2  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 43] | R3 [(0) 6, 2] |
| R4 [(0) 7, 1] | R5 [(0) 0, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 54
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 2  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 3  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 3  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 3  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 3, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 3] | R2 [(1) -1, 43] | R3 [(0) 6, 2] |
| R4 [(0) 7, 1] | R5 [(0) 0, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 55
| RE   : 0028: update rd R3(3)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 3  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 3  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 2, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(0) 7, 1] | R5 [(0) 0, 2] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 56
| RE   : 0032: update rd R4(2)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 3  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 3, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(0) 0, 2] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 57
| RE   : 0036: update rd R5(3)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 4, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 58
| RE   : 0040: update rd R1(4)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 59
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 60
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 61
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 62
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 4 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(0) 4, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 63
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 4 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(0) 4, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 64
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 4 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(0) 4, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 65
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 42   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 42   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 42, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(0) 4, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 66
| RE   : 0016: update rd R2(42)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 42   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 67
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 42   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 68
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 69
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 2 3 imm()        
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 2 3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 42] | R3 [(0) 6, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 70
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 2 3 imm() => Add  | 	
| IR   : 0032: add ROB7 3  imm(#0)       
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 3  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 42] | R3 [(0) 6, 3] |
| R4 [(0) 7, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 71
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 2 3 imm()        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 3  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 42] | R3 [(0) 6, 3] |
| R4 [(0) 7, 2] | R5 [(0) 0, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 72
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 3  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 5  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 4  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 4  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 5, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 4] | R2 [(1) -1, 42] | R3 [(0) 6, 3] |
| R4 [(0) 7, 2] | R5 [(0) 0, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 73
| RE   : 0028: update rd R3(5)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 5  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 4  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 3, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(0) 7, 2] | R5 [(0) 0, 3] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 74
| RE   : 0032: update rd R4(3)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 4  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 5, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(0) 0, 3] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 75
| RE   : 0036: update rd R5(5)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 5, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 76
| RE   : 0040: update rd R1(5)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 77
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 78
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 79
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 80
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 5 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(0) 4, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 81
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 5 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(0) 4, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 82
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 5 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(0) 4, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 83
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 41   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 41   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 41, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(0) 4, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 84
| RE   : 0016: update rd R2(41)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 41   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 85
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 41   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 86
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 87
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 3 5 imm()        
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 3 5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 41] | R3 [(0) 6, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 88
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 3 5 imm() => Add  | 	
| IR   : 0032: add ROB7 5  imm(#0)       
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 5  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 41] | R3 [(0) 6, 5] |
| R4 [(0) 7, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 89
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 3 5 imm()        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 5  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 41] | R3 [(0) 6, 5] |
| R4 [(0) 7, 3] | R5 [(0) 0, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 90
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 5  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 8  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 5  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 5  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 8, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(0) 6, 5] |
| R4 [(0) 7, 3] | R5 [(0) 0, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 91
| RE   : 0028: update rd R3(8)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 8  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 5  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 5, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(0) 7, 3] | R5 [(0) 0, 5] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 92
| RE   : 0032: update rd R4(5)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 5  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 8, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(0) 0, 5] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 93
| RE   : 0036: update rd R5(8)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 6, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 94
| RE   : 0040: update rd R1(6)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 95
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 96
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 97
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 98
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 6 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(0) 4, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 99
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 6 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(0) 4, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 100
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 6 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(0) 4, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 101
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 40   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 40   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 40, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(0) 4, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 102
| RE   : 0016: update rd R2(40)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 40   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 103
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 40   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 104
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 105
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 5 8 imm()        
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 5 8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 40] | R3 [(0) 6, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 106
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 5 8 imm() => Add  | 	
| IR   : 0032: add ROB7 8  imm(#0)       
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 8  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 40] | R3 [(0) 6, 8] |
| R4 [(0) 7, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 107
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 5 8 imm()        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 8  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 40] | R3 [(0) 6, 8] |
| R4 [(0) 7, 5] | R5 [(0) 0, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 108
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 8  imm(#0)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 13  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 6  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 6  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 13, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 6] | R2 [(1) -1, 40] | R3 [(0) 6, 8] |
| R4 [(0) 7, 5] | R5 [(0) 0, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 109
| RE   : 0028: update rd R3(13)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 13  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 6  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 8, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(0) 7, 5] | R5 [(0) 0, 8] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 110
| RE   : 0032: update rd R4(8)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 6  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 13, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(0) 0, 8] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 111
| RE   : 0036: update rd R5(13)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 7, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 112
| RE   : 0040: update rd R1(7)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 113
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 114
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 115
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 116
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 7 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(0) 4, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 117
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 7 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(0) 4, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 118
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 7 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(0) 4, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 119
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 39   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 39   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 39, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(0) 4, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 120
| RE   : 0016: update rd R2(39)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 39   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 121
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 39   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 122
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 123
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 8 13 imm()       
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 8 13 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 39] | R3 [(0) 6, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 124
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 8 13 imm() => Add  | 	
| IR   : 0032: add ROB7 13  imm(#0)      
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 13  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 39] | R3 [(0) 6, 13] |
| R4 [(0) 7, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 125
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 8 13 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 13  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 39] | R3 [(0) 6, 13] |
| R4 [(0) 7, 8] | R5 [(0) 0, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 126
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 13  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 21  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 7  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 7  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 21, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 7] | R2 [(1) -1, 39] | R3 [(0) 6, 13] |
| R4 [(0) 7, 8] | R5 [(0) 0, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 127
| RE   : 0028: update rd R3(21)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 21  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 7  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 13, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(0) 7, 8] | R5 [(0) 0, 13] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 128
| RE   : 0032: update rd R4(13)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 7  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 21, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(0) 0, 13] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 129
| RE   : 0036: update rd R5(21)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 8, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 130
| RE   : 0040: update rd R1(8)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 131
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 132
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 133
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 134
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 8 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(0) 4, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 135
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 8 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(0) 4, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 136
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 8 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(0) 4, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 137
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 38   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 38   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 38, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(0) 4, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 138
| RE   : 0016: update rd R2(38)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 38   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 139
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 38   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 140
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 141
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 13 21 imm()      
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 13 21 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 38] | R3 [(0) 6, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 142
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 13 21 imm() => Add  | 	
| IR   : 0032: add ROB7 21  imm(#0)      
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 21  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 38] | R3 [(0) 6, 21] |
| R4 [(0) 7, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 143
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 13 21 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 21  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 38] | R3 [(0) 6, 21] |
| R4 [(0) 7, 13] | R5 [(0) 0, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 144
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 21  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 34  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 8  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 8  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 34, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 8] | R2 [(1) -1, 38] | R3 [(0) 6, 21] |
| R4 [(0) 7, 13] | R5 [(0) 0, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 145
| RE   : 0028: update rd R3(34)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 34  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 8  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 21, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(0) 7, 13] | R5 [(0) 0, 21] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 146
| RE   : 0032: update rd R4(21)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 8  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 34, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(0) 0, 21] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 147
| RE   : 0036: update rd R5(34)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 9, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 148
| RE   : 0040: update rd R1(9)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 149
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 150
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 151
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 152
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 9 imm()       
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(0) 4, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 153
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 9 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(0) 4, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 154
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 9 imm()       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(0) 4, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 155
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 37   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 37   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 37, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(0) 4, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 156
| RE   : 0016: update rd R2(37)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 37   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 157
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 37   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 158
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 159
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 21 34 imm()      
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 21 34 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 37] | R3 [(0) 6, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 160
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 21 34 imm() => Add  | 	
| IR   : 0032: add ROB7 34  imm(#0)      
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 34  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 37] | R3 [(0) 6, 34] |
| R4 [(0) 7, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 161
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 21 34 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 34  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 37] | R3 [(0) 6, 34] |
| R4 [(0) 7, 21] | R5 [(0) 0, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 162
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 34  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 55  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 9  imm(#1)       
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 9  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 55, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 9] | R2 [(1) -1, 37] | R3 [(0) 6, 34] |
| R4 [(0) 7, 21] | R5 [(0) 0, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 163
| RE   : 0028: update rd R3(55)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 55  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 9  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 34, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(0) 7, 21] | R5 [(0) 0, 34] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 164
| RE   : 0032: update rd R4(34)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 9  imm(#1)       	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 55, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(0) 0, 34] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 165
| RE   : 0036: update rd R5(55)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 10, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 166
| RE   : 0040: update rd R1(10)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 167
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 168
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 169
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 170
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 10 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 10 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(0) 4, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 171
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 10 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(0) 4, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 172
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 10 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(0) 4, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 173
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 36   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 36   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 36, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(0) 4, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 174
| RE   : 0016: update rd R2(36)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 36   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 175
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 36   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 176
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 177
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 34 55 imm()      
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 34 55 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 36] | R3 [(0) 6, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 178
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 34 55 imm() => Add  | 	
| IR   : 0032: add ROB7 55  imm(#0)      
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 55  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 36] | R3 [(0) 6, 55] |
| R4 [(0) 7, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 179
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 34 55 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 55  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 36] | R3 [(0) 6, 55] |
| R4 [(0) 7, 34] | R5 [(0) 0, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 180
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 55  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 89  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 10  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 10  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 89, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(0) 6, 55] |
| R4 [(0) 7, 34] | R5 [(0) 0, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 181
| RE   : 0028: update rd R3(89)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 89  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 10  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 55, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(0) 7, 34] | R5 [(0) 0, 55] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 182
| RE   : 0032: update rd R4(55)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 10  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 89, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(0) 0, 55] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 183
| RE   : 0036: update rd R5(89)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 11, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 184
| RE   : 0040: update rd R1(11)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 185
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 186
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 187
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 188
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 11 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 11 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(0) 4, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 189
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 11 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(0) 4, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 190
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 11 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(0) 4, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 191
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 35   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 35   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 35, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(0) 4, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 192
| RE   : 0016: update rd R2(35)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 35   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 193
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 35   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 194
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 195
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 55 89 imm()      
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 55 89 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 35] | R3 [(0) 6, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 196
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 55 89 imm() => Add  | 	
| IR   : 0032: add ROB7 89  imm(#0)      
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 89  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 35] | R3 [(0) 6, 89] |
| R4 [(0) 7, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 197
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 55 89 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 89  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 35] | R3 [(0) 6, 89] |
| R4 [(0) 7, 55] | R5 [(0) 0, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 198
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 89  imm(#0)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 144  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 11  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 11  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 144, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 11] | R2 [(1) -1, 35] | R3 [(0) 6, 89] |
| R4 [(0) 7, 55] | R5 [(0) 0, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 199
| RE   : 0028: update rd R3(144)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 144  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 11  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 89, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(0) 7, 55] | R5 [(0) 0, 89] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 200
| RE   : 0032: update rd R4(89)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 11  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 144, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(0) 0, 89] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 201
| RE   : 0036: update rd R5(144)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 12, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 202
| RE   : 0040: update rd R1(12)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 203
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 204
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 205
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 206
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 12 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 12 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(0) 4, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 207
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 12 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(0) 4, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 208
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 12 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(0) 4, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 209
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 34   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 34   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 34, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(0) 4, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 210
| RE   : 0016: update rd R2(34)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 34   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 211
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 34   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 212
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 213
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 89 144 imm()     
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 89 144 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 34] | R3 [(0) 6, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 214
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 89 144 imm() => Add  | 	
| IR   : 0032: add ROB7 144  imm(#0)     
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 144  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 34] | R3 [(0) 6, 144] |
| R4 [(0) 7, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 215
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 89 144 imm()     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 144  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 34] | R3 [(0) 6, 144] |
| R4 [(0) 7, 89] | R5 [(0) 0, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 216
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 144  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 233  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 12  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 12  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 233, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 12] | R2 [(1) -1, 34] | R3 [(0) 6, 144] |
| R4 [(0) 7, 89] | R5 [(0) 0, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 217
| RE   : 0028: update rd R3(233)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 233  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 12  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 144, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(0) 7, 89] | R5 [(0) 0, 144] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 218
| RE   : 0032: update rd R4(144)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 12  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 233, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(0) 0, 144] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 219
| RE   : 0036: update rd R5(233)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 13, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 220
| RE   : 0040: update rd R1(13)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 221
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 222
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 223
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 224
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 13 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 13 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(0) 4, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 225
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 13 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(0) 4, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 226
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 13 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(0) 4, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 227
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 33   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 33   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 33, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(0) 4, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 228
| RE   : 0016: update rd R2(33)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 33   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 229
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 33   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 230
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 231
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 144 233 imm()    
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 144 233 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 33] | R3 [(0) 6, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 232
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 144 233 imm() => Add  | 	
| IR   : 0032: add ROB7 233  imm(#0)     
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 233  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 33] | R3 [(0) 6, 233] |
| R4 [(0) 7, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 233
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 144 233 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 233  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 33] | R3 [(0) 6, 233] |
| R4 [(0) 7, 144] | R5 [(0) 0, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 234
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 233  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 377  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 13  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 13  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 377, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 13] | R2 [(1) -1, 33] | R3 [(0) 6, 233] |
| R4 [(0) 7, 144] | R5 [(0) 0, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 235
| RE   : 0028: update rd R3(377)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 377  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 13  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 233, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(0) 7, 144] | R5 [(0) 0, 233] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 236
| RE   : 0032: update rd R4(233)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 13  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 377, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(0) 0, 233] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 237
| RE   : 0036: update rd R5(377)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 14, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 238
| RE   : 0040: update rd R1(14)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 239
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 240
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 241
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 242
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 14 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 14 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(0) 4, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 243
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 14 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(0) 4, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 244
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 14 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(0) 4, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 245
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 32   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 32   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 32, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(0) 4, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 246
| RE   : 0016: update rd R2(32)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 32   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 247
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 32   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 248
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 249
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 233 377 imm()    
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 233 377 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 32] | R3 [(0) 6, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 250
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 233 377 imm() => Add  | 	
| IR   : 0032: add ROB7 377  imm(#0)     
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 377  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 32] | R3 [(0) 6, 377] |
| R4 [(0) 7, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 251
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 233 377 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 377  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 32] | R3 [(0) 6, 377] |
| R4 [(0) 7, 233] | R5 [(0) 0, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 252
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 377  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 610  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 14  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 14  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 610, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 14] | R2 [(1) -1, 32] | R3 [(0) 6, 377] |
| R4 [(0) 7, 233] | R5 [(0) 0, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 253
| RE   : 0028: update rd R3(610)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 610  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 14  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 377, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(0) 7, 233] | R5 [(0) 0, 377] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 254
| RE   : 0032: update rd R4(377)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 14  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 610, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(0) 0, 377] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 255
| RE   : 0036: update rd R5(610)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 15, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 256
| RE   : 0040: update rd R1(15)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 257
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 258
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 259
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 260
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 15 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 15 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(0) 4, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 261
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 15 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(0) 4, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 262
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 15 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(0) 4, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 263
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 31   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 31   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 31, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(0) 4, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 264
| RE   : 0016: update rd R2(31)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 31   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 265
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 31   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 266
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 267
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 377 610 imm()    
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 377 610 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 31] | R3 [(0) 6, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 268
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 377 610 imm() => Add  | 	
| IR   : 0032: add ROB7 610  imm(#0)     
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 610  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 31] | R3 [(0) 6, 610] |
| R4 [(0) 7, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 269
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 377 610 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 610  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 31] | R3 [(0) 6, 610] |
| R4 [(0) 7, 377] | R5 [(0) 0, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 270
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 610  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 987  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 15  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 15  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 987, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(0) 6, 610] |
| R4 [(0) 7, 377] | R5 [(0) 0, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 271
| RE   : 0028: update rd R3(987)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 987  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 15  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 610, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(0) 7, 377] | R5 [(0) 0, 610] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 272
| RE   : 0032: update rd R4(610)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 15  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 987, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(0) 0, 610] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 273
| RE   : 0036: update rd R5(987)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 16, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 274
| RE   : 0040: update rd R1(16)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 275
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 276
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 277
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 278
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 16 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 16 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(0) 4, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 279
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 16 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(0) 4, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 280
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 16 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(0) 4, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 281
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 30   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 30   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 30, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(0) 4, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 282
| RE   : 0016: update rd R2(30)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 30   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 283
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 30   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 284
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 285
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 610 987 imm()    
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 610 987 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 30] | R3 [(0) 6, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 286
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 610 987 imm() => Add  | 	
| IR   : 0032: add ROB7 987  imm(#0)     
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 987  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 30] | R3 [(0) 6, 987] |
| R4 [(0) 7, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 287
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 610 987 imm()    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 987  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 30] | R3 [(0) 6, 987] |
| R4 [(0) 7, 610] | R5 [(0) 0, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 288
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 987  imm(#0)     	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 1597  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 16  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 16  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 1597, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 16] | R2 [(1) -1, 30] | R3 [(0) 6, 987] |
| R4 [(0) 7, 610] | R5 [(0) 0, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 289
| RE   : 0028: update rd R3(1597)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 1597  imm(#0)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 16  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 987, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(0) 7, 610] | R5 [(0) 0, 987] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 290
| RE   : 0032: update rd R4(987)         	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 16  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 1597, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(0) 0, 987] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 291
| RE   : 0036: update rd R5(1597)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 17, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 292
| RE   : 0040: update rd R1(17)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 293
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 294
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 295
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 296
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 17 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 17 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(0) 4, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 297
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 17 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(0) 4, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 298
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 17 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(0) 4, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 299
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 29   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 29   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 29, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(0) 4, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 300
| RE   : 0016: update rd R2(29)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 29   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 301
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 29   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 302
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 303
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 987 1597 imm()   
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 987 1597 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 29] | R3 [(0) 6, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 304
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 987 1597 imm() => Add  | 	
| IR   : 0032: add ROB7 1597  imm(#0)    
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 1597  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 29] | R3 [(0) 6, 1597] |
| R4 [(0) 7, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 305
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 987 1597 imm()   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 1597  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 29] | R3 [(0) 6, 1597] |
| R4 [(0) 7, 987] | R5 [(0) 0, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 306
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 1597  imm(#0)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 2584  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 17  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 17  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 2584, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 17] | R2 [(1) -1, 29] | R3 [(0) 6, 1597] |
| R4 [(0) 7, 987] | R5 [(0) 0, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 307
| RE   : 0028: update rd R3(2584)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 2584  imm(#0)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 17  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 1597, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(0) 7, 987] | R5 [(0) 0, 1597] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 308
| RE   : 0032: update rd R4(1597)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 17  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2584, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(0) 0, 1597] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 309
| RE   : 0036: update rd R5(2584)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 18, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 310
| RE   : 0040: update rd R1(18)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 311
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 312
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 313
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 314
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 18 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 18 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(0) 4, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 315
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 18 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(0) 4, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 316
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 18 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(0) 4, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 317
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 28   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 28   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 28, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(0) 4, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 318
| RE   : 0016: update rd R2(28)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 28   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 319
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 28   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 320
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 321
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 1597 2584 imm()  
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 1597 2584 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 28] | R3 [(0) 6, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 322
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 1597 2584 imm() => Add  | 	
| IR   : 0032: add ROB7 2584  imm(#0)    
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 2584  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 28] | R3 [(0) 6, 2584] |
| R4 [(0) 7, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 323
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 1597 2584 imm()  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 2584  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 28] | R3 [(0) 6, 2584] |
| R4 [(0) 7, 1597] | R5 [(0) 0, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 324
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 2584  imm(#0)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 4181  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 18  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 18  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 4181, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 18] | R2 [(1) -1, 28] | R3 [(0) 6, 2584] |
| R4 [(0) 7, 1597] | R5 [(0) 0, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 325
| RE   : 0028: update rd R3(4181)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 4181  imm(#0)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 18  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 2584, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(0) 7, 1597] | R5 [(0) 0, 2584] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 326
| RE   : 0032: update rd R4(2584)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 18  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 4181, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(0) 0, 2584] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 327
| RE   : 0036: update rd R5(4181)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 19, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 328
| RE   : 0040: update rd R1(19)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 329
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 330
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 331
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 332
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 19 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 19 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(0) 4, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 333
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 19 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(0) 4, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 334
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 19 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(0) 4, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 335
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 27   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 27   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 27, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(0) 4, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 336
| RE   : 0016: update rd R2(27)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 27   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 337
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 27   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 338
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 339
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 2584 4181 imm()  
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 2584 4181 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 27] | R3 [(0) 6, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 340
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 2584 4181 imm() => Add  | 	
| IR   : 0032: add ROB7 4181  imm(#0)    
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 4181  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 27] | R3 [(0) 6, 4181] |
| R4 [(0) 7, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 341
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 2584 4181 imm()  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 4181  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 27] | R3 [(0) 6, 4181] |
| R4 [(0) 7, 2584] | R5 [(0) 0, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 342
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 4181  imm(#0)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 6765  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 19  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 19  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 6765, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 19] | R2 [(1) -1, 27] | R3 [(0) 6, 4181] |
| R4 [(0) 7, 2584] | R5 [(0) 0, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 343
| RE   : 0028: update rd R3(6765)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 6765  imm(#0)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 19  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 4181, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(0) 7, 2584] | R5 [(0) 0, 4181] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 344
| RE   : 0032: update rd R4(4181)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 19  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 6765, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(0) 0, 4181] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 345
| RE   : 0036: update rd R5(6765)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 20, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 346
| RE   : 0040: update rd R1(20)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 347
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 348
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 349
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 350
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 20 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 20 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(0) 4, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 351
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 20 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(0) 4, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 352
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 20 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(0) 4, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 353
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 26   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 26   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 26, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(0) 4, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 354
| RE   : 0016: update rd R2(26)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 26   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 355
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 26   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 356
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 357
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 4181 6765 imm()  
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 4181 6765 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 26] | R3 [(0) 6, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 358
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 4181 6765 imm() => Add  | 	
| IR   : 0032: add ROB7 6765  imm(#0)    
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 6765  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 26] | R3 [(0) 6, 6765] |
| R4 [(0) 7, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 359
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 4181 6765 imm()  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 6765  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 26] | R3 [(0) 6, 6765] |
| R4 [(0) 7, 4181] | R5 [(0) 0, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 360
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 6765  imm(#0)    	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 10946  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 20  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 20  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 10946, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(0) 6, 6765] |
| R4 [(0) 7, 4181] | R5 [(0) 0, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 361
| RE   : 0028: update rd R3(10946)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 10946  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 20  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 6765, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(0) 7, 4181] | R5 [(0) 0, 6765] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 362
| RE   : 0032: update rd R4(6765)        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 20  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 10946, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(0) 0, 6765] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 363
| RE   : 0036: update rd R5(10946)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 21, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 364
| RE   : 0040: update rd R1(21)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 365
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 366
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 367
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 368
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 21 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 21 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(0) 4, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 369
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 21 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(0) 4, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 370
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 21 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(0) 4, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 371
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 25   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 25   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 25, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(0) 4, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 372
| RE   : 0016: update rd R2(25)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 25   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 373
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 25   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 374
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 375
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 6765 10946 imm() 
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 6765 10946 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 25] | R3 [(0) 6, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 376
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 6765 10946 imm() => Add  | 	
| IR   : 0032: add ROB7 10946  imm(#0)   
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 10946  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 25] | R3 [(0) 6, 10946] |
| R4 [(0) 7, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 377
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 6765 10946 imm() 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 10946  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 25] | R3 [(0) 6, 10946] |
| R4 [(0) 7, 6765] | R5 [(0) 0, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 378
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 10946  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 17711  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 21  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 21  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 17711, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 21] | R2 [(1) -1, 25] | R3 [(0) 6, 10946] |
| R4 [(0) 7, 6765] | R5 [(0) 0, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 379
| RE   : 0028: update rd R3(17711)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 17711  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 21  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 10946, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(0) 7, 6765] | R5 [(0) 0, 10946] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 380
| RE   : 0032: update rd R4(10946)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 21  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 17711, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(0) 0, 10946] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 381
| RE   : 0036: update rd R5(17711)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 22, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 382
| RE   : 0040: update rd R1(22)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 383
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 384
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 385
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 386
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 22 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 22 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(0) 4, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 387
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 22 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(0) 4, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 388
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 22 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(0) 4, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 389
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 24   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 24   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 24, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(0) 4, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 390
| RE   : 0016: update rd R2(24)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 24   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 391
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 24   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 392
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 393
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 10946 17711 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 10946 17711 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 24] | R3 [(0) 6, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 394
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 10946 17711 imm() => Add  | 	
| IR   : 0032: add ROB7 17711  imm(#0)   
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 17711  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 24] | R3 [(0) 6, 17711] |
| R4 [(0) 7, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 395
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 10946 17711 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 17711  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 24] | R3 [(0) 6, 17711] |
| R4 [(0) 7, 10946] | R5 [(0) 0, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 396
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 17711  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 28657  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 22  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 22  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 28657, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 22] | R2 [(1) -1, 24] | R3 [(0) 6, 17711] |
| R4 [(0) 7, 10946] | R5 [(0) 0, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 397
| RE   : 0028: update rd R3(28657)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 28657  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 22  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 17711, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(0) 7, 10946] | R5 [(0) 0, 17711] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 398
| RE   : 0032: update rd R4(17711)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 22  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 28657, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(0) 0, 17711] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 399
| RE   : 0036: update rd R5(28657)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 23, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 400
| RE   : 0040: update rd R1(23)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 401
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 402
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 403
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 404
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 23 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 23 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(0) 4, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 405
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 23 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(0) 4, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 406
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 23 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(0) 4, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 407
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 23   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 23   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 23, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(0) 4, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 408
| RE   : 0016: update rd R2(23)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 23   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 409
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 23   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 410
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 411
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 17711 28657 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 17711 28657 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 23] | R3 [(0) 6, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 412
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 17711 28657 imm() => Add  | 	
| IR   : 0032: add ROB7 28657  imm(#0)   
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 28657  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 23] | R3 [(0) 6, 28657] |
| R4 [(0) 7, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 413
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 17711 28657 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 28657  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 23] | R3 [(0) 6, 28657] |
| R4 [(0) 7, 17711] | R5 [(0) 0, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 414
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 28657  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 46368  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 23  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 23  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 46368, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 23] | R2 [(1) -1, 23] | R3 [(0) 6, 28657] |
| R4 [(0) 7, 17711] | R5 [(0) 0, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 415
| RE   : 0028: update rd R3(46368)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 46368  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 23  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 28657, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(0) 7, 17711] | R5 [(0) 0, 28657] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 416
| RE   : 0032: update rd R4(28657)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 23  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 46368, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(0) 0, 28657] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 417
| RE   : 0036: update rd R5(46368)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 24, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 418
| RE   : 0040: update rd R1(24)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 419
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 420
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 421
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 422
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 24 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 24 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(0) 4, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 423
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 24 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(0) 4, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 424
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 24 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(0) 4, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 425
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 22   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 22   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 22, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(0) 4, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 426
| RE   : 0016: update rd R2(22)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 22   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 427
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 22   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 428
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 429
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 28657 46368 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 28657 46368 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 22] | R3 [(0) 6, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 430
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 28657 46368 imm() => Add  | 	
| IR   : 0032: add ROB7 46368  imm(#0)   
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 46368  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 22] | R3 [(0) 6, 46368] |
| R4 [(0) 7, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 431
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 28657 46368 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 46368  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 22] | R3 [(0) 6, 46368] |
| R4 [(0) 7, 28657] | R5 [(0) 0, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 432
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 46368  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 75025  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 24  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 24  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 75025, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 24] | R2 [(1) -1, 22] | R3 [(0) 6, 46368] |
| R4 [(0) 7, 28657] | R5 [(0) 0, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 433
| RE   : 0028: update rd R3(75025)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 75025  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 24  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 46368, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(0) 7, 28657] | R5 [(0) 0, 46368] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 434
| RE   : 0032: update rd R4(46368)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 24  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 75025, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(0) 0, 46368] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 435
| RE   : 0036: update rd R5(75025)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 25, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 436
| RE   : 0040: update rd R1(25)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 437
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 438
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 439
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 440
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 25 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 25 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(0) 4, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 441
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 25 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(0) 4, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 442
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 25 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(0) 4, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 443
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 21   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 21   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 21, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(0) 4, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 444
| RE   : 0016: update rd R2(21)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 21   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 445
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 21   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 446
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 447
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 46368 75025 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 46368 75025 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 21] | R3 [(0) 6, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 448
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 46368 75025 imm() => Add  | 	
| IR   : 0032: add ROB7 75025  imm(#0)   
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 75025  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 21] | R3 [(0) 6, 75025] |
| R4 [(0) 7, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 449
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 46368 75025 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 75025  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 21] | R3 [(0) 6, 75025] |
| R4 [(0) 7, 46368] | R5 [(0) 0, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 450
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 75025  imm(#0)   	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 121393  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 25  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 25  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 121393, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(0) 6, 75025] |
| R4 [(0) 7, 46368] | R5 [(0) 0, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 451
| RE   : 0028: update rd R3(121393)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 121393  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 25  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 75025, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(0) 7, 46368] | R5 [(0) 0, 75025] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 452
| RE   : 0032: update rd R4(75025)       	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 25  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 121393, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(0) 0, 75025] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 453
| RE   : 0036: update rd R5(121393)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 26, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 454
| RE   : 0040: update rd R1(26)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 455
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 456
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 457
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 458
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 26 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 26 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(0) 4, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 459
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 26 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(0) 4, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 460
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 26 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(0) 4, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 461
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 20   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 20   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 20, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(0) 4, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 462
| RE   : 0016: update rd R2(20)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 20   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 463
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 20   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 464
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 465
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 75025 121393 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 75025 121393 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 20] | R3 [(0) 6, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 466
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 75025 121393 imm() => Add  | 	
| IR   : 0032: add ROB7 121393  imm(#0)  
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 121393  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 20] | R3 [(0) 6, 121393] |
| R4 [(0) 7, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 467
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 75025 121393 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 121393  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 20] | R3 [(0) 6, 121393] |
| R4 [(0) 7, 75025] | R5 [(0) 0, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 468
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 121393  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 196418  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 26  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 26  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 196418, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 26] | R2 [(1) -1, 20] | R3 [(0) 6, 121393] |
| R4 [(0) 7, 75025] | R5 [(0) 0, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 469
| RE   : 0028: update rd R3(196418)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 196418  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 26  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 121393, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(0) 7, 75025] | R5 [(0) 0, 121393] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 470
| RE   : 0032: update rd R4(121393)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 26  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 196418, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(0) 0, 121393] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 471
| RE   : 0036: update rd R5(196418)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 27, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 472
| RE   : 0040: update rd R1(27)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 473
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 474
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 475
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 476
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 27 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 27 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(0) 4, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 477
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 27 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(0) 4, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 478
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 27 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(0) 4, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 479
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 19   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 19   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 19, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(0) 4, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 480
| RE   : 0016: update rd R2(19)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 19   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 481
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 19   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 482
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 483
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 121393 196418 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 121393 196418 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 19] | R3 [(0) 6, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 484
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 121393 196418 imm() => Add  | 	
| IR   : 0032: add ROB7 196418  imm(#0)  
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 196418  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 19] | R3 [(0) 6, 196418] |
| R4 [(0) 7, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 485
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 121393 196418 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 196418  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 19] | R3 [(0) 6, 196418] |
| R4 [(0) 7, 121393] | R5 [(0) 0, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 486
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 196418  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 317811  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 27  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 27  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 317811, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 27] | R2 [(1) -1, 19] | R3 [(0) 6, 196418] |
| R4 [(0) 7, 121393] | R5 [(0) 0, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 487
| RE   : 0028: update rd R3(317811)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 317811  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 27  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 196418, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(0) 7, 121393] | R5 [(0) 0, 196418] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 488
| RE   : 0032: update rd R4(196418)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 27  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 317811, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(0) 0, 196418] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 489
| RE   : 0036: update rd R5(317811)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 28, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 490
| RE   : 0040: update rd R1(28)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 491
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 492
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 493
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 494
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 28 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 28 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(0) 4, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 495
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 28 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(0) 4, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 496
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 28 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(0) 4, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 497
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 18   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 18   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 18, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(0) 4, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 498
| RE   : 0016: update rd R2(18)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 18   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 499
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 18   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 500
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 501
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 196418 317811 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 196418 317811 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 18] | R3 [(0) 6, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 502
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 196418 317811 imm() => Add  | 	
| IR   : 0032: add ROB7 317811  imm(#0)  
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 317811  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 18] | R3 [(0) 6, 317811] |
| R4 [(0) 7, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 503
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 196418 317811 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 317811  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 18] | R3 [(0) 6, 317811] |
| R4 [(0) 7, 196418] | R5 [(0) 0, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 504
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 317811  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 514229  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 28  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 28  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 514229, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 28] | R2 [(1) -1, 18] | R3 [(0) 6, 317811] |
| R4 [(0) 7, 196418] | R5 [(0) 0, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 505
| RE   : 0028: update rd R3(514229)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 514229  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 28  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 317811, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(0) 7, 196418] | R5 [(0) 0, 317811] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 506
| RE   : 0032: update rd R4(317811)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 28  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 514229, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(0) 0, 317811] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 507
| RE   : 0036: update rd R5(514229)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 29, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 508
| RE   : 0040: update rd R1(29)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 509
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 510
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 511
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 512
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 29 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 29 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(0) 4, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 513
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 29 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(0) 4, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 514
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 29 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(0) 4, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 515
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 17   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 17   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 17, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(0) 4, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 516
| RE   : 0016: update rd R2(17)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 17   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 517
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 17   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 518
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 519
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 317811 514229 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 317811 514229 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 17] | R3 [(0) 6, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 520
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 317811 514229 imm() => Add  | 	
| IR   : 0032: add ROB7 514229  imm(#0)  
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 514229  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 17] | R3 [(0) 6, 514229] |
| R4 [(0) 7, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 521
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 317811 514229 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 514229  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 17] | R3 [(0) 6, 514229] |
| R4 [(0) 7, 317811] | R5 [(0) 0, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 522
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 514229  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 832040  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 29  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 29  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 832040, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 29] | R2 [(1) -1, 17] | R3 [(0) 6, 514229] |
| R4 [(0) 7, 317811] | R5 [(0) 0, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 523
| RE   : 0028: update rd R3(832040)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 832040  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 29  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 514229, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(0) 7, 317811] | R5 [(0) 0, 514229] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 524
| RE   : 0032: update rd R4(514229)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 29  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 832040, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(0) 0, 514229] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 525
| RE   : 0036: update rd R5(832040)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 30, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 526
| RE   : 0040: update rd R1(30)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 527
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 528
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 529
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 530
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 30 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 30 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(0) 4, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 531
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 30 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(0) 4, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 532
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 30 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(0) 4, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 533
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 16   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 16   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 16, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(0) 4, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 534
| RE   : 0016: update rd R2(16)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 16   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 535
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 16   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 536
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 537
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 514229 832040 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 514229 832040 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 16] | R3 [(0) 6, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 538
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 514229 832040 imm() => Add  | 	
| IR   : 0032: add ROB7 832040  imm(#0)  
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 832040  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 16] | R3 [(0) 6, 832040] |
| R4 [(0) 7, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 539
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 514229 832040 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 832040  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 16] | R3 [(0) 6, 832040] |
| R4 [(0) 7, 514229] | R5 [(0) 0, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 540
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 832040  imm(#0)  	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 1346269  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 30  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 30  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 1346269, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(0) 6, 832040] |
| R4 [(0) 7, 514229] | R5 [(0) 0, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 541
| RE   : 0028: update rd R3(1346269)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 1346269  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 30  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 832040, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(0) 7, 514229] | R5 [(0) 0, 832040] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 542
| RE   : 0032: update rd R4(832040)      	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 30  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 1346269, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(0) 0, 832040] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 543
| RE   : 0036: update rd R5(1346269)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 31, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 544
| RE   : 0040: update rd R1(31)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 545
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 546
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 547
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 548
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 31 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 31 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(0) 4, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 549
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 31 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(0) 4, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 550
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 31 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(0) 4, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 551
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 15   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 15   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 15, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(0) 4, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 552
| RE   : 0016: update rd R2(15)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 15   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 553
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 15   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 554
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 555
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 832040 1346269 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 832040 1346269 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 15] | R3 [(0) 6, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 556
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 832040 1346269 imm() => Add  | 	
| IR   : 0032: add ROB7 1346269  imm(#0) 
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 1346269  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 15] | R3 [(0) 6, 1346269] |
| R4 [(0) 7, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 557
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 832040 1346269 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 1346269  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 15] | R3 [(0) 6, 1346269] |
| R4 [(0) 7, 832040] | R5 [(0) 0, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 558
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 1346269  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 2178309  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 31  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 31  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 2178309, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 31] | R2 [(1) -1, 15] | R3 [(0) 6, 1346269] |
| R4 [(0) 7, 832040] | R5 [(0) 0, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 559
| RE   : 0028: update rd R3(2178309)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 2178309  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 31  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 1346269, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(0) 7, 832040] | R5 [(0) 0, 1346269] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 560
| RE   : 0032: update rd R4(1346269)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 31  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2178309, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(0) 0, 1346269] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 561
| RE   : 0036: update rd R5(2178309)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 32, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 562
| RE   : 0040: update rd R1(32)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 563
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 564
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 565
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 566
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 32 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 32 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(0) 4, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 567
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 32 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(0) 4, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 568
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 32 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(0) 4, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 569
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 14   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 14   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 14, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(0) 4, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 570
| RE   : 0016: update rd R2(14)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 14   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 571
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 14   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 572
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 573
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 1346269 2178309 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 1346269 2178309 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 14] | R3 [(0) 6, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 574
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 1346269 2178309 imm() => Add  | 	
| IR   : 0032: add ROB7 2178309  imm(#0) 
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 2178309  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 14] | R3 [(0) 6, 2178309] |
| R4 [(0) 7, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 575
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 1346269 2178309 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 2178309  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 14] | R3 [(0) 6, 2178309] |
| R4 [(0) 7, 1346269] | R5 [(0) 0, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 576
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 2178309  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 3524578  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 32  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 32  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 3524578, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 32] | R2 [(1) -1, 14] | R3 [(0) 6, 2178309] |
| R4 [(0) 7, 1346269] | R5 [(0) 0, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 577
| RE   : 0028: update rd R3(3524578)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 3524578  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 32  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 2178309, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(0) 7, 1346269] | R5 [(0) 0, 2178309] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 578
| RE   : 0032: update rd R4(2178309)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 32  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 3524578, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(0) 0, 2178309] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 579
| RE   : 0036: update rd R5(3524578)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 33, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 580
| RE   : 0040: update rd R1(33)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 581
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 582
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 583
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 584
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 33 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 33 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(0) 4, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 585
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 33 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(0) 4, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 586
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 33 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(0) 4, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 587
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 13   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 13   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 13, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(0) 4, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 588
| RE   : 0016: update rd R2(13)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 13   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 589
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 13   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 590
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 591
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 2178309 3524578 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 2178309 3524578 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 13] | R3 [(0) 6, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 592
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 2178309 3524578 imm() => Add  | 	
| IR   : 0032: add ROB7 3524578  imm(#0) 
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 3524578  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 13] | R3 [(0) 6, 3524578] |
| R4 [(0) 7, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 593
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 2178309 3524578 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 3524578  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 13] | R3 [(0) 6, 3524578] |
| R4 [(0) 7, 2178309] | R5 [(0) 0, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 594
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 3524578  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 5702887  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 33  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 33  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 5702887, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 33] | R2 [(1) -1, 13] | R3 [(0) 6, 3524578] |
| R4 [(0) 7, 2178309] | R5 [(0) 0, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 595
| RE   : 0028: update rd R3(5702887)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 5702887  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 33  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 3524578, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(0) 7, 2178309] | R5 [(0) 0, 3524578] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 596
| RE   : 0032: update rd R4(3524578)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 33  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 5702887, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(0) 0, 3524578] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 597
| RE   : 0036: update rd R5(5702887)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 34, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 598
| RE   : 0040: update rd R1(34)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 599
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 600
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 601
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 602
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 34 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 34 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(0) 4, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 603
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 34 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(0) 4, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 604
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 34 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(0) 4, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 605
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 12   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 12   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 12, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(0) 4, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 606
| RE   : 0016: update rd R2(12)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 12   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 607
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 12   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 608
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 609
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 3524578 5702887 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 3524578 5702887 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 12] | R3 [(0) 6, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 610
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 3524578 5702887 imm() => Add  | 	
| IR   : 0032: add ROB7 5702887  imm(#0) 
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 5702887  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 12] | R3 [(0) 6, 5702887] |
| R4 [(0) 7, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 611
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 3524578 5702887 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 5702887  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 12] | R3 [(0) 6, 5702887] |
| R4 [(0) 7, 3524578] | R5 [(0) 0, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 612
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 5702887  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 9227465  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 34  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 34  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 9227465, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 34] | R2 [(1) -1, 12] | R3 [(0) 6, 5702887] |
| R4 [(0) 7, 3524578] | R5 [(0) 0, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 613
| RE   : 0028: update rd R3(9227465)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 9227465  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 34  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 5702887, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(0) 7, 3524578] | R5 [(0) 0, 5702887] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 614
| RE   : 0032: update rd R4(5702887)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 34  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 9227465, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(0) 0, 5702887] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 615
| RE   : 0036: update rd R5(9227465)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 35, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 616
| RE   : 0040: update rd R1(35)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 617
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 618
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 619
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 620
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 35 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 35 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(0) 4, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 621
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 35 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(0) 4, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 622
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 35 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(0) 4, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 623
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 11   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 11   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 11, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(0) 4, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 624
| RE   : 0016: update rd R2(11)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 11   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 625
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 11   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 626
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 627
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 5702887 9227465 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 5702887 9227465 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 11] | R3 [(0) 6, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 628
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 5702887 9227465 imm() => Add  | 	
| IR   : 0032: add ROB7 9227465  imm(#0) 
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 9227465  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 11] | R3 [(0) 6, 9227465] |
| R4 [(0) 7, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 629
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 5702887 9227465 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 9227465  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 11] | R3 [(0) 6, 9227465] |
| R4 [(0) 7, 5702887] | R5 [(0) 0, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 630
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 9227465  imm(#0) 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 14930352  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 35  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 35  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 14930352, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(0) 6, 9227465] |
| R4 [(0) 7, 5702887] | R5 [(0) 0, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 631
| RE   : 0028: update rd R3(14930352)0028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 14930352  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 35  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 9227465, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(0) 7, 5702887] | R5 [(0) 0, 9227465] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 632
| RE   : 0032: update rd R4(9227465)     	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 35  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 14930352, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(0) 0, 9227465] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 633
| RE   : 0036: update rd R5(14930352)0036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 36, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 634
| RE   : 0040: update rd R1(36)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 635
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 636
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 637
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 638
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 36 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 36 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(0) 4, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 639
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 36 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(0) 4, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 640
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 36 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(0) 4, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 641
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 10   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 10   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 10, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(0) 4, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 642
| RE   : 0016: update rd R2(10)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 10   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 643
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 10   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 644
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 645
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 9227465 14930352 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 9227465 14930352 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 10] | R3 [(0) 6, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 646
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 9227465 14930352 imm() => Add  | 	
| IR   : 0032: add ROB7 14930352  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 14930352  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 10] | R3 [(0) 6, 14930352] |
| R4 [(0) 7, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 647
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 9227465 14930352 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 14930352  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 10] | R3 [(0) 6, 14930352] |
| R4 [(0) 7, 9227465] | R5 [(0) 0, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 648
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 14930352  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 24157817  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 36  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 36  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 24157817, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 36] | R2 [(1) -1, 10] | R3 [(0) 6, 14930352] |
| R4 [(0) 7, 9227465] | R5 [(0) 0, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 649
| RE   : 0028: update rd R3(24157817)0028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 24157817  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 36  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 14930352, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(0) 7, 9227465] | R5 [(0) 0, 14930352] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 650
| RE   : 0032: update rd R4(14930352)0032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 36  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 24157817, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(0) 0, 14930352] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 651
| RE   : 0036: update rd R5(24157817)0036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 37, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 652
| RE   : 0040: update rd R1(37)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 653
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 654
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 655
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 656
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 37 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 37 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(0) 4, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 657
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 37 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(0) 4, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 658
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 37 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(0) 4, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 659
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 9   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 9   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 9, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(0) 4, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 660
| RE   : 0016: update rd R2(9)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 9   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 661
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 9   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 662
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 663
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 14930352 24157817 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 14930352 24157817 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 9] | R3 [(0) 6, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 664
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 14930352 24157817 imm() => Add  | 	
| IR   : 0032: add ROB7 24157817  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 24157817  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 9] | R3 [(0) 6, 24157817] |
| R4 [(0) 7, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 665
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 14930352 24157817 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 24157817  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 9] | R3 [(0) 6, 24157817] |
| R4 [(0) 7, 14930352] | R5 [(0) 0, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 666
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 24157817  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 39088169  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 37  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 37  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 39088169, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 37] | R2 [(1) -1, 9] | R3 [(0) 6, 24157817] |
| R4 [(0) 7, 14930352] | R5 [(0) 0, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 667
| RE   : 0028: update rd R3(39088169)0028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 39088169  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 37  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 24157817, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(0) 7, 14930352] | R5 [(0) 0, 24157817] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 668
| RE   : 0032: update rd R4(24157817)0032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 37  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 39088169, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(0) 0, 24157817] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 669
| RE   : 0036: update rd R5(39088169)0036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 38, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 670
| RE   : 0040: update rd R1(38)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 671
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 672
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 673
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 674
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 38 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 38 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(0) 4, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 675
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 38 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(0) 4, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 676
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 38 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(0) 4, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 677
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 8   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 8   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 8, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(0) 4, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 678
| RE   : 0016: update rd R2(8)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 8   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 679
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 8   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 680
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 681
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 24157817 39088169 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 24157817 39088169 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 8] | R3 [(0) 6, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 682
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 24157817 39088169 imm() => Add  | 	
| IR   : 0032: add ROB7 39088169  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 39088169  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 8] | R3 [(0) 6, 39088169] |
| R4 [(0) 7, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 683
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 24157817 39088169 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 39088169  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 8] | R3 [(0) 6, 39088169] |
| R4 [(0) 7, 24157817] | R5 [(0) 0, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 684
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 39088169  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 63245986  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 38  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 38  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 63245986, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 38] | R2 [(1) -1, 8] | R3 [(0) 6, 39088169] |
| R4 [(0) 7, 24157817] | R5 [(0) 0, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 685
| RE   : 0028: update rd R3(63245986)0028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 63245986  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 38  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 39088169, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(0) 7, 24157817] | R5 [(0) 0, 39088169] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 686
| RE   : 0032: update rd R4(39088169)0032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 38  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 63245986, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(0) 0, 39088169] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 687
| RE   : 0036: update rd R5(63245986)0036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 39, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 688
| RE   : 0040: update rd R1(39)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 689
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 690
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 691
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 692
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 39 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 39 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(0) 4, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 693
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 39 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(0) 4, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 694
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 39 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(0) 4, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 695
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 7   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 7   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 7, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(0) 4, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 696
| RE   : 0016: update rd R2(7)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 7   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 697
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 7   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 698
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 699
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 39088169 63245986 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 39088169 63245986 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 7] | R3 [(0) 6, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 700
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 39088169 63245986 imm() => Add  | 	
| IR   : 0032: add ROB7 63245986  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 63245986  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 7] | R3 [(0) 6, 63245986] |
| R4 [(0) 7, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 701
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 39088169 63245986 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 63245986  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 7] | R3 [(0) 6, 63245986] |
| R4 [(0) 7, 39088169] | R5 [(0) 0, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 702
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 63245986  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 102334155  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 39  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 39  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 102334155, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 39] | R2 [(1) -1, 7] | R3 [(0) 6, 63245986] |
| R4 [(0) 7, 39088169] | R5 [(0) 0, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 703
| RE   : 0028: update rd R3(1023341550028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 102334155  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 39  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 63245986, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(0) 7, 39088169] | R5 [(0) 0, 63245986] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 704
| RE   : 0032: update rd R4(63245986)0032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 39  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 102334155, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(0) 0, 63245986] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 705
| RE   : 0036: update rd R5(1023341550036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 40, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 706
| RE   : 0040: update rd R1(40)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 707
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 708
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 709
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 710
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 40 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 40 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(0) 4, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 711
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 40 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(0) 4, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 712
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 40 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(0) 4, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 713
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 6   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 6   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 6, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(0) 4, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 714
| RE   : 0016: update rd R2(6)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 6   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 715
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 6   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 716
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 717
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 63245986 102334155 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 63245986 102334155 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 6] | R3 [(0) 6, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 718
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 63245986 102334155 imm() => Add  | 	
| IR   : 0032: add ROB7 102334155  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 102334155  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 6] | R3 [(0) 6, 102334155] |
| R4 [(0) 7, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 719
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 63245986 102334155 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 102334155  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 6] | R3 [(0) 6, 102334155] |
| R4 [(0) 7, 63245986] | R5 [(0) 0, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 720
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 102334155  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 165580141  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 40  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 40  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 165580141, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(0) 6, 102334155] |
| R4 [(0) 7, 63245986] | R5 [(0) 0, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 721
| RE   : 0028: update rd R3(1655801410028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 165580141  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 40  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 102334155, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(0) 7, 63245986] | R5 [(0) 0, 102334155] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 722
| RE   : 0032: update rd R4(1023341550032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 40  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 165580141, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(0) 0, 102334155] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 723
| RE   : 0036: update rd R5(1655801410036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 41, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 724
| RE   : 0040: update rd R1(41)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 725
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 726
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 727
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 728
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 41 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 41 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(0) 4, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 729
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 41 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(0) 4, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 730
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 41 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(0) 4, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 731
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 5   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 5   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 5, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(0) 4, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 732
| RE   : 0016: update rd R2(5)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 5   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 733
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 5   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 734
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 735
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 102334155 165580141 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 102334155 165580141 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 5] | R3 [(0) 6, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 736
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 102334155 165580141 imm() => Add  | 	
| IR   : 0032: add ROB7 165580141  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 165580141  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 5] | R3 [(0) 6, 165580141] |
| R4 [(0) 7, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 737
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 102334155 165580141 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 165580141  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 5] | R3 [(0) 6, 165580141] |
| R4 [(0) 7, 102334155] | R5 [(0) 0, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 738
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 165580141  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 267914296  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 41  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 41  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 267914296, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 41] | R2 [(1) -1, 5] | R3 [(0) 6, 165580141] |
| R4 [(0) 7, 102334155] | R5 [(0) 0, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 739
| RE   : 0028: update rd R3(2679142960028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 267914296  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 41  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 165580141, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(0) 7, 102334155] | R5 [(0) 0, 165580141] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 740
| RE   : 0032: update rd R4(1655801410032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 41  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 267914296, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(0) 0, 165580141] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 741
| RE   : 0036: update rd R5(2679142960036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 42, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 742
| RE   : 0040: update rd R1(42)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 743
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 744
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 745
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 746
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 42 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 42 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(0) 4, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 747
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 42 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(0) 4, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 748
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 42 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(0) 4, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 749
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 4   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 4   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 4, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(0) 4, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 750
| RE   : 0016: update rd R2(4)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 4   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 751
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 4   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 752
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 753
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 165580141 267914296 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 165580141 267914296 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 4] | R3 [(0) 6, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 754
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 165580141 267914296 imm() => Add  | 	
| IR   : 0032: add ROB7 267914296  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 267914296  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 4] | R3 [(0) 6, 267914296] |
| R4 [(0) 7, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 755
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 165580141 267914296 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 267914296  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 4] | R3 [(0) 6, 267914296] |
| R4 [(0) 7, 165580141] | R5 [(0) 0, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 756
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 267914296  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 433494437  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 42  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 42  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 433494437, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 42] | R2 [(1) -1, 4] | R3 [(0) 6, 267914296] |
| R4 [(0) 7, 165580141] | R5 [(0) 0, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 757
| RE   : 0028: update rd R3(4334944370028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 433494437  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 42  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 267914296, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(0) 7, 165580141] | R5 [(0) 0, 267914296] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 758
| RE   : 0032: update rd R4(2679142960032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 42  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 433494437, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(0) 0, 267914296] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 759
| RE   : 0036: update rd R5(4334944370036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 43, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 760
| RE   : 0040: update rd R1(43)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 761
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 762
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 763
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 764
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 43 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 43 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(0) 4, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 765
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 43 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(0) 4, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 766
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 43 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(0) 4, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 767
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 3   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 3   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 3, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(0) 4, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 768
| RE   : 0016: update rd R2(3)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 3   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 769
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 3   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 770
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 771
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 267914296 433494437 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 267914296 433494437 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 3] | R3 [(0) 6, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 772
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 267914296 433494437 imm() => Add  | 	
| IR   : 0032: add ROB7 433494437  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 433494437  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 3] | R3 [(0) 6, 433494437] |
| R4 [(0) 7, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 773
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 267914296 433494437 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 433494437  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 3] | R3 [(0) 6, 433494437] |
| R4 [(0) 7, 267914296] | R5 [(0) 0, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 774
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 433494437  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 701408733  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 43  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 43  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 701408733, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 43] | R2 [(1) -1, 3] | R3 [(0) 6, 433494437] |
| R4 [(0) 7, 267914296] | R5 [(0) 0, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 775
| RE   : 0028: update rd R3(7014087330028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 701408733  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 43  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 433494437, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(0) 7, 267914296] | R5 [(0) 0, 433494437] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 776
| RE   : 0032: update rd R4(4334944370032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 43  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 701408733, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(0) 0, 433494437] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 777
| RE   : 0036: update rd R5(7014087330036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 44, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 778
| RE   : 0040: update rd R1(44)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 779
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 780
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 781
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 782
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 44 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 44 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(0) 4, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 783
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 44 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(0) 4, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 784
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 44 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(0) 4, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 785
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 2   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 2   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 2, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(0) 4, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 786
| RE   : 0016: update rd R2(2)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 2   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 787
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 2   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 788
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 789
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 433494437 701408733 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 433494437 701408733 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 2] | R3 [(0) 6, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 790
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 433494437 701408733 imm() => Add  | 	
| IR   : 0032: add ROB7 701408733  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 701408733  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 2] | R3 [(0) 6, 701408733] |
| R4 [(0) 7, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 791
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 433494437 701408733 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 701408733  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 2] | R3 [(0) 6, 701408733] |
| R4 [(0) 7, 433494437] | R5 [(0) 0, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 792
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 701408733  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 1134903170  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 44  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 44  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 1134903170, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 44] | R2 [(1) -1, 2] | R3 [(0) 6, 701408733] |
| R4 [(0) 7, 433494437] | R5 [(0) 0, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 793
| RE   : 0028: update rd R3(1134903170028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 1134903170  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 44  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 701408733, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(0) 7, 433494437] | R5 [(0) 0, 701408733] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 794
| RE   : 0032: update rd R4(7014087330032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 44  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 1134903170, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(0) 0, 701408733] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 795
| RE   : 0036: update rd R5(1134903170036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 45, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 796
| RE   : 0040: update rd R1(45)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 797
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 798
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 799
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 800
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 45 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 45 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(0) 4, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 801
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 45 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(0) 4, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 802
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 45 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(0) 4, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 803
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 1   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 1   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(0) 4, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 804
| RE   : 0016: update rd R2(1)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 1   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 805
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 1   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 806
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 807
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 701408733 1134903170 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 701408733 1134903170 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 1] | R3 [(0) 6, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 808
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 701408733 1134903170 imm() => Add  | 	
| IR   : 0032: add ROB7 1134903170  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 1134903170  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 1] | R3 [(0) 6, 1134903170] |
| R4 [(0) 7, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 809
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 701408733 1134903170 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 1134903170  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 1] | R3 [(0) 6, 1134903170] |
| R4 [(0) 7, 701408733] | R5 [(0) 0, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 810
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 1134903170  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 1836311903  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 45  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 45  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 1836311903, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(0) 6, 1134903170] |
| R4 [(0) 7, 701408733] | R5 [(0) 0, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 811
| RE   : 0028: update rd R3(1836311900028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 1836311903  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 45  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 1134903170, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(0) 7, 701408733] | R5 [(0) 0, 1134903170] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 812
| RE   : 0032: update rd R4(1134903170032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 45  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 1836311903, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(0) 0, 1134903170] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 813
| RE   : 0036: update rd R5(1836311900036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 46, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 814
| RE   : 0040: update rd R1(46)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 815
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 816
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 817
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 818
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 46 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 46 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(0) 4, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 819
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 46 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(0) 4, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 820
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 46 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(0) 4, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 821
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez 0   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 0   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(0) 4, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 822
| RE   : 0016: update rd R2(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 0   imm(#28) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 0] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 823
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez 0   imm(#28)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 0] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 824
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0028: add R3 R4 R5 imm()        
| ID   : 0032: add R4 R5  imm(#0)        
| IF   : 0036 add R5 R3 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 0] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 825
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0028: add ROB6 1134903170 1836311903 imm()
| IA   : 0032: add R4 R5  imm(#0)        
| ID   : 0036: add R5 R3  imm(#0)        
| IF   : 0040 add R1 R1 #1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 1134903170 1836311903 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 0] | R3 [(0) 6, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 826
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 1134903170 1836311903 imm() => Add  | 	
| IR   : 0032: add ROB7 1836311903  imm(#0)
| IA   : 0036: add R5 R3  imm(#0)        
| ID   : 0040: add R1 R1  imm(#1)        
| IF   : 0044 set R6 #0                  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: add ROB7 1836311903  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 0] | R3 [(0) 6, 1836311903] |
| R4 [(0) 7, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 827
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0028: add ROB6 1134903170 1836311903 imm()	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: add ROB7 1836311903  imm(#0) => Add  | 	
| IR   : 0036: add ROB0 ROB6  imm(#0)    
| IA   : 0040: add R1 R1  imm(#1)        
| ID   : 0044: set R6   imm(#0)          
| IF   : 0048 blez R6 #0016              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB6  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 0] | R3 [(0) 6, 1836311903] |
| R4 [(0) 7, 1134903170] | R5 [(0) 0, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 828
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0028 add: update ROB6           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0032: add ROB7 1836311903  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 -1323752223  imm(#0) => Add  | 	
| IR   : 0040: add ROB1 46  imm(#1)      
| IA   : 0044: set R6   imm(#0)          
| ID   : 0048: blez R6   imm(#16)        
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: add ROB1 46  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1323752223, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 46] | R2 [(1) -1, 0] | R3 [(0) 6, 1836311903] |
| R4 [(0) 7, 1134903170] | R5 [(0) 0, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 829
| RE   : 0028: update rd R3(-132375220028: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0032 add: update ROB7           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0036: add ROB0 -1323752223  imm(#0)	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 46  imm(#1) => Add  | 	
| IR   : 0044: set ROB2   imm(#0)        
| IA   : 0048: blez R6   imm(#16)        
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: 1836311903, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 46] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(0) 7, 1134903170] | R5 [(0) 0, 1836311903] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 830
| RE   : 0032: update rd R4(1836311900032: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0036 add: update ROB0           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0040: add ROB1 46  imm(#1)      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: set ROB2   imm(#0) => Add  | 	
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1323752223, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 46] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(0) 0, 1836311903] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 831
| RE   : 0036: update rd R5(-132375220036: update rd  	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0040 add: update ROB1           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0044: set ROB2   imm(#0)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez ROB2   imm(#16)      
| IA   :                                 
| ID   :                                 
| IF   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: 47, (e: 0, completed: 1)] <- head
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 46] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 832
| RE   : 0040: update rd R1(47)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0044 set: update ROB2           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 833
| RE   : 0044: update rd R6(0)           	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => Add  | 	
| IR   :                                 
| IA   :                                 
| ID   :                                 
| IF   : 0016 sub R2 R0 R1               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 834
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0048: blez 0   imm(#16)         	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   :                                 
| ID   : 0016: sub R2 R0 R1 imm()        
| IF   : 0020 bgez R2 #0028              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 835
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0048: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
| IA   : 0016: sub R2 R0 R1 imm()        
| ID   : 0020: bgez R2   imm(#28)        
| IF   : 0024 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 836
| RE   : 0048: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0016: sub ROB4 46 47 imm()      
| IA   : 0020: bgez R2   imm(#28)        
| ID   : 0024: ret    imm()              
| IF   : 0028 add R3 R4 R5               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 47 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(0) 4, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 837
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 47 imm() => Add  | 	
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(0) 4, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 838
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0016: sub ROB4 46 47 imm()      	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez ROB4   imm(#28)      
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(0) 4, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 839
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0016 sub: update ROB4           	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   : 0020: bgez -1   imm(#28)        
| IA   : 0024: ret    imm()              
| ID   : 0028: add R3 R4 R5 imm()        
| IF   : 0032 add R4 R5 #0               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez -1   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(0) 4, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 840
| RE   : 0016: update rd R2(-1)          	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez -1   imm(#28) => Add  | 	
| IR   : 0024: ret    imm()              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0024: ret    imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 841
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   :                                 	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0020: bgez -1   imm(#28)        	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0024: ret    imm() => Add  | 	
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 842
| RE   :                                 	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0020: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  : 0024: ret    imm()              	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 843
| RE   : 0020: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| WB   : 0024: No ROB update             	| WB   :                                 	| WB   :                                 	| WB   :                                 
| Add  :                                 	| Mul2 :                                 	| DIV3 :                                 	| MEM4 :                                 |
|                                               | Mul1 :                                 	| DIV2 :                                 	| MEM3 :                                 |
|                                               |                                               | DIV1 :                                 	| MEM2 :                                 |
|                                               |                                               |                                               | MEM1 :                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IR   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 844
| RE   : 0024: No register update        	| RE   :                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------

(CPU) >> Simulation Complete
