{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1504614209468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1504614209484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 20:23:29 2017 " "Processing started: Tue Sep 05 20:23:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1504614209484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1504614209484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleALU -c simpleALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off simpleALU -c simpleALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1504614209484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1504614210140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplealu.v 1 1 " "Found 1 design units, including 1 entities, in source file simplealu.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleALU " "Found entity 1: simpleALU" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1504614210437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1504614210437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleALU " "Elaborating entity \"simpleALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1504614210531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(17) " "Verilog HDL assignment warning at simpleALU.v(17): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210531 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(18) " "Verilog HDL assignment warning at simpleALU.v(18): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210531 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(19) " "Verilog HDL assignment warning at simpleALU.v(19): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210531 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(20) " "Verilog HDL assignment warning at simpleALU.v(20): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210531 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(22) " "Verilog HDL assignment warning at simpleALU.v(22): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210531 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(23) " "Verilog HDL assignment warning at simpleALU.v(23): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(24) " "Verilog HDL assignment warning at simpleALU.v(24): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(25) " "Verilog HDL assignment warning at simpleALU.v(25): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(56) " "Verilog HDL assignment warning at simpleALU.v(56): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(57) " "Verilog HDL assignment warning at simpleALU.v(57): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(58) " "Verilog HDL assignment warning at simpleALU.v(58): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(59) " "Verilog HDL assignment warning at simpleALU.v(59): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(60) " "Verilog HDL assignment warning at simpleALU.v(60): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 simpleALU.v(65) " "Verilog HDL assignment warning at simpleALU.v(65): truncated value with size 5 to match size of target (4)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(69) " "Verilog HDL assignment warning at simpleALU.v(69): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simpleALU.v(70) " "Verilog HDL assignment warning at simpleALU.v(70): truncated value with size 32 to match size of target (1)" {  } { { "simpleALU.v" "" { Text "G:/SimpleALU/simpleALU.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1504614210546 "|simpleALU"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1504614212593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1504614213796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1504614213796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1504614214218 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1504614214218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1504614214218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1504614214218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1504614214546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 20:23:34 2017 " "Processing ended: Tue Sep 05 20:23:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1504614214546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1504614214546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1504614214546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1504614214546 ""}
