design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pulse_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/601e/hdl/pulse_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pulse_v1_0.v,verilog,xil_defaultlib,../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/601e/hdl/pulse_v1_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pulse_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pulse_1_0/sim/design_1_pulse_1_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pulse_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pulse_2_0/sim/design_1_pulse_2_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pulse_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pulse_3_0/sim/design_1_pulse_3_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pulse_4_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pulse_4_0/sim/design_1_pulse_4_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_processing_system7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/sim/design_1_rst_processing_system7_0_50M_0.vhd,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pwm_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/97d5/hdl/pwm_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pwm_v1_0.v,verilog,xil_defaultlib,../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/97d5/hdl/pwm_v1_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pwm_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pwm_0_0/sim/design_1_pwm_0_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pwm_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pwm_1_0/sim/design_1_pwm_1_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pwm_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pwm_2_0/sim/design_1_pwm_2_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pulse_5_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pulse_5_0/sim/design_1_pulse_5_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_uartlite_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_1_0/sim/design_1_axi_uartlite_1_0.vhd,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_uartlite_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_2_0/sim/design_1_axi_uartlite_2_0.vhd,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xlconcat.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2e37/xlconcat.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="$ref_dir/../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl"incdir="../../../../tk2_linux.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
