vendor_name = ModelSim
source_file = 1, C:/Users/sc2co/Desktop/13244785/Sequencer.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Sept4x1Mutiplexer.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/PositiveEdgeTriggeredFlipFlop.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/MUX6-1.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/MUX4-1.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/MultiFrequency.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/MuliplexerQuad4-1.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Muliplexer6x6-1.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/HexToSSD.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/FourDigitSSD.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Decoder3to6.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Decoder2to4.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Debouncer.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/ClockedSRlatch.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/BCDinputs.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/BCDCounter.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/BCDClockedCounterBus.bdf
source_file = 1, HexToSSDwaveform.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Waveform.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/FPGA.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/WaveformMUX.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform1.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform2.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/FrequencyDividerHL.bdf
source_file = 1, Waveform3.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform3.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/HexToSSDBus.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform4.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform5.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform6.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform7.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform8.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform9.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform10.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform11.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/RippleClockedCounterBus.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/HexToSSDTopLevel.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Decoder3to8.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform13.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/DigitShifter.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/FPGALPM.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/RecongniserLogic.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/CounterWithPassword.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/CounterSelecter.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/DigMux.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/StateHolder.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/TFlipFlop.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Pass.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform14.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform15.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform16.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform17.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform18.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/Test.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform19.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform20.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform21.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform22.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform23.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform24.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform25.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/RecongniserLogicVerilog.v
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform26.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/EdgeDetector.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/QuadEdgeTrigger.bdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform27.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform28.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform29.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform30.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform31.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform32.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform33.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform34.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform35.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform36.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform37.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform38.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform39.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform40.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform41.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform42.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform43.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform44.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform45.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform46.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform47.vwf
source_file = 1, C:/Users/sc2co/Desktop/13244785/db/FPGA.cmp.rdb
source_file = 1, C:/Users/sc2co/Desktop/13244785/output_files/Waveform48.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/sc2co/Desktop/13244785/db/cntr_c3g.tdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/db/cntr_rqh.tdf
source_file = 1, C:/Users/sc2co/Desktop/13244785/hexcounter.bdf
design_name = FPGA
instance = comp, \segA~output , segA~output, FPGA, 1
instance = comp, \segB~output , segB~output, FPGA, 1
instance = comp, \segC~output , segC~output, FPGA, 1
instance = comp, \segD~output , segD~output, FPGA, 1
instance = comp, \segE~output , segE~output, FPGA, 1
instance = comp, \segF~output , segF~output, FPGA, 1
instance = comp, \segG~output , segG~output, FPGA, 1
instance = comp, \display1~output , display1~output, FPGA, 1
instance = comp, \display2~output , display2~output, FPGA, 1
instance = comp, \display3~output , display3~output, FPGA, 1
instance = comp, \display4~output , display4~output, FPGA, 1
instance = comp, \Pulse~output , Pulse~output, FPGA, 1
instance = comp, \Debounced[3]~output , Debounced[3]~output, FPGA, 1
instance = comp, \Debounced[2]~output , Debounced[2]~output, FPGA, 1
instance = comp, \Debounced[1]~output , Debounced[1]~output, FPGA, 1
instance = comp, \Debounced[0]~output , Debounced[0]~output, FPGA, 1
instance = comp, \Di0[3]~output , Di0[3]~output, FPGA, 1
instance = comp, \Di0[2]~output , Di0[2]~output, FPGA, 1
instance = comp, \Di0[1]~output , Di0[1]~output, FPGA, 1
instance = comp, \Di0[0]~output , Di0[0]~output, FPGA, 1
instance = comp, \SSD0[6]~output , SSD0[6]~output, FPGA, 1
instance = comp, \SSD0[5]~output , SSD0[5]~output, FPGA, 1
instance = comp, \SSD0[4]~output , SSD0[4]~output, FPGA, 1
instance = comp, \SSD0[3]~output , SSD0[3]~output, FPGA, 1
instance = comp, \SSD0[2]~output , SSD0[2]~output, FPGA, 1
instance = comp, \SSD0[1]~output , SSD0[1]~output, FPGA, 1
instance = comp, \SSD0[0]~output , SSD0[0]~output, FPGA, 1
instance = comp, \State[2]~output , State[2]~output, FPGA, 1
instance = comp, \State[1]~output , State[1]~output, FPGA, 1
instance = comp, \State[0]~output , State[0]~output, FPGA, 1
instance = comp, \Clock~input , Clock~input, FPGA, 1
instance = comp, \Clock~inputclkctrl , Clock~inputclkctrl, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita0 , MUX|FrequencyDivider|auto_generated|counter_comb_bita0, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[0] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[0], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita1 , MUX|FrequencyDivider|auto_generated|counter_comb_bita1, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[1] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[1], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita2 , MUX|FrequencyDivider|auto_generated|counter_comb_bita2, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[2] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[2], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita3 , MUX|FrequencyDivider|auto_generated|counter_comb_bita3, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[3] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[3], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita4 , MUX|FrequencyDivider|auto_generated|counter_comb_bita4, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[4] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[4], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita5 , MUX|FrequencyDivider|auto_generated|counter_comb_bita5, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[5] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[5], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita6 , MUX|FrequencyDivider|auto_generated|counter_comb_bita6, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[6] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[6], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita7 , MUX|FrequencyDivider|auto_generated|counter_comb_bita7, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[7] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[7], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita8 , MUX|FrequencyDivider|auto_generated|counter_comb_bita8, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[8] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[8], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita9 , MUX|FrequencyDivider|auto_generated|counter_comb_bita9, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[9] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[9], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita10 , MUX|FrequencyDivider|auto_generated|counter_comb_bita10, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[10] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[10], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita11 , MUX|FrequencyDivider|auto_generated|counter_comb_bita11, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[11] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[11], FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_comb_bita12 , MUX|FrequencyDivider|auto_generated|counter_comb_bita12, FPGA, 1
instance = comp, \MUX|FrequencyDivider|auto_generated|counter_reg_bit[12] , MUX|FrequencyDivider|auto_generated|counter_reg_bit[12], FPGA, 1
instance = comp, \MUX|inst2|inst~0 , MUX|inst2|inst~0, FPGA, 1
instance = comp, \MUX|inst2|inst~feeder , MUX|inst2|inst~feeder, FPGA, 1
instance = comp, \MUX|inst2|inst , MUX|inst2|inst, FPGA, 1
instance = comp, \MUX|inst2|inst1~0 , MUX|inst2|inst1~0, FPGA, 1
instance = comp, \MUX|inst2|inst1 , MUX|inst2|inst1, FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_comb_bita0 , inst|inst4|inst5|auto_generated|counter_comb_bita0, FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_reg_bit[0] , inst|inst4|inst5|auto_generated|counter_reg_bit[0], FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_comb_bita1 , inst|inst4|inst5|auto_generated|counter_comb_bita1, FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_reg_bit[1] , inst|inst4|inst5|auto_generated|counter_reg_bit[1], FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_comb_bita2 , inst|inst4|inst5|auto_generated|counter_comb_bita2, FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_reg_bit[2] , inst|inst4|inst5|auto_generated|counter_reg_bit[2], FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_comb_bita3 , inst|inst4|inst5|auto_generated|counter_comb_bita3, FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_reg_bit[3] , inst|inst4|inst5|auto_generated|counter_reg_bit[3], FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_comb_bita4 , inst|inst4|inst5|auto_generated|counter_comb_bita4, FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_reg_bit[4] , inst|inst4|inst5|auto_generated|counter_reg_bit[4], FPGA, 1
instance = comp, \inst|inst4|inst5|auto_generated|counter_reg_bit[4]~clkctrl , inst|inst4|inst5|auto_generated|counter_reg_bit[4]~clkctrl, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst~0 , inst|inst4|inst|inst|inst4|inst~0, FPGA, 1
instance = comp, \b0~input , b0~input, FPGA, 1
instance = comp, \inst2|inst~0 , inst2|inst~0, FPGA, 1
instance = comp, \inst2|inst , inst2|inst, FPGA, 1
instance = comp, \inst2|inst1~feeder , inst2|inst1~feeder, FPGA, 1
instance = comp, \inst2|inst1 , inst2|inst1, FPGA, 1
instance = comp, \inst2|inst2 , inst2|inst2, FPGA, 1
instance = comp, \inst2|inst4~0 , inst2|inst4~0, FPGA, 1
instance = comp, \inst|edge|inst|inst , inst|edge|inst|inst, FPGA, 1
instance = comp, \inst|edge|inst|inst3 , inst|edge|inst|inst3, FPGA, 1
instance = comp, \b3~input , b3~input, FPGA, 1
instance = comp, \inst5|inst~0 , inst5|inst~0, FPGA, 1
instance = comp, \inst5|inst , inst5|inst, FPGA, 1
instance = comp, \inst5|inst1 , inst5|inst1, FPGA, 1
instance = comp, \inst5|inst2 , inst5|inst2, FPGA, 1
instance = comp, \inst5|inst4~0 , inst5|inst4~0, FPGA, 1
instance = comp, \inst|edge|inst3|inst , inst|edge|inst3|inst, FPGA, 1
instance = comp, \inst|edge|inst3|inst3 , inst|edge|inst3|inst3, FPGA, 1
instance = comp, \b1~input , b1~input, FPGA, 1
instance = comp, \inst3|inst~0 , inst3|inst~0, FPGA, 1
instance = comp, \inst3|inst~feeder , inst3|inst~feeder, FPGA, 1
instance = comp, \inst3|inst , inst3|inst, FPGA, 1
instance = comp, \inst3|inst1 , inst3|inst1, FPGA, 1
instance = comp, \inst3|inst2 , inst3|inst2, FPGA, 1
instance = comp, \inst3|inst4~0 , inst3|inst4~0, FPGA, 1
instance = comp, \inst|edge|inst1|inst , inst|edge|inst1|inst, FPGA, 1
instance = comp, \inst|edge|inst1|inst3 , inst|edge|inst1|inst3, FPGA, 1
instance = comp, \b2~input , b2~input, FPGA, 1
instance = comp, \inst4|inst~0 , inst4|inst~0, FPGA, 1
instance = comp, \inst4|inst , inst4|inst, FPGA, 1
instance = comp, \inst4|inst1~feeder , inst4|inst1~feeder, FPGA, 1
instance = comp, \inst4|inst1 , inst4|inst1, FPGA, 1
instance = comp, \inst4|inst2 , inst4|inst2, FPGA, 1
instance = comp, \inst4|inst4~0 , inst4|inst4~0, FPGA, 1
instance = comp, \inst|edge|inst2|inst , inst|edge|inst2|inst, FPGA, 1
instance = comp, \inst|edge|inst2|inst3 , inst|edge|inst2|inst3, FPGA, 1
instance = comp, \inst|or , inst|or, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst , inst|inst4|inst|inst|inst4|inst, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst5 , inst|inst4|inst|inst|inst4|inst5, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst1 , inst|inst4|inst|inst|inst4|inst1, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst2~0 , inst|inst4|inst|inst|inst4|inst2~0, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst2 , inst|inst4|inst|inst|inst4|inst2, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst4 , inst|inst4|inst|inst|inst4|inst4, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst3 , inst|inst4|inst|inst|inst4|inst3, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst4|inst11 , inst|inst4|inst|inst|inst4|inst11, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst~0 , inst|inst4|inst|inst|inst5|inst~0, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst~feeder , inst|inst4|inst|inst|inst5|inst~feeder, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst , inst|inst4|inst|inst|inst5|inst, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst2~0 , inst|inst4|inst|inst|inst5|inst2~0, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst2 , inst|inst4|inst|inst|inst5|inst2, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst4 , inst|inst4|inst|inst|inst5|inst4, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst3~feeder , inst|inst4|inst|inst|inst5|inst3~feeder, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst3 , inst|inst4|inst|inst|inst5|inst3, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst5 , inst|inst4|inst|inst|inst5|inst5, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst1 , inst|inst4|inst|inst|inst5|inst1, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[1]~5 , inst|inst|State_ALTERA_SYNTHESIZED[1]~5, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[1]~6 , inst|inst|State_ALTERA_SYNTHESIZED[1]~6, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[1]~7 , inst|inst|State_ALTERA_SYNTHESIZED[1]~7, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[1] , inst|inst|State_ALTERA_SYNTHESIZED[1], FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[2]~0 , inst|inst|State_ALTERA_SYNTHESIZED[2]~0, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[2]~1 , inst|inst|State_ALTERA_SYNTHESIZED[2]~1, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[2] , inst|inst|State_ALTERA_SYNTHESIZED[2], FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[0]~2 , inst|inst|State_ALTERA_SYNTHESIZED[0]~2, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[0]~3 , inst|inst|State_ALTERA_SYNTHESIZED[0]~3, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[0]~4 , inst|inst|State_ALTERA_SYNTHESIZED[0]~4, FPGA, 1
instance = comp, \inst|inst|State_ALTERA_SYNTHESIZED[0] , inst|inst|State_ALTERA_SYNTHESIZED[0], FPGA, 1
instance = comp, \inst|inst4|BCd~0 , inst|inst4|BCd~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst~0 , inst|inst4|inst2|inst|inst~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst~feeder , inst|inst4|inst2|inst|inst~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst , inst|inst4|inst2|inst|inst, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst1~0 , inst|inst4|inst2|inst|inst1~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst1~feeder , inst|inst4|inst2|inst|inst1~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst1 , inst|inst4|inst2|inst|inst1, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst5~0 , inst|inst4|inst2|inst|inst5~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst5~feeder , inst|inst4|inst2|inst|inst5~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst5 , inst|inst4|inst2|inst|inst5, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst6~0 , inst|inst4|inst2|inst|inst6~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst6~feeder , inst|inst4|inst2|inst|inst6~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst|inst6 , inst|inst4|inst2|inst|inst6, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst~0 , inst|inst4|inst2|inst1|inst~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst , inst|inst4|inst2|inst1|inst, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst1~0 , inst|inst4|inst2|inst1|inst1~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst1~feeder , inst|inst4|inst2|inst1|inst1~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst1 , inst|inst4|inst2|inst1|inst1, FPGA, 1
instance = comp, \inst|inst4|Hex , inst|inst4|Hex, FPGA, 1
instance = comp, \inst|inst4|inst10|inst4|inst2 , inst|inst4|inst10|inst4|inst2, FPGA, 1
instance = comp, \inst|inst4|inst10|inst3|inst2 , inst|inst4|inst10|inst3|inst2, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst5~0 , inst|inst4|inst2|inst1|inst5~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst5~feeder , inst|inst4|inst2|inst1|inst5~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst5 , inst|inst4|inst2|inst1|inst5, FPGA, 1
instance = comp, \inst|inst4|inst10|inst5|inst2 , inst|inst4|inst10|inst5|inst2, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst6~0 , inst|inst4|inst2|inst1|inst6~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst6~feeder , inst|inst4|inst2|inst1|inst6~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst1|inst6 , inst|inst4|inst2|inst1|inst6, FPGA, 1
instance = comp, \inst|inst4|inst10|inst6|inst2 , inst|inst4|inst10|inst6|inst2, FPGA, 1
instance = comp, \MUX|inst3|inst3|inst2~2 , MUX|inst3|inst3|inst2~2, FPGA, 1
instance = comp, \MUX|inst3|inst3|inst2~3 , MUX|inst3|inst3|inst2~3, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst|inst9~1 , MUX|inst3|inst2|inst|inst9~1, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst~0 , inst|inst4|inst2|inst2|inst~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst~feeder , inst|inst4|inst2|inst2|inst~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst , inst|inst4|inst2|inst2|inst, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst1~0 , inst|inst4|inst2|inst2|inst1~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst1~feeder , inst|inst4|inst2|inst2|inst1~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst1 , inst|inst4|inst2|inst2|inst1, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst5~0 , inst|inst4|inst2|inst2|inst5~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst5~feeder , inst|inst4|inst2|inst2|inst5~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst5 , inst|inst4|inst2|inst2|inst5, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst5|inst11 , inst|inst4|inst|inst|inst5|inst11, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst~0 , inst|inst4|inst|inst|inst6|inst~0, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst , inst|inst4|inst|inst|inst6|inst, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst4 , inst|inst4|inst|inst|inst6|inst4, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst3 , inst|inst4|inst|inst|inst6|inst3, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst5 , inst|inst4|inst|inst|inst6|inst5, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst1 , inst|inst4|inst|inst|inst6|inst1, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst2~0 , inst|inst4|inst|inst|inst6|inst2~0, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst2 , inst|inst4|inst|inst|inst6|inst2, FPGA, 1
instance = comp, \inst|inst4|inst11|inst5|inst2 , inst|inst4|inst11|inst5|inst2, FPGA, 1
instance = comp, \inst|inst4|inst11|inst4|inst2 , inst|inst4|inst11|inst4|inst2, FPGA, 1
instance = comp, \inst|inst4|inst11|inst3|inst2 , inst|inst4|inst11|inst3|inst2, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst6~0 , inst|inst4|inst2|inst2|inst6~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst6~feeder , inst|inst4|inst2|inst2|inst6~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst2|inst6 , inst|inst4|inst2|inst2|inst6, FPGA, 1
instance = comp, \inst|inst4|inst11|inst6|inst2 , inst|inst4|inst11|inst6|inst2, FPGA, 1
instance = comp, \MUX|inst3|inst3|inst2~0 , MUX|inst3|inst3|inst2~0, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst|inst9~0 , MUX|inst3|inst2|inst|inst9~0, FPGA, 1
instance = comp, \MUX|inst3|inst4|inst|inst7 , MUX|inst3|inst4|inst|inst7, FPGA, 1
instance = comp, \inst|inst4|inst9|inst3|inst2 , inst|inst4|inst9|inst3|inst2, FPGA, 1
instance = comp, \inst|inst4|inst9|inst4|inst2 , inst|inst4|inst9|inst4|inst2, FPGA, 1
instance = comp, \inst|inst4|inst9|inst6|inst2 , inst|inst4|inst9|inst6|inst2, FPGA, 1
instance = comp, \inst|inst4|inst9|inst5|inst2 , inst|inst4|inst9|inst5|inst2, FPGA, 1
instance = comp, \Dig0|inst|instA~0 , Dig0|inst|instA~0, FPGA, 1
instance = comp, \MUX|inst3|inst3|inst2~1 , MUX|inst3|inst3|inst2~1, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst~0 , inst|inst4|inst2|inst3|inst~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst~feeder , inst|inst4|inst2|inst3|inst~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst , inst|inst4|inst2|inst3|inst, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst1~0 , inst|inst4|inst2|inst3|inst1~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst1~feeder , inst|inst4|inst2|inst3|inst1~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst1 , inst|inst4|inst2|inst3|inst1, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst11 , inst|inst4|inst|inst|inst6|inst11, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst6|inst11~clkctrl , inst|inst4|inst|inst|inst6|inst11~clkctrl, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst7|inst~0 , inst|inst4|inst|inst|inst7|inst~0, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst7|inst , inst|inst4|inst|inst|inst7|inst, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst7|inst2~0 , inst|inst4|inst|inst|inst7|inst2~0, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst7|inst2 , inst|inst4|inst|inst|inst7|inst2, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst7|inst4 , inst|inst4|inst|inst|inst7|inst4, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst7|inst3 , inst|inst4|inst|inst|inst7|inst3, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst7|inst5 , inst|inst4|inst|inst|inst7|inst5, FPGA, 1
instance = comp, \inst|inst4|inst|inst|inst7|inst1 , inst|inst4|inst|inst|inst7|inst1, FPGA, 1
instance = comp, \inst|inst4|inst12|inst4|inst2 , inst|inst4|inst12|inst4|inst2, FPGA, 1
instance = comp, \inst|inst4|inst12|inst3|inst2 , inst|inst4|inst12|inst3|inst2, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst5~0 , inst|inst4|inst2|inst3|inst5~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst5~feeder , inst|inst4|inst2|inst3|inst5~feeder, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst5 , inst|inst4|inst2|inst3|inst5, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst6~0 , inst|inst4|inst2|inst3|inst6~0, FPGA, 1
instance = comp, \inst|inst4|inst2|inst3|inst6 , inst|inst4|inst2|inst3|inst6, FPGA, 1
instance = comp, \inst|inst4|inst12|inst6|inst2 , inst|inst4|inst12|inst6|inst2, FPGA, 1
instance = comp, \inst|inst4|inst12|inst5|inst2 , inst|inst4|inst12|inst5|inst2, FPGA, 1
instance = comp, \MUX|inst3|inst3|inst2~4 , MUX|inst3|inst3|inst2~4, FPGA, 1
instance = comp, \MUX|inst3|inst3|inst2~5 , MUX|inst3|inst3|inst2~5, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst2~2 , MUX|inst3|inst2|inst2~2, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst2~7 , MUX|inst3|inst2|inst2~7, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst2~3 , MUX|inst3|inst2|inst2~3, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst|inst9~2 , MUX|inst3|inst2|inst|inst9~2, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst2~4 , MUX|inst3|inst2|inst2~4, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst2~5 , MUX|inst3|inst2|inst2~5, FPGA, 1
instance = comp, \Dig0|inst|inst40~0 , Dig0|inst|inst40~0, FPGA, 1
instance = comp, \MUX|inst3|inst2|inst2~6 , MUX|inst3|inst2|inst2~6, FPGA, 1
instance = comp, \MUX|inst3|inst1|inst2~4 , MUX|inst3|inst1|inst2~4, FPGA, 1
instance = comp, \MUX|inst3|inst1|inst2~7 , MUX|inst3|inst1|inst2~7, FPGA, 1
instance = comp, \MUX|inst3|inst1|inst2~5 , MUX|inst3|inst1|inst2~5, FPGA, 1
instance = comp, \MUX|inst3|inst1|inst2~2 , MUX|inst3|inst1|inst2~2, FPGA, 1
instance = comp, \Dig0|inst|inst42~0 , Dig0|inst|inst42~0, FPGA, 1
instance = comp, \MUX|inst3|inst1|inst2~3 , MUX|inst3|inst1|inst2~3, FPGA, 1
instance = comp, \MUX|inst3|inst1|inst2~6 , MUX|inst3|inst1|inst2~6, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst5~0 , MUX|inst3|inst5|inst5~0, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst7~0 , MUX|inst3|inst5|inst7~0, FPGA, 1
instance = comp, \inst|inst4|inst10|inst3|inst7 , inst|inst4|inst10|inst3|inst7, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst2~4 , MUX|inst3|inst5|inst2~4, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst2~5 , MUX|inst3|inst5|inst2~5, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst4~0 , MUX|inst3|inst5|inst4~0, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst2~6 , MUX|inst3|inst5|inst2~6, FPGA, 1
instance = comp, \Dig0|inst|instD~0 , Dig0|inst|instD~0, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst2~2 , MUX|inst3|inst5|inst2~2, FPGA, 1
instance = comp, \inst|inst4|inst11|inst3|inst5 , inst|inst4|inst11|inst3|inst5, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst2~0 , MUX|inst3|inst5|inst2~0, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst2~1 , MUX|inst3|inst5|inst2~1, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst2~3 , MUX|inst3|inst5|inst2~3, FPGA, 1
instance = comp, \MUX|inst3|inst5|inst2~7 , MUX|inst3|inst5|inst2~7, FPGA, 1
instance = comp, \MUX|inst3|inst4|inst2~3 , MUX|inst3|inst4|inst2~3, FPGA, 1
instance = comp, \MUX|inst3|inst4|inst2~2 , MUX|inst3|inst4|inst2~2, FPGA, 1
instance = comp, \MUX|inst3|inst4|inst2~4 , MUX|inst3|inst4|inst2~4, FPGA, 1
instance = comp, \MUX|inst3|inst4|inst2~0 , MUX|inst3|inst4|inst2~0, FPGA, 1
instance = comp, \MUX|inst3|inst4|inst2~1 , MUX|inst3|inst4|inst2~1, FPGA, 1
instance = comp, \Dig0|inst|inst41~0 , Dig0|inst|inst41~0, FPGA, 1
instance = comp, \MUX|inst3|inst4|inst2~5 , MUX|inst3|inst4|inst2~5, FPGA, 1
instance = comp, \MUX|inst3|inst7|inst2~0 , MUX|inst3|inst7|inst2~0, FPGA, 1
instance = comp, \Dig0|inst|instF~0 , Dig0|inst|instF~0, FPGA, 1
instance = comp, \MUX|inst3|inst7|inst2~1 , MUX|inst3|inst7|inst2~1, FPGA, 1
instance = comp, \MUX|inst3|inst7|inst2~3 , MUX|inst3|inst7|inst2~3, FPGA, 1
instance = comp, \MUX|inst3|inst7|inst2~2 , MUX|inst3|inst7|inst2~2, FPGA, 1
instance = comp, \MUX|inst3|inst7|inst2~4 , MUX|inst3|inst7|inst2~4, FPGA, 1
instance = comp, \MUX|inst3|inst7|inst2~5 , MUX|inst3|inst7|inst2~5, FPGA, 1
instance = comp, \MUX|inst3|inst6|inst2~4 , MUX|inst3|inst6|inst2~4, FPGA, 1
instance = comp, \MUX|inst3|inst6|inst2~7 , MUX|inst3|inst6|inst2~7, FPGA, 1
instance = comp, \MUX|inst3|inst6|inst2~5 , MUX|inst3|inst6|inst2~5, FPGA, 1
instance = comp, \Dig0|inst|instG~0 , Dig0|inst|instG~0, FPGA, 1
instance = comp, \MUX|inst3|inst6|inst2~2 , MUX|inst3|inst6|inst2~2, FPGA, 1
instance = comp, \MUX|inst3|inst6|inst2~3 , MUX|inst3|inst6|inst2~3, FPGA, 1
instance = comp, \MUX|inst3|inst6|inst2~6 , MUX|inst3|inst6|inst2~6, FPGA, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
