{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706020620176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706020620176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 09:37:00 2024 " "Processing started: Tue Jan 23 09:37:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706020620176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020620176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020620176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706020621607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706020621607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/nios_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART " "Found entity 1: NIOS_UART" {  } { { "qsys/NIOS_UART/synthesis/NIOS_UART.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/NIOS_UART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_irq_mapper " "Found entity 1: NIOS_UART_irq_mapper" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0 " "Found entity 1: NIOS_UART_mm_interconnect_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634306 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_mux " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOS_UART_mm_interconnect_0_rsp_demux_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_mux " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_cmd_demux " "Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706020634386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706020634387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_003_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634387 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router_003 " "Found entity 2: NIOS_UART_mm_interconnect_0_router_003" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706020634400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706020634400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634400 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router_002 " "Found entity 2: NIOS_UART_mm_interconnect_0_router_002" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706020634413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706020634413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634413 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router_001 " "Found entity 2: NIOS_UART_mm_interconnect_0_router_001" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOS_UART_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706020634425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOS_UART_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOS_UART_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706020634425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_mm_interconnect_0_router_default_decode " "Found entity 1: NIOS_UART_mm_interconnect_0_router_default_decode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634425 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_mm_interconnect_0_router " "Found entity 2: NIOS_UART_mm_interconnect_0_router" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_uart_0_tx " "Found entity 1: NIOS_UART_uart_0_tx" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634511 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_uart_0_rx_stimulus_source " "Found entity 2: NIOS_UART_uart_0_rx_stimulus_source" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634511 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_UART_uart_0_rx " "Found entity 3: NIOS_UART_uart_0_rx" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634511 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_UART_uart_0_regs " "Found entity 4: NIOS_UART_uart_0_regs" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634511 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_UART_uart_0 " "Found entity 5: NIOS_UART_uart_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_on_chip_mem " "Found entity 1: NIOS_UART_on_chip_mem" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0 " "Found entity 1: NIOS_UART_nios2_gen2_0" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOS_UART_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: NIOS_UART_nios2_gen2_0_cpu_nios2_oci" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOS_UART_nios2_gen2_0_cpu " "Found entity 21: NIOS_UART_nios2_gen2_0_cpu" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_UART_nios2_gen2_0_cpu_test_bench " "Found entity 1: NIOS_UART_nios2_gen2_0_cpu_test_bench" {  } { { "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/urng_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/urng_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 urng_64 " "Found entity 1: urng_64" {  } { { "rtl/noise/urng_64.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/urng_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_wrapper " "Found entity 1: noise_wrapper" {  } { { "rtl/noise/noise_wrapper.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/noise/noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/noise/noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise " "Found entity 1: noise" {  } { { "rtl/noise/noise.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "qsys/RX/synthesis/RX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/pam_4_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/pam_4_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_decode " "Found entity 1: pam_4_decode" {  } { { "qsys/RX/synthesis/submodules/PAM_4_decoder.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/PAM_4_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/gray_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/gray_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_decode " "Found entity 1: grey_decode" {  } { { "qsys/RX/synthesis/submodules/gray_decoder.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/gray_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/decision_maker.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/decision_maker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decision_maker " "Found entity 1: decision_maker" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/rx/synthesis/submodules/dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFE " "Found entity 1: DFE" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "qsys/channel/synthesis/channel.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/channel/synthesis/submodules/channel_model.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISI_channel " "Found entity 1: ISI_channel" {  } { { "qsys/channel/synthesis/submodules/channel_model.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/channel_model.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634739 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prbs.v(13) " "Verilog HDL information at prbs.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706020634746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/prbs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs31 " "Found entity 1: prbs31" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_onchip_memory2_0 " "Found entity 1: TX_onchip_memory2_0" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/gray_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 grey_encode " "Found entity 1: grey_encode" {  } { { "qsys/TX/synthesis/submodules/gray_encoder.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/tx/synthesis/submodules/pam_4_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pam_4_encode " "Found entity 1: pam_4_encode" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serdes_sys.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerDes_Sys " "Found entity 1: SerDes_Sys" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ips/pll.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tx_sim/hexdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "rtl/Tx_sim/hexDisplay.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/Tx_sim/hexDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020634805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020634805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerDes_Sys " "Elaborating entity \"SerDes_Sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706020634888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx SerDes_Sys.sv(68) " "Verilog HDL or VHDL warning at SerDes_Sys.sv(68): object \"uart_rx\" assigned a value but never read" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706020634888 "|SerDes_Sys"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_tx SerDes_Sys.sv(69) " "Verilog HDL warning at SerDes_Sys.sv(69): object uart_tx used but never assigned" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1706020634889 "|SerDes_Sys"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_tx 0 SerDes_Sys.sv(69) " "Net \"uart_tx\" at SerDes_Sys.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706020634889 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 SerDes_Sys.sv(11) " "Output port \"HEX0\" at SerDes_Sys.sv(11) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706020634889 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 SerDes_Sys.sv(12) " "Output port \"HEX1\" at SerDes_Sys.sv(12) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706020634889 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 SerDes_Sys.sv(13) " "Output port \"HEX2\" at SerDes_Sys.sv(13) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706020634889 "|SerDes_Sys"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 SerDes_Sys.sv(14) " "Output port \"HEX3\" at SerDes_Sys.sv(14) has no driver" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706020634889 "|SerDes_Sys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:G100MHz " "Elaborating entity \"pll\" for hierarchy \"pll:G100MHz\"" {  } { { "rtl/SerDes_Sys.sv" "G100MHz" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020634895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:G100MHz\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\"" {  } { { "ips/pll.v" "pll_inst" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020634901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "altera_pll_i" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020634947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1706020634955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020634961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020634962 ""}  } { { "ips/pll/pll_0002.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706020634962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:transmitter " "Elaborating entity \"TX\" for hierarchy \"TX:transmitter\"" {  } { { "rtl/SerDes_Sys.sv" "transmitter" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020634964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_encode TX:transmitter\|pam_4_encode:pam_encoder_0 " "Elaborating entity \"pam_4_encode\" for hierarchy \"TX:transmitter\|pam_4_encode:pam_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "pam_encoder_0" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020634970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(17) " "Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020634971 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PAM_4_encoder.sv(18) " "Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "qsys/TX/synthesis/submodules/PAM_4_encoder.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020634971 "|SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_encode TX:transmitter\|grey_encode:gray_encoder_0 " "Elaborating entity \"grey_encode\" for hierarchy \"TX:transmitter\|grey_encode:gray_encoder_0\"" {  } { { "qsys/TX/synthesis/TX.v" "gray_encoder_0" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020634976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_onchip_memory2_0 TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"TX_onchip_memory2_0\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys/TX/synthesis/TX.v" "onchip_memory2_0" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020634982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "the_altsyncram" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TX_onchip_memory2_0.hex " "Parameter \"init_file\" = \"TX_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706020635081 ""}  } { { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706020635081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2rm1 " "Found entity 1: altsyncram_2rm1" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020635139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020635139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2rm1 TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated " "Elaborating entity \"altsyncram_2rm1\" for hierarchy \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs31 TX:transmitter\|prbs31:prbs_0 " "Elaborating entity \"prbs31\" for hierarchy \"TX:transmitter\|prbs31:prbs_0\"" {  } { { "qsys/TX/synthesis/TX.v" "prbs_0" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(8) " "Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020635218 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 prbs.v(15) " "Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31)" {  } { { "qsys/TX/synthesis/submodules/prbs.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020635219 "|SerDes_Sys|TX:transmitter|prbs31:prbs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller TX:transmitter\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\"" {  } { { "qsys/TX/synthesis/TX.v" "rst_controller" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"TX:transmitter\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/TX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel channel:channel_model " "Elaborating entity \"channel\" for hierarchy \"channel:channel_model\"" {  } { { "rtl/SerDes_Sys.sv" "channel_model" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISI_channel channel:channel_model\|ISI_channel:channel_module_0 " "Elaborating entity \"ISI_channel\" for hierarchy \"channel:channel_model\|ISI_channel:channel_module_0\"" {  } { { "qsys/channel/synthesis/channel.v" "channel_module_0" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller channel:channel_model\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\"" {  } { { "qsys/channel/synthesis/channel.v" "rst_controller" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/channel.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"channel:channel_model\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/channel/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/channel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_wrapper noise_wrapper:noise_wrapper_noise " "Elaborating entity \"noise_wrapper\" for hierarchy \"noise_wrapper:noise_wrapper_noise\"" {  } { { "rtl/SerDes_Sys.sv" "noise_wrapper_noise" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635275 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp noise_wrapper.sv(11) " "Verilog HDL or VHDL warning at noise_wrapper.sv(11): object \"temp\" assigned a value but never read" {  } { { "rtl/noise/noise_wrapper.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706020635275 "|SerDes_Sys|noise_wrapper:noise_wrapper_noise"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise noise_wrapper:noise_wrapper_noise\|noise:simple_noise " "Elaborating entity \"noise\" for hierarchy \"noise_wrapper:noise_wrapper_noise\|noise:simple_noise\"" {  } { { "rtl/noise/noise_wrapper.sv" "simple_noise" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise_wrapper.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635280 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "noise.sv(24) " "Verilog HDL error at noise.sv(24): constant value overflow" {  } { { "rtl/noise/noise.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise.sv" 24 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1706020635280 "|SerDes_Sys|noise_wrapper:noise_wrapper_noise|noise:simple_noise"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "noise.sv(25) " "Verilog HDL error at noise.sv(25): constant value overflow" {  } { { "rtl/noise/noise.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise.sv" 25 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1706020635281 "|SerDes_Sys|noise_wrapper:noise_wrapper_noise|noise:simple_noise"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "urng_64 noise_wrapper:noise_wrapper_noise\|noise:simple_noise\|urng_64:dut " "Elaborating entity \"urng_64\" for hierarchy \"noise_wrapper:noise_wrapper_noise\|noise:simple_noise\|urng_64:dut\"" {  } { { "rtl/noise/noise.sv" "dut" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/noise/noise.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:receiver " "Elaborating entity \"RX\" for hierarchy \"RX:receiver\"" {  } { { "rtl/SerDes_Sys.sv" "receiver" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFE RX:receiver\|DFE:dfe_0 " "Elaborating entity \"DFE\" for hierarchy \"RX:receiver\|DFE:dfe_0\"" {  } { { "qsys/RX/synthesis/RX.v" "dfe_0" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "division dfe.sv(25) " "Verilog HDL or VHDL warning at dfe.sv(25): object \"division\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706020635307 "|SerDes_Sys|RX:receiver|DFE:dfe_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 dfe.sv(29) " "Verilog HDL assignment warning at dfe.sv(29): truncated value with size 16 to match size of target (8)" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020635307 "|SerDes_Sys|RX:receiver|DFE:dfe_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decision_maker RX:receiver\|DFE:dfe_0\|decision_maker:DM " "Elaborating entity \"decision_maker\" for hierarchy \"RX:receiver\|DFE:dfe_0\|decision_maker:DM\"" {  } { { "qsys/RX/synthesis/submodules/dfe.sv" "DM" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/dfe.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_value decision_maker.sv(15) " "Verilog HDL or VHDL warning at decision_maker.sv(15): object \"best_value\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706020635315 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_difference decision_maker.sv(16) " "Verilog HDL or VHDL warning at decision_maker.sv(16): object \"best_difference\" assigned a value but never read" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706020635315 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(22) " "Verilog HDL assignment warning at decision_maker.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020635315 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(23) " "Verilog HDL assignment warning at decision_maker.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020635315 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(24) " "Verilog HDL assignment warning at decision_maker.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020635315 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(25) " "Verilog HDL assignment warning at decision_maker.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020635315 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decision_maker.sv(28) " "Verilog HDL assignment warning at decision_maker.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "qsys/RX/synthesis/submodules/decision_maker.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/decision_maker.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706020635315 "|SerDes_Sys|RX:receiver|DFE:dfe_0|decision_maker:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_decode RX:receiver\|grey_decode:gray_decoder_0 " "Elaborating entity \"grey_decode\" for hierarchy \"RX:receiver\|grey_decode:gray_decoder_0\"" {  } { { "qsys/RX/synthesis/RX.v" "gray_decoder_0" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pam_4_decode RX:receiver\|pam_4_decode:pam4_decoder_0 " "Elaborating entity \"pam_4_decode\" for hierarchy \"RX:receiver\|pam_4_decode:pam4_decoder_0\"" {  } { { "qsys/RX/synthesis/RX.v" "pam4_decoder_0" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RX:receiver\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\"" {  } { { "qsys/RX/synthesis/RX.v" "rst_controller" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/RX.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RX:receiver\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/RX/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/RX/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020635352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_hrp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_hrp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_hrp " "Found entity 1: sld_ela_trigger_hrp" {  } { { "db/sld_ela_trigger_hrp.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_hrp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020636681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020636681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_serdes_sys_channel_rx_verification_1_c0e7.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_channel_rx_verification_1_c0e7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SerDes_Sys_channel_rx_verification_1_c0e7 " "Found entity 1: sld_reserved_SerDes_Sys_channel_rx_verification_1_c0e7" {  } { { "db/sld_reserved_serdes_sys_channel_rx_verification_1_c0e7.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_channel_rx_verification_1_c0e7.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020636796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020636796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ch84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ch84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ch84 " "Found entity 1: altsyncram_ch84" {  } { { "db/altsyncram_ch84.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_ch84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020637675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020637675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020637859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020637859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020637944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020637944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020638061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020638061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020638108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020638108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020638168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020638168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020638276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020638276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020638323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020638323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020638377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020638377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020638418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020638418 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "channel_rx_verification " "Analysis and Synthesis generated Signal Tap or debug node instance \"channel_rx_verification\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020638720 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706020638929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.23.09:37:21 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl " "2024.01.23.09:37:21 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020641409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020643466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020643546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020646287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020646357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020646427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020646509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020646522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020646522 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1706020647228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldebe3d027/alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020647390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020647390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020647437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020647437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020647439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020647439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020647485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020647485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020647546 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020647546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020647546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706020647583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020647583 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[0\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[1\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[2\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[3\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[4\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[5\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[6\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[7\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[8\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[9\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[10\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[11\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[12\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[13\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[14\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[15\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[16\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[17\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[18\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[19\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[20\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[21\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[22\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[23\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[24\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[25\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[26\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[27\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[28\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[29\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[30\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[31\] " "Synthesized away node \"TX:transmitter\|TX_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2rm1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2rm1.tdf" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v" 69 0 0 } } { "qsys/TX/synthesis/TX.v" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v" 65 0 0 } } { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020648288 "|SerDes_Sys|TX:transmitter|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1706020648288 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1706020648288 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706020649494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_UART_TX GND " "Pin \"HPS_UART_TX\" is stuck at GND" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706020649679 "|SerDes_Sys|HPS_UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706020649679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020649753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706020649956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:channel_rx_verification " "Timing-Driven Synthesis is running on partition \"sld_signaltap:channel_rx_verification\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020650252 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020650770 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART 19 " "Ignored 19 assignments for entity \"NIOS_UART\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_irq_mapper 14 " "Ignored 14 assignments for entity \"NIOS_UART_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"NIOS_UART_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"NIOS_UART_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"NIOS_UART_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"NIOS_UART_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"NIOS_UART_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"NIOS_UART_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"NIOS_UART_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"NIOS_UART_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"NIOS_UART_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"NIOS_UART_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_on_chip_mem 42 " "Ignored 42 assignments for entity \"NIOS_UART_on_chip_mem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_uart_0 24 " "Ignored 24 assignments for entity \"NIOS_UART_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020650899 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1706020650899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg " "Generated suppressed messages file C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020651066 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "channel_rx_verification 133 " "Successfully connected in-system debug instance \"channel_rx_verification\" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1706020653749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706020653778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706020653778 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1706020653894 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1706020653894 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_UART_RX " "No output dependent on input pin \"HPS_UART_RX\"" {  } { { "rtl/SerDes_Sys.sv" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706020653992 "|SerDes_Sys|HPS_UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706020653992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1956 " "Implemented 1956 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706020653997 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706020653997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1855 " "Implemented 1855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706020653997 ""} { "Info" "ICUT_CUT_TM_RAMS" "50 " "Implemented 50 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706020653997 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1706020653997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706020653997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5040 " "Peak virtual memory: 5040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706020654039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 09:37:34 2024 " "Processing ended: Tue Jan 23 09:37:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706020654039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706020654039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706020654039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706020654039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706020655263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706020655263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 09:37:34 2024 " "Processing started: Tue Jan 23 09:37:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706020655263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706020655263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706020655263 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706020656226 ""}
{ "Info" "0" "" "Project  = SerDes_Sys" {  } {  } 0 0 "Project  = SerDes_Sys" 0 0 "Fitter" 0 0 1706020656226 ""}
{ "Info" "0" "" "Revision = SerDes_Sys" {  } {  } 0 0 "Revision = SerDes_Sys" 0 0 "Fitter" 0 0 1706020656226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706020656327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706020656327 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SerDes_Sys 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SerDes_Sys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706020656340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706020656376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706020656376 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1706020656457 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1706020656457 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1706020656467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706020656752 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706020656775 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706020657123 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1706020657159 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1706020664069 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1706020664127 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1706020664127 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 931 global CLKCTRL_G0 " "pll:G100MHz\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 931 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1706020664179 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1706020664179 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706020664179 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706020665317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706020665317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706020665317 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706020665317 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1706020665317 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706020665323 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706020665327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 46 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(46): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 46 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(46): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665329 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 47 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(47): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 47 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(47): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665330 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 48 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(48): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 48 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(48): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665331 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 49 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(49): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 49 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(49): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665331 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 50 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(50): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665332 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 51 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(51): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 51 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(51): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*    -to *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*    -to *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665333 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 52 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(52): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665334 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 53 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(53): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665335 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665335 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/RX/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/RX/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706020665336 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/channel/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/channel/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706020665337 ""}
{ "Info" "ISTA_SDC_FOUND" "documents/de1soc.sdc " "Reading SDC File: 'documents/de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706020665338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 17 VGA_CLK port " "Ignored filter at de1soc.sdc(17): VGA_CLK could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de1soc.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at de1soc.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665339 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665339 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1706020665340 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1706020665340 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 63 VGA_R* port " "Ignored filter at de1soc.sdc(63): VGA_R* could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 63 clk_vga clock " "Ignored filter at de1soc.sdc(63): clk_vga could not be matched with a clock" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665340 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(63): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665340 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(64): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 65 VGA_G* port " "Ignored filter at de1soc.sdc(65): VGA_G* could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665341 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(65): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665341 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(66): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 67 VGA_B\[* port " "Ignored filter at de1soc.sdc(67): VGA_B\[* could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports \{VGA_B\[*\}\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports \{VGA_B\[*\}\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665341 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(67): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports \{VGA_B\[*\}\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports \{VGA_B\[*\}\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665341 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(68): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 69 VGA_BLANK_N port " "Ignored filter at de1soc.sdc(69): VGA_BLANK_N could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665341 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(69): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020665341 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(70): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/TX/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/TX/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706020665341 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020665351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020665351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020665351 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706020665351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706020665371 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1706020665371 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706020665371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706020665371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706020665371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706020665371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706020665371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706020665371 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706020665371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706020665414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706020665417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706020665425 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706020665430 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706020665430 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706020665434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706020665626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706020665629 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706020665629 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1706020665711 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1706020665711 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706020665712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706020669108 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1706020669486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:25 " "Fitter placement preparation operations ending: elapsed time is 00:01:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706020753959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706020817887 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706020820395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706020820395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706020821756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706020825372 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706020825372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706020827381 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706020827381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706020827385 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.06 " "Total time spent on timing analysis during the Fitter is 3.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706020831365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706020831411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706020831856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706020831857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706020832261 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706020836984 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1706020837227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.fit.smsg " "Generated suppressed messages file C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706020837403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 111 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7924 " "Peak virtual memory: 7924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706020838231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 09:40:38 2024 " "Processing ended: Tue Jan 23 09:40:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706020838231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:04 " "Elapsed time: 00:03:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706020838231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:18 " "Total CPU time (on all processors): 00:05:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706020838231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706020838231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706020839283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706020839284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 09:40:39 2024 " "Processing started: Tue Jan 23 09:40:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706020839284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706020839284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706020839284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706020839892 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706020846579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706020846999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 09:40:46 2024 " "Processing ended: Tue Jan 23 09:40:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706020846999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706020846999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706020846999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706020846999 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706020847682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706020848274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706020848275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 09:40:47 2024 " "Processing started: Tue Jan 23 09:40:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706020848275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706020848275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SerDes_Sys -c SerDes_Sys " "Command: quartus_sta SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706020848275 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706020848363 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART 19 " "Ignored 19 assignments for entity \"NIOS_UART\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_irq_mapper 14 " "Ignored 14 assignments for entity \"NIOS_UART_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"NIOS_UART_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"NIOS_UART_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"NIOS_UART_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"NIOS_UART_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"NIOS_UART_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"NIOS_UART_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"NIOS_UART_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"NIOS_UART_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"NIOS_UART_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"NIOS_UART_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"NIOS_UART_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_on_chip_mem 42 " "Ignored 42 assignments for entity \"NIOS_UART_on_chip_mem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NIOS_UART_uart_0 24 " "Ignored 24 assignments for entity \"NIOS_UART_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de1soc_top 24 " "Ignored 24 assignments for entity \"de1soc_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1706020848829 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1706020848829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706020848941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706020848941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020848972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020848972 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706020849414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706020849414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1706020849414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1706020849414 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1706020849414 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706020849421 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706020849427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 46 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(46): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 46 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(46): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849430 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 47 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(47): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 47 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(47): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849431 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 48 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(48): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 48 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(48): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849431 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 49 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(49): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 49 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(49): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849432 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 50 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(50): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849432 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 51 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(51): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 51 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(51): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*    -to *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sr*    -to *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849434 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 52 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(52): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper\|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$NIOS_UART_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849435 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "NIOS_UART_nios2_gen2_0_cpu.sdc 53 *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at NIOS_UART_nios2_gen2_0_cpu.sdc(53): *NIOS_UART_nios2_gen2_0_cpu:*\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci\|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849436 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path NIOS_UART_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at NIOS_UART_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$NIOS_UART_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849436 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849436 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/RX/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/RX/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706020849437 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/channel/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/channel/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706020849439 ""}
{ "Info" "ISTA_SDC_FOUND" "documents/de1soc.sdc " "Reading SDC File: 'documents/de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706020849442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 17 VGA_CLK port " "Ignored filter at de1soc.sdc(17): VGA_CLK could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock de1soc.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at de1soc.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849443 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849443 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1706020849444 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1706020849444 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 63 VGA_R* port " "Ignored filter at de1soc.sdc(63): VGA_R* could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 63 clk_vga clock " "Ignored filter at de1soc.sdc(63): clk_vga could not be matched with a clock" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849444 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(63): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849444 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(64): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 65 VGA_G* port " "Ignored filter at de1soc.sdc(65): VGA_G* could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849444 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(65): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849444 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(66): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 67 VGA_B\[* port " "Ignored filter at de1soc.sdc(67): VGA_B\[* could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports \{VGA_B\[*\}\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports \{VGA_B\[*\}\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849445 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(67): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports \{VGA_B\[*\}\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports \{VGA_B\[*\}\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849445 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(68): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 69 VGA_BLANK_N port " "Ignored filter at de1soc.sdc(69): VGA_BLANK_N could not be matched with a port" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849445 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(69): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at de1soc.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1706020849445 ""}  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay de1soc.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at de1soc.sdc(70): Argument -clock is not an object ID" {  } { { "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" "" { Text "C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/documents/de1soc.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1706020849445 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/TX/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/TX/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706020849446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020849457 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020849457 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020849457 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706020849457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020850256 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706020850257 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706020850274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.735 " "Worst-case setup slack is 3.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.735               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.735               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.165               0.000 altera_reserved_tck  " "    9.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020850311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 altera_reserved_tck  " "    0.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.328               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020850319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.114 " "Worst-case recovery slack is 8.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.114               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.114               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.476               0.000 altera_reserved_tck  " "   29.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020850324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.787 " "Worst-case removal slack is 0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.787               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 altera_reserved_tck  " "    0.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020850330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.761               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.761               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.327               0.000 altera_reserved_tck  " "   15.327               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020850333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020850333 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020850359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020850359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020850359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020850359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.949 ns " "Worst Case Available Settling Time: 14.949 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020850359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020850359 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020850359 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706020850363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706020850394 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706020851511 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020851627 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020851627 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020851627 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706020851627 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020852448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.719 " "Worst-case setup slack is 3.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.719               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.719               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.298               0.000 altera_reserved_tck  " "    9.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020852468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 altera_reserved_tck  " "    0.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.307               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020852475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.182 " "Worst-case recovery slack is 8.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.182               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.182               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.642               0.000 altera_reserved_tck  " "   29.642               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020852479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.747 " "Worst-case removal slack is 0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.747               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 altera_reserved_tck  " "    0.755               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020852484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.746               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.746               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.328               0.000 altera_reserved_tck  " "   15.328               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020852486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020852486 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020852504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020852504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020852504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020852504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.928 ns " "Worst Case Available Settling Time: 14.928 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020852504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020852504 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020852504 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1706020852507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706020852659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706020853611 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020853718 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020853718 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020853718 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706020853718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020854503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.257 " "Worst-case setup slack is 6.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.257               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.257               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.241               0.000 altera_reserved_tck  " "   12.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020854518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 altera_reserved_tck  " "    0.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020854526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.833 " "Worst-case recovery slack is 8.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.833               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.833               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.577               0.000 altera_reserved_tck  " "   30.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020854531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.358 " "Worst-case removal slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.449               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020854535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.885               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.885               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.095               0.000 altera_reserved_tck  " "   15.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020854538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020854538 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020854556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020854556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020854556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020854556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.881 ns " "Worst Case Available Settling Time: 16.881 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020854556 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020854556 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020854556 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1706020854559 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020854731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020854731 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1706020854731 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1706020854731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020855523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.567 " "Worst-case setup slack is 6.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.567               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.567               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.716               0.000 altera_reserved_tck  " "   12.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020855530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 altera_reserved_tck  " "    0.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020855537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.952 " "Worst-case recovery slack is 8.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.952               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.952               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.882               0.000 altera_reserved_tck  " "   30.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020855542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.317 " "Worst-case removal slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 altera_reserved_tck  " "    0.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.402               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020855547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.884               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.884               0.000 G100MHz\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.119               0.000 altera_reserved_tck  " "   15.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706020855550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706020855550 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 31 synchronizer chains. " "Report Metastability: Found 31 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020855568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 31 " "Number of Synchronizer Chains Found: 31" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020855568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020855568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020855568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.128 ns " "Worst Case Available Settling Time: 17.128 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020855568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706020855568 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706020855568 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706020856652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706020856653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 101 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5397 " "Peak virtual memory: 5397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706020856715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 09:40:56 2024 " "Processing ended: Tue Jan 23 09:40:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706020856715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706020856715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706020856715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706020856715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1706020857790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706020857790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 09:40:57 2024 " "Processing started: Tue Jan 23 09:40:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706020857790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706020857790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SerDes_Sys -c SerDes_Sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706020857790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1706020858494 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SerDes_Sys.vo C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/simulation/modelsim/ simulation " "Generated file SerDes_Sys.vo in folder \"C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1706020859225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706020859983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 09:40:59 2024 " "Processing ended: Tue Jan 23 09:40:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706020859983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706020859983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706020859983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706020859983 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 367 s " "Quartus Prime Full Compilation was successful. 0 errors, 367 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706020860705 ""}
