m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim
vBinToSegDecoder
Z1 !s110 1700060013
!i10b 1
!s100 e7i=2QQAI4YdJhAAA608N0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IIMWh=Bj:CVDAXzJFL1lVm1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1700059644
Z5 8BinToSegDecoder.vo
Z6 FBinToSegDecoder.vo
!i122 0
L0 32 339
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1700060010.000000
Z9 !s107 BinToSegDecoder.vo|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|BinToSegDecoder.vo|
!i113 1
Z11 o-vlog01compat -work work
Z12 !s92 -vlog01compat -work work +incdir+.
Z13 tCvgOpt 0
n@bin@to@seg@decoder
vBinToSegDecoder_vlg_tst
!s110 1700060014
!i10b 1
!s100 N:oWCjC0DD`m>hAG7eYR=1
R2
Im5IL93P:ADI_fTVDeE_BR0
R3
R0
w1700059513
8/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt
F/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt
!i122 1
L0 29 124
R7
r1
!s85 0
31
!s108 1700060013.000000
!s107 /share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim|/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim/BinToSegDecoder.vt|
!i113 1
R11
!s92 -vlog01compat -work work +incdir+/share_desktop/fpga/FPGA2023/kadai5/BinToSegDecoder/simulation/modelsim
R13
n@bin@to@seg@decoder_vlg_tst
vhard_block
R1
!i10b 1
!s100 1oFZ>Qfj^]AFQgzZa5ETY1
R2
I[b@V]RL2:RNVnSQN<VlAV1
R3
R0
R4
R5
R6
!i122 0
L0 372 34
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
