// File: ram_right.v
// Generated by MyHDL 0.9dev
// Date: Sat Jul 26 08:46:16 2014


`timescale 1ns/10ps

module ram_right (
    clk,
    pix_din_right,
    pix_we_even,
    pix_addr_even,
    pix_din_left,
    pix_dout_right,
    pix_we_sam,
    pix_dout_left,
    pix_din_sam,
    pix_dout_odd,
    pix_din_odd,
    pix_even_odd,
    pix_addr_right,
    pix_fwd_inv,
    pix_din_even,
    pix_dout_even,
    pix_addr_left,
    pix_dout_sam,
    pix_we_right,
    pix_addr_odd,
    pix_we_odd,
    pix_addr_sam,
    pix_we_left
);
// Ram model 

input clk;
input signed [16:0] pix_din_right;
input pix_we_even;
input [7:0] pix_addr_even;
input signed [16:0] pix_din_left;
output signed [16:0] pix_dout_right;
wire signed [16:0] pix_dout_right;
input pix_we_sam;
output signed [16:0] pix_dout_left;
wire signed [16:0] pix_dout_left;
input signed [16:0] pix_din_sam;
output signed [16:0] pix_dout_odd;
wire signed [16:0] pix_dout_odd;
input signed [16:0] pix_din_odd;
input pix_even_odd;
input [7:0] pix_addr_right;
input pix_fwd_inv;
input signed [16:0] pix_din_even;
output signed [16:0] pix_dout_even;
wire signed [16:0] pix_dout_even;
input [7:0] pix_addr_left;
input signed [16:0] pix_dout_sam;
input pix_we_right;
input [7:0] pix_addr_odd;
input pix_we_odd;
input [7:0] pix_addr_sam;
input pix_we_left;


reg signed [16:0] mem_right [0:256-1];




always @(posedge clk) begin: RAM_RIGHT_WRITE_RIGHT
    if (pix_we_right) begin
        mem_right[pix_addr_right] <= pix_din_right;
    end
end



assign pix_dout_right = mem_right[pix_addr_right];

endmodule
