Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 16 15:25:03 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.724        0.000                      0                 4200        0.031        0.000                      0                 4200        3.000        0.000                       0                  2041  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk                                 {0.000 5.000}      10.000          100.000         
  clk_out1_Main_System_clk_wiz_0_0  {0.000 7.692}      15.385          65.000          
  clkfbout_Main_System_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_Main_System_clk_wiz_0_0        5.724        0.000                      0                 4200        0.031        0.000                      0                 4200        6.712        0.000                       0                  2037  
  clkfbout_Main_System_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Main_System_clk_wiz_0_0
  To Clock:  clk_out1_Main_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 5.611ns (58.671%)  route 3.952ns (41.329%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 13.824 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.560    -0.952    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y17         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDSE (Prop_fdse_C_Q)         0.518    -0.434 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/Q
                         net (fo=4, routed)           1.482     1.049    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     4.890 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[10]
                         net (fo=3, routed)           1.709     6.598    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[10]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.722 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     6.722    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.102 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.228    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.345    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2_n_1
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.564 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.753     8.317    system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675_reg[15]_0[0]
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.612 r  system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675[12]_i_1/O
                         net (fo=1, routed)           0.000     8.612    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]_1[0]
    SLICE_X10Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.434    13.824    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[12]/C
                         clock pessimism              0.564    14.387    
                         clock uncertainty           -0.132    14.255    
    SLICE_X10Y25         FDSE (Setup_fdse_C_D)        0.081    14.336    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[12]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 5.726ns (60.141%)  route 3.795ns (39.859%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 13.824 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.560    -0.952    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y17         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDSE (Prop_fdse_C_Q)         0.518    -0.434 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/Q
                         net (fo=4, routed)           1.482     1.049    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     4.890 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[10]
                         net (fo=3, routed)           1.709     6.598    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[10]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.722 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     6.722    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.102 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.228    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.345    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2_n_1
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.668 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.595     8.263    system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675_reg[15]_0[1]
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.569 r  system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675[13]_i_1/O
                         net (fo=1, routed)           0.000     8.569    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]_1[1]
    SLICE_X10Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.434    13.824    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[13]/C
                         clock pessimism              0.564    14.387    
                         clock uncertainty           -0.132    14.255    
    SLICE_X10Y25         FDSE (Setup_fdse_C_D)        0.079    14.334    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[13]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 5.637ns (59.680%)  route 3.808ns (40.320%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 13.824 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.560    -0.952    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y17         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDSE (Prop_fdse_C_Q)         0.518    -0.434 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/Q
                         net (fo=4, routed)           1.482     1.049    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     4.890 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[10]
                         net (fo=3, routed)           1.709     6.598    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[10]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.722 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     6.722    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.102 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.228    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.345    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2_n_1
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.584 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.608     8.193    system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675_reg[15]_0[2]
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.301     8.494 r  system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675[14]_i_1/O
                         net (fo=1, routed)           0.000     8.494    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]_1[2]
    SLICE_X10Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.434    13.824    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[14]/C
                         clock pessimism              0.564    14.387    
                         clock uncertainty           -0.132    14.255    
    SLICE_X10Y25         FDSE (Setup_fdse_C_D)        0.079    14.334    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[14]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 5.602ns (59.426%)  route 3.825ns (40.574%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 13.824 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.560    -0.952    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y17         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDSE (Prop_fdse_C_Q)         0.518    -0.434 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/Q
                         net (fo=4, routed)           1.482     1.049    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     4.890 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[10]
                         net (fo=3, routed)           1.709     6.598    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[10]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.722 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     6.722    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.102 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.228    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.543 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.625     8.168    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/add_ln1239_3_fu_355_p2[19]
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.307     8.475 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[11]_i_1/O
                         net (fo=1, routed)           0.000     8.475    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42_n_32
    SLICE_X10Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.434    13.824    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[11]/C
                         clock pessimism              0.564    14.387    
                         clock uncertainty           -0.132    14.255    
    SLICE_X10Y25         FDSE (Setup_fdse_C_D)        0.077    14.332    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[11]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 5.609ns (59.701%)  route 3.786ns (40.299%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 13.823 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.560    -0.952    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y17         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDSE (Prop_fdse_C_Q)         0.518    -0.434 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/Q
                         net (fo=4, routed)           1.482     1.049    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     4.890 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[10]
                         net (fo=3, routed)           1.709     6.598    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[10]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.722 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     6.722    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.102 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.228    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.551 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.586     8.138    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/add_ln1239_3_fu_355_p2[17]
    SLICE_X14Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.444 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[9]_i_1/O
                         net (fo=1, routed)           0.000     8.444    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42_n_34
    SLICE_X14Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.433    13.823    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X14Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[9]/C
                         clock pessimism              0.564    14.386    
                         clock uncertainty           -0.132    14.254    
    SLICE_X14Y25         FDSE (Setup_fdse_C_D)        0.079    14.333    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[9]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 5.494ns (58.762%)  route 3.856ns (41.238%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 13.823 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.560    -0.952    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y17         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDSE (Prop_fdse_C_Q)         0.518    -0.434 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/Q
                         net (fo=4, routed)           1.482     1.049    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     4.890 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[10]
                         net (fo=3, routed)           1.709     6.598    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[10]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.722 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     6.722    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.102 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.228    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.447 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.656     8.103    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/add_ln1239_3_fu_355_p2[16]
    SLICE_X14Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.398 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[8]_i_1/O
                         net (fo=1, routed)           0.000     8.398    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42_n_35
    SLICE_X14Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.433    13.823    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X14Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[8]/C
                         clock pessimism              0.564    14.386    
                         clock uncertainty           -0.132    14.254    
    SLICE_X14Y25         FDSE (Setup_fdse_C_D)        0.081    14.335    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[8]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 5.520ns (59.459%)  route 3.764ns (40.541%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 13.823 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.560    -0.952    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y17         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDSE (Prop_fdse_C_Q)         0.518    -0.434 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/Q
                         net (fo=4, routed)           1.482     1.049    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     4.890 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[10]
                         net (fo=3, routed)           1.709     6.598    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[10]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.722 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     6.722    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.102 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.228    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.467 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.564     8.031    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/add_ln1239_3_fu_355_p2[18]
    SLICE_X14Y25         LUT4 (Prop_lut4_I3_O)        0.301     8.332 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[10]_i_1/O
                         net (fo=1, routed)           0.000     8.332    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42_n_33
    SLICE_X14Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.433    13.823    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X14Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[10]/C
                         clock pessimism              0.564    14.386    
                         clock uncertainty           -0.132    14.254    
    SLICE_X14Y25         FDSE (Setup_fdse_C_D)        0.077    14.331    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[10]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 5.719ns (61.880%)  route 3.523ns (38.120%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 13.823 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.560    -0.952    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X10Y17         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDSE (Prop_fdse_C_Q)         0.518    -0.434 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1224_reg_647_reg[12]/Q
                         net (fo=4, routed)           1.482     1.049    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/Q[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     4.890 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/P[10]
                         net (fo=3, routed)           1.709     6.598    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/P[10]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.722 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     6.722    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675[3]_i_5_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.102 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[3]_i_2_n_1
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.228    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[7]_i_2_n_1
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.345    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[11]_i_2_n_1
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.660 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/v_tpg_mac_muladd_zec_U42/video_subsystem_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/select_ln1227_2_reg_675_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.323     7.984    system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675_reg[15]_0[3]
    SLICE_X14Y25         LUT4 (Prop_lut4_I3_O)        0.307     8.291 r  system/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/select_ln1227_2_reg_675[15]_i_1/O
                         net (fo=1, routed)           0.000     8.291    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]_1[3]
    SLICE_X14Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.433    13.823    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_clk
    SLICE_X14Y25         FDSE                                         r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]/C
                         clock pessimism              0.564    14.386    
                         clock uncertainty           -0.132    14.254    
    SLICE_X14Y25         FDSE (Setup_fdse_C_D)        0.079    14.333    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/select_ln1227_2_reg_675_reg[15]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.176ns (14.802%)  route 6.769ns (85.198%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 13.839 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X29Y44         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  system/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter6_reg/Q
                         net (fo=4, routed)           0.923     0.434    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_0_reg_271[15]_i_3_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I3_O)        0.124     0.558 f  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_0_reg_271[15]_i_4/O
                         net (fo=1, routed)           1.241     1.798    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_0_reg_271[15]_i_4_n_1
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.922 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_0_reg_271[15]_i_3/O
                         net (fo=99, routed)          0.493     2.415    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/icmp_ln687_reg_559_reg[0]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.116     2.531 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/icmp_ln1776_reg_572[0]_i_3/O
                         net (fo=200, routed)         3.344     5.875    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/E[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.356     6.231 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1/O
                         net (fo=32, routed)          0.768     6.999    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_condition_160
    SLICE_X11Y39         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.449    13.839    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_clk
    SLICE_X11Y39         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172_reg[0]/C
                         clock pessimism              0.564    14.402    
                         clock uncertainty           -0.132    14.270    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.407    13.863    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172_reg[0]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_Main_System_clk_wiz_0_0 rise@15.385ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.176ns (14.802%)  route 6.769ns (85.198%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 13.839 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.566    -0.946    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X29Y44         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  system/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter6_reg/Q
                         net (fo=4, routed)           0.923     0.434    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_0_reg_271[15]_i_3_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I3_O)        0.124     0.558 f  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_0_reg_271[15]_i_4/O
                         net (fo=1, routed)           1.241     1.798    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_0_reg_271[15]_i_4_n_1
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.922 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/x_0_reg_271[15]_i_3/O
                         net (fo=99, routed)          0.493     2.415    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/icmp_ln687_reg_559_reg[0]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.116     2.531 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/icmp_ln1776_reg_572[0]_i_3/O
                         net (fo=200, routed)         3.344     5.875    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/E[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I1_O)        0.356     6.231 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1/O
                         net (fo=32, routed)          0.768     6.999    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_condition_160
    SLICE_X11Y39         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        1.449    13.839    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_clk
    SLICE_X11Y39         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172_reg[1]/C
                         clock pessimism              0.564    14.402    
                         clock uncertainty           -0.132    14.270    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.407    13.863    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter2_boxLeft_reg_172_reg[1]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  6.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_283_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.921%)  route 0.210ns (50.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.564    -0.617    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X30Y49         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_283_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_283_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.244    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[15][8]
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376_n_8
    SLICE_X30Y50         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.830    -0.859    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X30Y50         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[8]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.121    -0.229    system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[8]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_1_V_reg_294_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_1_V_reg_294_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.025%)  route 0.184ns (58.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.563    -0.618    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X36Y46         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_1_V_reg_294_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_1_V_reg_294_reg[10]/Q
                         net (fo=1, routed)           0.184    -0.306    system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_1_V_reg_294[10]
    SLICE_X35Y48         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_1_V_reg_294_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.832    -0.858    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X35Y48         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_1_V_reg_294_reg[10]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.016    -0.338    system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_1_V_reg_294_reg[10]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_0_V_reg_305_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_0_V_reg_305_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.982%)  route 0.212ns (60.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.563    -0.618    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X36Y46         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_0_V_reg_305_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_0_V_reg_305_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.266    system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_0_V_reg_305[9]
    SLICE_X34Y48         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_0_V_reg_305_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.832    -0.858    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X34Y48         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_0_V_reg_305_reg[9]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.052    -0.302    system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_0_V_reg_305_reg[9]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_1_V_reg_294_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.564%)  route 0.245ns (63.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.564    -0.617    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_1_V_reg_294_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_1_V_reg_294_reg[9]/Q
                         net (fo=1, routed)           0.245    -0.232    system/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/Q[9]
    SLICE_X28Y50         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.832    -0.858    system/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/ap_clk
    SLICE_X28Y50         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.076    -0.273    system/v_tpg_0/inst/ovrlayYUV_V_val_1_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_19_reg_1482_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_322_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.440%)  route 0.190ns (47.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.553    -0.628    system/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X38Y28         FDRE                                         r  system/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_19_reg_1482_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  system/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_19_reg_1482_reg[15]/Q
                         net (fo=1, routed)           0.190    -0.275    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_598/tpgBarSelYuv_v350_U/video_subsystem_v_tpg_0_0_tpgPatternCheckersc4_rom_U/tmp_val_1_V_fu_322_reg[15]_2[0]
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_598/tpgBarSelYuv_v350_U/video_subsystem_v_tpg_0_0_tpgPatternCheckersc4_rom_U/tmp_val_1_V_fu_322[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_598_n_10
    SLICE_X35Y29         FDRE                                         r  system/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_322_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.820    -0.870    system/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X35Y29         FDRE                                         r  system/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_322_reg[15]/C
                         clock pessimism              0.503    -0.366    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.091    -0.275    system/v_tpg_0/inst/tpgBackground_U0/tmp_val_1_V_fu_322_reg[15]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568_pp0_iter2_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.201%)  route 0.248ns (63.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.564    -0.617    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X39Y47         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568_reg[15]/Q
                         net (fo=2, routed)           0.248    -0.228    system/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568[15]
    SLICE_X38Y51         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568_pp0_iter2_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.830    -0.859    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X38Y51         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568_pp0_iter2_reg_reg[15]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.076    -0.274    system/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568_pp0_iter2_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.535%)  route 0.245ns (63.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.562    -0.619    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X36Y51         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_outpix_val_0_V_reg_305_reg[15]/Q
                         net (fo=1, routed)           0.245    -0.233    system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/Q[15]
    SLICE_X28Y51         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.832    -0.858    system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/ap_clk
    SLICE_X28Y51         FDRE                                         r  system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.071    -0.283    system/v_tpg_0/inst/ovrlayYUV_V_val_0_V_U/U_video_subsystem_v_tpg_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[0][15]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_283_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.529%)  route 0.231ns (52.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.564    -0.617    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X30Y49         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_283_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_283_reg[10]/Q
                         net (fo=1, routed)           0.231    -0.223    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[15][10]
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.178 r  system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    system/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376_n_6
    SLICE_X30Y50         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.830    -0.859    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X30Y50         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[10]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120    -0.230    system/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_intpix_val_V_2_0_reg_283_reg[10]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_pp0_iter2_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.958%)  route 0.262ns (65.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.563    -0.618    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X33Y46         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_reg[11]/Q
                         net (fo=2, routed)           0.262    -0.215    system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575[11]
    SLICE_X34Y52         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_pp0_iter2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.829    -0.860    system/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X34Y52         FDRE                                         r  system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_pp0_iter2_reg_reg[11]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.076    -0.275    system/v_tpg_0/inst/tpgForeground_U0/tmp_val_1_V_1_reg_575_pp0_iter2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_Main_System_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_Main_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns - clk_out1_Main_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.962%)  route 0.180ns (56.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.592    -0.589    system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X4Y51          FDRE                                         r  system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/Q
                         net (fo=3, routed)           0.180    -0.269    system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X5Y48          FDSE                                         r  system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Main_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  system/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    system/clk_wiz_0/inst/clk_in1_Main_System_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    system/clk_wiz_0/inst/clk_out1_Main_System_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  system/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2036, routed)        0.865    -0.825    system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X5Y48          FDSE                                         r  system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X5Y48          FDSE (Hold_fdse_C_S)        -0.018    -0.334    system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Main_System_clk_wiz_0_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.385      12.441     RAMB36_X0Y9      system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y9      system/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y6      system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/tpgSinTableArray_9bi_U/video_subsystem_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y6      system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/tpgSinTableArray_9bi_U/video_subsystem_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y7      system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/tpgSinTableArray_9bi_U/video_subsystem_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    system/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X0Y10      system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1238_1_reg_670_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         15.385      13.231     DSP48_X0Y6       system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/add_ln1237_1_reg_665_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y23     system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/ap_enable_reg_pp0_iter1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y20     system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/x_read_reg_608_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y20     system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/x_read_reg_608_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y27     system/v_tpg_0/inst/tpgBackground_U0/icmp_ln468_reg_1468_pp0_iter6_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y27     system/v_tpg_0/inst/tpgBackground_U0/icmp_ln468_reg_1468_pp0_iter6_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y33     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y33     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y33     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[4]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y33     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[4]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X38Y36     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/gSerie_V_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X38Y36     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/gSerie_V_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y20     system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/x_read_reg_608_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X30Y20     system/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_439/x_read_reg_608_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y27     system/v_tpg_0/inst/tpgBackground_U0/icmp_ln468_reg_1468_pp0_iter6_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y27     system/v_tpg_0/inst/tpgBackground_U0/icmp_ln468_reg_1468_pp0_iter6_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y33     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y33     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y33     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[4]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y33     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/bSerie_V_reg[4]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X38Y36     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/gSerie_V_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X38Y36     system/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_721/gSerie_V_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Main_System_clk_wiz_0_0
  To Clock:  clkfbout_Main_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Main_System_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    system/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  system/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



