<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - mono.info - mini/tramp-amd64-gsharedvt.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">mini</a> - tramp-amd64-gsharedvt.c<span style="font-size: 80%;"> (source / <a href="tramp-amd64-gsharedvt.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">mono.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">179</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-01-18 17:24:17</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * tramp-amd64-gsharedvt.c: libcorkscrew-based native unwinder
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Authors:
<span class="lineNum">       5 </span>            :  *   Zoltan Varga &lt;vargaz@gmail.com&gt;
<span class="lineNum">       6 </span>            :  *   Rodrigo Kumpera &lt;kumpera@gmail.com&gt;
<span class="lineNum">       7 </span>            :  *   Andi McClure &lt;andi.mcclure@xamarin.com&gt;
<span class="lineNum">       8 </span>            :  *   Johan Lorensson &lt;johan.lorensson@xamarin.com&gt;
<span class="lineNum">       9 </span>            :  *
<span class="lineNum">      10 </span>            :  * Copyright 2015 Xamarin, Inc (http://www.xamarin.com)
<span class="lineNum">      11 </span>            :  * Licensed under the MIT license. See LICENSE file in the project root for full license information.
<span class="lineNum">      12 </span>            :  */
<span class="lineNum">      13 </span>            : #include &lt;config.h&gt;
<span class="lineNum">      14 </span>            : #include &lt;glib.h&gt;
<span class="lineNum">      15 </span>            : 
<span class="lineNum">      16 </span>            : #include &lt;mono/metadata/abi-details.h&gt;
<span class="lineNum">      17 </span>            : #include &lt;mono/metadata/appdomain.h&gt;
<span class="lineNum">      18 </span>            : #include &lt;mono/metadata/marshal.h&gt;
<span class="lineNum">      19 </span>            : #include &lt;mono/metadata/tabledefs.h&gt;
<span class="lineNum">      20 </span>            : #include &lt;mono/metadata/mono-debug-debugger.h&gt;
<span class="lineNum">      21 </span>            : #include &lt;mono/metadata/profiler-private.h&gt;
<span class="lineNum">      22 </span>            : #include &lt;mono/metadata/gc-internals.h&gt;
<span class="lineNum">      23 </span>            : #include &lt;mono/arch/amd64/amd64-codegen.h&gt;
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;mono/utils/memcheck.h&gt;
<span class="lineNum">      26 </span>            : 
<span class="lineNum">      27 </span>            : #include &quot;mini.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;mini-amd64.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;mini-amd64-gsharedvt.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;debugger-agent.h&quot;
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : #if defined (MONO_ARCH_GSHAREDVT_SUPPORTED)
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #define ALIGN_TO(val,align) ((((guint64)val) + ((align) - 1)) &amp; ~((align) - 1))
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : #define SRC_REG_SHIFT 0
<span class="lineNum">      37 </span>            : #define SRC_REG_MASK 0xFFFF
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #define SRC_DESCRIPTOR_MARSHAL_SHIFT 16
<span class="lineNum">      40 </span>            : #define SRC_DESCRIPTOR_MARSHAL_MASK 0x0FF
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : #define SLOT_COUNT_SHIFT 24
<span class="lineNum">      43 </span>            : #define SLOT_COUNT_MASK 0xFF
<a name="44"><span class="lineNum">      44 </span>            : </a>
<span class="lineNum">      45 </span>            : gpointer
<span class="lineNum">      46 </span>            : mono_amd64_start_gsharedvt_call (GSharedVtCallInfo *info, gpointer *caller, gpointer *callee, gpointer mrgctx_reg)
<span class="lineNum">      47 </span>            : {
<span class="lineNum">      48 </span>            :         int i;
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : #ifdef DEBUG_AMD64_GSHAREDVT
<span class="lineNum">      51 </span>            :         printf (&quot;mono_amd64_start_gsharedvt_call info %p caller %p callee %p ctx %p\n&quot;, info, caller, callee, mrgctx_reg);
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span>            :         for (i = 0; i &lt; PARAM_REGS; ++i)
<span class="lineNum">      54 </span>            :                 printf (&quot;\treg [%d] -&gt; %p\n&quot;, i, caller [i]);
<span class="lineNum">      55 </span>            : #endif
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span>            :         /* Set vtype ret arg */
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         if (info-&gt;vret_slot != -1) {</span>
<span class="lineNum">      59 </span>            :                 DEBUG_AMD64_GSHAREDVT_PRINT (&quot;vret handling\n[%d] &lt; &amp;%d (%p)\n&quot;, info-&gt;vret_arg_reg, info-&gt;vret_slot, &amp;callee [info-&gt;vret_slot]);
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 g_assert (info-&gt;vret_slot);</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :                 callee [info-&gt;vret_arg_reg] = &amp;callee [info-&gt;vret_slot];</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; info-&gt;map_count; ++i) {</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 int src = info-&gt;map [i * 2];</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 int dst = info-&gt;map [(i * 2) + 1];</span>
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :                 int arg_marshal = (src &gt;&gt; SRC_DESCRIPTOR_MARSHAL_SHIFT) &amp; SRC_DESCRIPTOR_MARSHAL_MASK;</span>
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :                 int source_reg = src &amp; SRC_REG_MASK;</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 int dest_reg = dst &amp; SRC_REG_MASK;</span>
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span>            :                 DEBUG_AMD64_GSHAREDVT_PRINT (&quot;source %x dest %x marshal %d: &quot;, src, dst, arg_marshal);
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 switch (arg_marshal) {</span>
<span class="lineNum">      74 </span>            :                 case GSHAREDVT_ARG_NONE:
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                         callee [dest_reg] = caller [source_reg];</span>
<span class="lineNum">      76 </span>            :                         DEBUG_AMD64_GSHAREDVT_PRINT (&quot;[%d] &lt;- %d (%p) &lt;- (%p)\n&quot;, dest_reg, source_reg, &amp;callee [dest_reg], caller [source_reg]);
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">      78 </span>            :                 case GSHAREDVT_ARG_BYVAL_TO_BYREF:
<span class="lineNum">      79 </span>            :                         /* gsharedvt argument passed by addr in reg/stack slot */
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :                         callee [dest_reg] = &amp;caller [source_reg];</span>
<span class="lineNum">      81 </span>            :                         DEBUG_AMD64_GSHAREDVT_PRINT (&quot;[%d] &lt;- &amp;%d (%p) &lt;- (%p)\n&quot;, dest_reg, source_reg, &amp;callee [dest_reg], &amp;caller [source_reg]);
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">      83 </span>            :                 case GSHAREDVT_ARG_BYREF_TO_BYVAL: {
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :                         int slot_count = (src &gt;&gt; SLOT_COUNT_SHIFT) &amp; SLOT_COUNT_MASK;</span>
<span class="lineNum">      85 </span>            :                         int j;
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :                         gpointer *addr = caller [source_reg];</span>
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; slot_count; ++j)</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                                 callee [dest_reg + j] = addr [j];</span>
<span class="lineNum">      90 </span>            :                         DEBUG_AMD64_GSHAREDVT_PRINT (&quot;[%d] &lt;- [%d] (%d words) (%p) &lt;- (%p)\n&quot;, dest_reg, source_reg, slot_count, &amp;callee [dest_reg], &amp;caller [source_reg]);
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">      92 </span>            :                 }
<span class="lineNum">      93 </span>            :                 default:
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :                         g_error (&quot;cant handle arg marshal %d\n&quot;, arg_marshal);</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span>            :         //Can't handle for now
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         if (info-&gt;vcall_offset != -1){</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 MonoObject *this_obj = caller [0];</span>
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            :                 DEBUG_AMD64_GSHAREDVT_PRINT (&quot;target is a vcall at offset %d\n&quot;, info-&gt;vcall_offset / 8);
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 if (G_UNLIKELY (!this_obj))</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                         return NULL;</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 if (info-&gt;vcall_offset == MONO_GSHAREDVT_DEL_INVOKE_VT_OFFSET)</span>
<span class="lineNum">     106 </span>            :                         /* delegate invoke */
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                         return ((MonoDelegate*)this_obj)-&gt;invoke_impl;</span>
<span class="lineNum">     108 </span>            :                 else
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                         return *(gpointer*)((char*)this_obj-&gt;vtable + info-&gt;vcall_offset);</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         } else if (info-&gt;calli) {</span>
<span class="lineNum">     111 </span>            :                 /* The address to call is passed in the mrgctx reg */
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 return mrgctx_reg;</span>
<span class="lineNum">     113 </span>            :         } else {
<span class="lineNum">     114 </span>            :                 DEBUG_AMD64_GSHAREDVT_PRINT (&quot;target is %p\n&quot;, info-&gt;addr);
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 return info-&gt;addr;</span>
<span class="lineNum">     116 </span>            :         }
<span class="lineNum">     117 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            : #ifndef DISABLE_JIT
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span>            : // Compiler support
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            : /*
<span class="lineNum">     124 </span>            :  * mono_arch_get_gsharedvt_arg_trampoline:
<span class="lineNum">     125 </span>            :  *
<span class="lineNum">     126 </span>            :  *   See tramp-x86.c for documentation.
<a name="127"><span class="lineNum">     127 </span>            :  */</a>
<span class="lineNum">     128 </span>            : gpointer
<span class="lineNum">     129 </span>            : mono_arch_get_gsharedvt_arg_trampoline (MonoDomain *domain, gpointer arg, gpointer addr)
<span class="lineNum">     130 </span>            : {
<span class="lineNum">     131 </span>            :         guint8 *code, *start;
<span class="lineNum">     132 </span>            :         int buf_len;
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         buf_len = 32;</span>
<span class="lineNum">     135 </span>            : 
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         start = code = mono_domain_code_reserve (domain, buf_len);</span>
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         amd64_mov_reg_imm (code, AMD64_RAX, arg);</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         amd64_jump_code (code, addr);</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         g_assert ((code - start) &lt; buf_len);</span>
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         mono_arch_flush_icache (start, code - start);</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         mono_profiler_code_buffer_new (start, code - start, MONO_PROFILER_CODE_BUFFER_GENERICS_TRAMPOLINE, NULL);</span>
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         mono_tramp_info_register (mono_tramp_info_create (NULL, start, code - start, NULL, NULL), domain);</span>
<span class="lineNum">     146 </span>            : 
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         return start;</span>
<span class="lineNum">     148 </span>            : }
<a name="149"><span class="lineNum">     149 </span>            : </a>
<span class="lineNum">     150 </span>            : gpointer
<span class="lineNum">     151 </span>            : mono_arch_get_gsharedvt_trampoline (MonoTrampInfo **info, gboolean aot)
<span class="lineNum">     152 </span>            : {
<span class="lineNum">     153 </span>            :         guint8 *code, *buf;
<span class="lineNum">     154 </span>            :         int buf_len, cfa_offset;
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         GSList *unwind_ops = NULL;</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         MonoJumpInfo *ji = NULL;</span>
<span class="lineNum">     157 </span>            :         int n_arg_regs, n_arg_fregs, framesize, i;
<span class="lineNum">     158 </span>            :         int info_offset, offset, rgctx_arg_reg_offset;
<span class="lineNum">     159 </span>            :         int caller_reg_area_offset, callee_reg_area_offset, callee_stack_area_offset;
<span class="lineNum">     160 </span>            :         guint8 *br_out, *br [64], *br_ret [64];
<span class="lineNum">     161 </span>            :         int b_ret_index;
<span class="lineNum">     162 </span>            :         int reg_area_size;
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         buf_len = 2048;</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         buf = code = mono_global_codeman_reserve (buf_len);</span>
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span>            :         /*
<span class="lineNum">     168 </span>            :          * We are being called by an gsharedvt arg trampoline, the info argument is in AMD64_RAX.
<span class="lineNum">     169 </span>            :          */
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         n_arg_regs = PARAM_REGS;</span>
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         n_arg_fregs = FLOAT_PARAM_REGS;</span>
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            :         /* Compute stack frame size and offsets */
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         offset = 0;</span>
<span class="lineNum">     175 </span>            :         /* info reg */
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         info_offset = offset;</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         offset += 8;</span>
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span>            :         /* rgctx reg */
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :         rgctx_arg_reg_offset = offset;</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         offset += 8;</span>
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span>            :         /*callconv in regs */
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         caller_reg_area_offset = offset;</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         reg_area_size = ALIGN_TO ((n_arg_regs + n_arg_fregs) * 8, MONO_ARCH_FRAME_ALIGNMENT);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         offset += reg_area_size;</span>
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         framesize = offset;</span>
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         g_assert (framesize % MONO_ARCH_FRAME_ALIGNMENT == 0);</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         g_assert (reg_area_size % MONO_ARCH_FRAME_ALIGNMENT == 0);</span>
<span class="lineNum">     192 </span>            : 
<span class="lineNum">     193 </span>            :         /* unwind markers 1/3 */
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         cfa_offset = sizeof (gpointer);</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         mono_add_unwind_op_def_cfa (unwind_ops, code, buf, AMD64_RSP, cfa_offset);</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         mono_add_unwind_op_offset (unwind_ops, code, buf, AMD64_RIP, -cfa_offset);</span>
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            :         /* save the old frame pointer */
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         amd64_push_reg (code, AMD64_RBP);</span>
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span>            :         /* unwind markers 2/3 */
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         cfa_offset += sizeof (gpointer);</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         mono_add_unwind_op_def_cfa_offset (unwind_ops, code, buf, cfa_offset);</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         mono_add_unwind_op_offset (unwind_ops, code, buf, AMD64_RBP, - cfa_offset);</span>
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span>            :         /* set it as the new frame pointer */
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         amd64_mov_reg_reg (code, AMD64_RBP, AMD64_RSP, sizeof(mgreg_t));</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            :         /* unwind markers 3/3 */
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         mono_add_unwind_op_def_cfa_reg (unwind_ops, code, buf, AMD64_RBP);</span>
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span>            :         /* setup the frame */
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, framesize);</span>
<span class="lineNum">     214 </span>            :         
<span class="lineNum">     215 </span>            :         /* save stuff */
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span>            :         /* save info */
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         amd64_mov_membase_reg (code, AMD64_RSP, info_offset, AMD64_RAX, sizeof (mgreg_t));</span>
<span class="lineNum">     219 </span>            :         /* save rgctx */
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         amd64_mov_membase_reg (code, AMD64_RSP, rgctx_arg_reg_offset, MONO_ARCH_RGCTX_REG, sizeof (mgreg_t));</span>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; n_arg_regs; ++i)</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 amd64_mov_membase_reg (code, AMD64_RSP, caller_reg_area_offset + i * 8, param_regs [i], sizeof (mgreg_t));</span>
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; n_arg_fregs; ++i)</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 amd64_sse_movsd_membase_reg (code, AMD64_RSP, caller_reg_area_offset + (i + n_arg_regs) * 8, i);</span>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span>            :         /* TODO Allocate stack area used to pass arguments to the method */
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span>            : 
<span class="lineNum">     231 </span>            :         /* Allocate callee register area just below the caller area so it can be accessed from start_gsharedvt_call using negative offsets */
<span class="lineNum">     232 </span>            :         /* XXX figure out alignment */
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         callee_reg_area_offset = reg_area_size - ((n_arg_regs + n_arg_fregs) * 8); /* Ensure alignment */</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         callee_stack_area_offset = callee_reg_area_offset + reg_area_size;</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, reg_area_size);</span>
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span>            :         /* Allocate stack area used to pass arguments to the method */
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         amd64_mov_reg_membase (code, AMD64_R11, AMD64_RAX, MONO_STRUCT_OFFSET (GSharedVtCallInfo, stack_usage), 4);</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         amd64_alu_reg_reg (code, X86_SUB, AMD64_RSP, AMD64_R11);</span>
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span>            :         /* The stack now looks like this:
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span>            :         &lt;caller stack params area&gt;
<span class="lineNum">     244 </span>            :         &lt;return address&gt;
<span class="lineNum">     245 </span>            :         &lt;old frame pointer&gt;
<span class="lineNum">     246 </span>            :         &lt;caller registers area&gt;
<span class="lineNum">     247 </span>            :         &lt;rgctx&gt;
<span class="lineNum">     248 </span>            :         &lt;gsharedvt info&gt;
<span class="lineNum">     249 </span>            :         &lt;callee stack area&gt;
<span class="lineNum">     250 </span>            :         &lt;callee reg area&gt;
<span class="lineNum">     251 </span>            :          */
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span>            :         /* Call start_gsharedvt_call () */
<span class="lineNum">     254 </span>            :         /* arg1 == info */
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         amd64_mov_reg_reg (code, MONO_AMD64_ARG_REG1, AMD64_RAX, sizeof(mgreg_t));</span>
<span class="lineNum">     256 </span>            :         /* arg2 = caller stack area */
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         amd64_lea_membase (code, MONO_AMD64_ARG_REG2, AMD64_RBP, -(framesize - caller_reg_area_offset)); </span>
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span>            :         /* arg3 == callee stack area */
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :         amd64_lea_membase (code, MONO_AMD64_ARG_REG3, AMD64_RSP, callee_reg_area_offset);</span>
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span>            :         /* arg4 = mrgctx reg */
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         amd64_mov_reg_reg (code, MONO_AMD64_ARG_REG4, MONO_ARCH_RGCTX_REG, sizeof(mgreg_t));</span>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         if (aot) {</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 code = mono_arch_emit_load_aotconst (buf, code, &amp;ji, MONO_PATCH_INFO_JIT_ICALL_ADDR, &quot;mono_amd64_start_gsharedvt_call&quot;);</span>
<span class="lineNum">     267 </span>            :                 #ifdef TARGET_WIN32
<span class="lineNum">     268 </span>            :                         /* Since we are doing a call as part of setting up stackframe, the reserved shadow stack used by Windows platform is allocated up in
<span class="lineNum">     269 </span>            :                         the callee stack area but currently the callee reg area is in between. Windows calling convention dictates that room is made on stack where
<span class="lineNum">     270 </span>            :                         callee can save any parameters passed in registers. Since Windows x64 calling convention
<span class="lineNum">     271 </span>            :                         uses 4 registers for the first 4 parameters, stack needs to be adjusted before making the call.
<span class="lineNum">     272 </span>            :                         NOTE, Windows calling convention assumes that space for all registers have been reserved, regardless
<span class="lineNum">     273 </span>            :                         of the number of function parameters actually used.
<span class="lineNum">     274 </span>            :                         */
<span class="lineNum">     275 </span>            :                         int shadow_reg_size = 0;
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span>            :                         shadow_reg_size = ALIGN_TO (PARAM_REGS * sizeof(gpointer), MONO_ARCH_FRAME_ALIGNMENT);
<span class="lineNum">     278 </span>            :                         amd64_alu_reg_imm (code, X86_SUB, AMD64_RSP, shadow_reg_size);
<span class="lineNum">     279 </span>            :                         amd64_call_reg (code, AMD64_R11);
<span class="lineNum">     280 </span>            :                         amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, shadow_reg_size);
<span class="lineNum">     281 </span>            :                 #else
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                         amd64_call_reg (code, AMD64_R11);</span>
<span class="lineNum">     283 </span>            :                 #endif
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 amd64_call_code (code, mono_amd64_start_gsharedvt_call);</span>
<span class="lineNum">     286 </span>            :         }
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            :         /* Method to call is now on RAX. Restore regs and jump */
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         amd64_mov_reg_reg (code, AMD64_R11, AMD64_RAX, sizeof(mgreg_t));</span>
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; n_arg_regs; ++i)</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 amd64_mov_reg_membase (code, param_regs [i], AMD64_RSP, callee_reg_area_offset + i * 8, sizeof (mgreg_t));</span>
<span class="lineNum">     293 </span>            : 
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; n_arg_fregs; ++i)</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 amd64_sse_movsd_reg_membase (code, i, AMD64_RSP, callee_reg_area_offset + (i + n_arg_regs) * 8);</span>
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span>            :         //load rgctx
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         amd64_mov_reg_membase (code, MONO_ARCH_RGCTX_REG, AMD64_RBP, -(framesize - rgctx_arg_reg_offset), sizeof (mgreg_t));</span>
<span class="lineNum">     299 </span>            : 
<span class="lineNum">     300 </span>            :         /* Clear callee reg area */
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         amd64_alu_reg_imm (code, X86_ADD, AMD64_RSP, reg_area_size);</span>
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span>            :         /* Call the thing */
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         amd64_call_reg (code, AMD64_R11);</span>
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span>            :         /* Marshal return value. Available registers: R10 and R11 */
<span class="lineNum">     307 </span>            :         /* Load info struct */
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         amd64_mov_reg_membase (code, AMD64_R10, AMD64_RBP, -(framesize - info_offset), sizeof (mgreg_t));</span>
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span>            :         /* Branch to the in/out handling code */
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         amd64_alu_membase_imm_size (code, X86_CMP, AMD64_R10, MONO_STRUCT_OFFSET (GSharedVtCallInfo, gsharedvt_in), 1, 4);</span>
<span class="lineNum">     312 </span>            : 
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         b_ret_index = 0;</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         br_out = code;</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :         x86_branch32 (code, X86_CC_NE, 0, TRUE);</span>
<span class="lineNum">     316 </span>            : 
<span class="lineNum">     317 </span>            :         /*
<span class="lineNum">     318 </span>            :          * IN CASE
<span class="lineNum">     319 </span>            :          */
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span>            :         /* Load vret_slot */
<span class="lineNum">     322 </span>            :         /* Use first input parameter register as scratch since it is volatile on all platforms */
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         amd64_mov_reg_membase (code, MONO_AMD64_ARG_REG1, AMD64_R10, MONO_STRUCT_OFFSET (GSharedVtCallInfo, vret_slot), 4);</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         amd64_alu_reg_imm (code, X86_SUB, MONO_AMD64_ARG_REG1, n_arg_regs + n_arg_fregs);</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         amd64_shift_reg_imm (code, X86_SHL, MONO_AMD64_ARG_REG1, 3);</span>
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span>            :         /* vret address is RBP - (framesize - caller_reg_area_offset) */
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         amd64_mov_reg_reg (code, AMD64_R11, AMD64_RSP, sizeof(mgreg_t));</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         amd64_alu_reg_reg (code, X86_ADD, AMD64_R11, MONO_AMD64_ARG_REG1);</span>
<span class="lineNum">     330 </span>            : 
<span class="lineNum">     331 </span>            :         /* Load ret marshal type */
<span class="lineNum">     332 </span>            :         /* Load vret address in R11 */
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :         amd64_mov_reg_membase (code, AMD64_R10, AMD64_R10, MONO_STRUCT_OFFSET (GSharedVtCallInfo, ret_marshal), 4);</span>
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         for (i = GSHAREDVT_RET_NONE; i &lt; GSHAREDVT_RET_NUM; ++i) {</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_CMP, AMD64_R10, i);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 br [i] = code;</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 amd64_branch8 (code, X86_CC_EQ, 0, TRUE);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         x86_breakpoint (code); /* unhandled case */</span>
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         for (i = GSHAREDVT_RET_NONE; i &lt; GSHAREDVT_RET_NUM; ++i) {</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 mono_amd64_patch (br [i], code);</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 switch (i) {</span>
<span class="lineNum">     345 </span>            :                 case GSHAREDVT_RET_NONE:
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     347 </span>            :                 case GSHAREDVT_RET_I1:
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, AMD64_RAX, AMD64_R11, 0, TRUE, FALSE);</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     350 </span>            :                 case GSHAREDVT_RET_U1:
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, AMD64_RAX, AMD64_R11, 0, FALSE, FALSE);</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     353 </span>            :                 case GSHAREDVT_RET_I2:
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, AMD64_RAX, AMD64_R11, 0, TRUE, TRUE);</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     356 </span>            :                 case GSHAREDVT_RET_U2:
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                         amd64_widen_membase (code, AMD64_RAX, AMD64_R11, 0, FALSE, TRUE);</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     359 </span>            :                 case GSHAREDVT_RET_I4: // CORRECT
<span class="lineNum">     360 </span>            :                 case GSHAREDVT_RET_U4: // THIS IS INCORRECT. WHY IS IT NOT FAILING?
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                         amd64_movsxd_reg_membase (code, AMD64_RAX, AMD64_R11, 0);</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     363 </span>            :                 case GSHAREDVT_RET_I8:
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_membase (code, AMD64_RAX, AMD64_R11, 0, 8);</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     366 </span>            :                 case GSHAREDVT_RET_IREGS_1:
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                         amd64_mov_reg_membase (code, return_regs [i - GSHAREDVT_RET_IREGS_1], AMD64_R11, 0, 8);</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     369 </span>            :                 case GSHAREDVT_RET_R8:
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                         amd64_sse_movsd_reg_membase (code, AMD64_XMM0, AMD64_R11, 0);</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     372 </span>            :                 default:
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                         x86_breakpoint (code); /* can't handle specific case */</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 br_ret [b_ret_index ++] = code;</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 x86_jump32 (code, 0);</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span>            :         /*
<span class="lineNum">     381 </span>            :          * OUT CASE
<span class="lineNum">     382 </span>            :          */
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         mono_amd64_patch (br_out, code);</span>
<span class="lineNum">     384 </span>            : 
<span class="lineNum">     385 </span>            :         /*
<span class="lineNum">     386 </span>            :                 Address to write return to is in the original value of the register specified by vret_arg_reg.
<span class="lineNum">     387 </span>            :                 This will be either RSI, RDI (System V) or RCX, RDX (Windows) depending on whether this is a static call.
<span class="lineNum">     388 </span>            :                 Its location:
<span class="lineNum">     389 </span>            :                 We alloc 'framesize' bytes below RBP to save regs, info and rgctx. RSP = RBP - framesize
<span class="lineNum">     390 </span>            :                 We store RDI (System V), RCX (Windows) at RSP + caller_reg_area_offset + slot_index_of (register) * 8.
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span>            :                 address: RBP - framesize + caller_reg_area_offset + 8*slot
<span class="lineNum">     393 </span>            :         */
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         int caller_vret_offset = caller_reg_area_offset - framesize;</span>
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span>            :         /* Load vret address in R11 */
<span class="lineNum">     398 </span>            :         /* Position to return to is passed as a hidden argument. Load 'vret_arg_slot' to find it */
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         amd64_movsxd_reg_membase (code, AMD64_R11, AMD64_R10, MONO_STRUCT_OFFSET (GSharedVtCallInfo, vret_arg_reg));</span>
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span>            :         // In the GSHAREDVT_RET_NONE case, vret_arg_slot is -1. In this case, skip marshalling.
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         amd64_alu_reg_imm (code, X86_CMP, AMD64_R11, 0);</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         br_ret [b_ret_index ++] = code;</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         amd64_branch32 (code, X86_CC_LT, 0, TRUE);</span>
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            :         /* Compute ret area address in the caller frame, *( ((gpointer *)RBP) [R11+2] ) */
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         amd64_shift_reg_imm (code, X86_SHL, AMD64_R11, 3);</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :         amd64_alu_reg_imm (code, X86_ADD, AMD64_R11, caller_vret_offset);</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :         amd64_alu_reg_reg (code, X86_ADD, AMD64_R11, AMD64_RBP);</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         amd64_mov_reg_membase (code, AMD64_R11, AMD64_R11, 0, sizeof (gpointer));</span>
<span class="lineNum">     411 </span>            : 
<span class="lineNum">     412 </span>            :         /* Load ret marshal type in R10 */
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         amd64_mov_reg_membase (code, AMD64_R10, AMD64_R10, MONO_STRUCT_OFFSET (GSharedVtCallInfo, ret_marshal), 4);</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span>            :         // Switch table for ret_marshal value
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         for (i = GSHAREDVT_RET_NONE; i &lt; GSHAREDVT_RET_NUM; ++i) {</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 amd64_alu_reg_imm (code, X86_CMP, AMD64_R10, i);</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :                 br [i] = code;</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 amd64_branch8 (code, X86_CC_EQ, 0, TRUE);</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         x86_breakpoint (code); /* unhandled case */</span>
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         for (i = GSHAREDVT_RET_NONE; i &lt; GSHAREDVT_RET_NUM; ++i) {</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 mono_amd64_patch (br [i], code);</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 switch (i) {</span>
<span class="lineNum">     426 </span>            :                 case GSHAREDVT_RET_NONE:
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     428 </span>            :                 case GSHAREDVT_RET_IREGS_1:
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :                         amd64_mov_membase_reg (code, AMD64_R11, 0, return_regs [i - GSHAREDVT_RET_IREGS_1], 8);</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     431 </span>            :                 case GSHAREDVT_RET_R8:
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :                         amd64_sse_movsd_membase_reg (code, AMD64_R11, 0, AMD64_XMM0);</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     434 </span>            :                 default:
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                         x86_breakpoint (code); /* can't handle specific case */</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 br_ret [b_ret_index ++] = code;</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 x86_jump32 (code, 0);</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span>            :         /* exit path */
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; b_ret_index; ++i)</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 mono_amd64_patch (br_ret [i], code);</span>
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span>            :         /* Exit code path */
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         amd64_leave (code);</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         amd64_ret (code);</span>
<span class="lineNum">     449 </span>            : 
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         g_assert ((code - buf) &lt; buf_len);</span>
<span class="lineNum">     451 </span>            : 
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         if (info)</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                 *info = mono_tramp_info_create (&quot;gsharedvt_trampoline&quot;, buf, code - buf, ji, unwind_ops);</span>
<span class="lineNum">     454 </span>            : 
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :         mono_arch_flush_icache (buf, code - buf);</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :         return buf;</span>
<span class="lineNum">     457 </span>            : }
<span class="lineNum">     458 </span>            : 
<span class="lineNum">     459 </span>            : #else
<span class="lineNum">     460 </span>            : 
<span class="lineNum">     461 </span>            : gpointer
<span class="lineNum">     462 </span>            : mono_arch_get_gsharedvt_arg_trampoline (MonoDomain *domain, gpointer arg, gpointer addr)
<span class="lineNum">     463 </span>            : {
<span class="lineNum">     464 </span>            :         g_assert_not_reached ();
<span class="lineNum">     465 </span>            :         return NULL;
<span class="lineNum">     466 </span>            : }
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span>            : gpointer
<span class="lineNum">     469 </span>            : mono_arch_get_gsharedvt_trampoline (MonoTrampInfo **info, gboolean aot)
<span class="lineNum">     470 </span>            : {
<span class="lineNum">     471 </span>            :         g_assert_not_reached ();
<span class="lineNum">     472 </span>            :         return NULL;
<span class="lineNum">     473 </span>            : }
<span class="lineNum">     474 </span>            : 
<span class="lineNum">     475 </span>            : #endif
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span>            : #else
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span>            : gpointer
<span class="lineNum">     480 </span>            : mono_amd64_start_gsharedvt_call (GSharedVtCallInfo *info, gpointer *caller, gpointer *callee, gpointer mrgctx_reg)
<span class="lineNum">     481 </span>            : {
<span class="lineNum">     482 </span>            :         g_assert_not_reached ();
<span class="lineNum">     483 </span>            :         return NULL;
<span class="lineNum">     484 </span>            : }
<span class="lineNum">     485 </span>            : 
<span class="lineNum">     486 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
