{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518976937491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518976937492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 23:32:17 2018 " "Processing started: Sun Feb 18 23:32:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518976937492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518976937492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TwoBitAdder -c TwoBitAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off TwoBitAdder -c TwoBitAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518976937492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518976937851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518976937851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TwoBitAdder.vhd 13 6 " "Found 13 design units, including 6 entities, in source file TwoBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components " "Found design unit 1: EE224_Components" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Behave " "Found design unit 2: INVERTER-Behave" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Behave " "Found design unit 3: AND_2-Behave" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OR_2-Behave " "Found design unit 4: OR_2-Behave" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Behave " "Found design unit 5: NAND_2-Behave" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 XOR_2-Behave " "Found design unit 6: XOR_2-Behave" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 TwoBitAdder-Struct " "Found design unit 7: TwoBitAdder-Struct" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR_2 " "Found entity 3: OR_2" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_ENTITY_NAME" "5 XOR_2 " "Found entity 5: XOR_2" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""} { "Info" "ISGN_ENTITY_NAME" "6 TwoBitAdder " "Found entity 6: TwoBitAdder" {  } { { "TwoBitAdder.vhd" "" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518976953733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518976953733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TwoBitAdder " "Elaborating entity \"TwoBitAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518976953854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 XOR_2:x_1 " "Elaborating entity \"XOR_2\" for hierarchy \"XOR_2:x_1\"" {  } { { "TwoBitAdder.vhd" "x_1" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518976953898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 AND_2:a_1 " "Elaborating entity \"AND_2\" for hierarchy \"AND_2:a_1\"" {  } { { "TwoBitAdder.vhd" "a_1" { Text "/home/navnit1224/EEsem4/214/vhdl/TwoBitAdder.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518976953926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518976954817 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518976954817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518976954817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518976954817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518976955198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 18 23:32:35 2018 " "Processing ended: Sun Feb 18 23:32:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518976955198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518976955198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518976955198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518976955198 ""}
