// Seed: 3154752941
`define pp_2 0
module module_0 (
    output id_0
    , id_2,
    input  id_1
);
  logic id_3;
  type_7(
      1'd0, id_2, id_1
  );
  logic id_4;
  always
    if (id_1) begin
      id_2 = 1;
    end
  type_9 id_5 (
      .id_0(id_4),
      .id_1((1))
  );
endmodule
`define pp_3 0
`define pp_4 0
