OpenROAD v2.0-17598-ga008522d8 
Features included (+) or not (-): +Charts +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 4 thread(s).
Reading in /home/zhz/OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
detailed_route -output_drc ./reports/asap7/aes_secworks/base/5_route_drc.rpt -output_maze ./results/asap7/aes_secworks/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   aes_core
Die area:                 ( 0 0 ) ( 88003 88003 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     26624
Number of terminals:      520
Number of snets:          2
Number of nets:           25820

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 325.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 450131.
[INFO DRT-0033] V1 shape region query size = 818804.
[INFO DRT-0033] M2 shape region query size = 28068.
[INFO DRT-0033] V2 shape region query size = 15312.
[INFO DRT-0033] M3 shape region query size = 15312.
[INFO DRT-0033] V3 shape region query size = 10208.
[INFO DRT-0033] M4 shape region query size = 10504.
[INFO DRT-0033] V4 shape region query size = 10208.
[INFO DRT-0033] M5 shape region query size = 5872.
[INFO DRT-0033] V5 shape region query size = 1024.
[INFO DRT-0033] M6 shape region query size = 544.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1890 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 325 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 15078 groups.
#scanned instances     = 26624
#unique  instances     = 325
#stdCellGenAp          = 9884
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 8203
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 86801
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:53, elapsed time = 00:01:28, memory = 538.13 (MB), peak = 560.22 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     291512

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 162 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 162 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 76189.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 67868.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 40101.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 16115.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 8446.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 3722.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 899.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 632.98 (MB), peak = 632.98 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 125635 vertical wires in 4 frboxes and 87705 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 13708 vertical wires in 4 frboxes and 18069 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 1120.41 (MB), peak = 1120.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.41 (MB), peak = 1120.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:18, memory = 1808.36 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:47, memory = 2947.14 (MB).
    Completing 30% with 1496 violations.
    elapsed time = 00:01:02, memory = 3194.05 (MB).
    Completing 40% with 1496 violations.
    elapsed time = 00:01:30, memory = 3191.86 (MB).
    Completing 50% with 1496 violations.
    elapsed time = 00:01:51, memory = 3294.69 (MB).
    Completing 60% with 2978 violations.
    elapsed time = 00:02:20, memory = 3544.91 (MB).
    Completing 70% with 2978 violations.
    elapsed time = 00:02:51, memory = 3812.49 (MB).
    Completing 80% with 4173 violations.
    elapsed time = 00:03:14, memory = 4057.70 (MB).
    Completing 90% with 4173 violations.
    elapsed time = 00:03:52, memory = 4064.91 (MB).
    Completing 100% with 5548 violations.
    elapsed time = 00:04:17, memory = 3953.58 (MB).
[INFO DRT-0199]   Number of violations = 7740.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
CutSpcTbl            0      0      0      0     52      0     16      0     19      0      0      0
EOL                  0    450      0     46      0     36      0      3      0      0      0      0
Metal Spacing      164    115      0    411      0     32      0      5      0     14      0      0
Recheck              1   1003      0    693      0    233      0    154      0     97      0     11
Short                0    369      2     92      9     43     16     13     26     99      9      2
eolKeepOut           0   3174      0    145      0    171      0     15      0      0      0      0
[INFO DRT-0267] cpu time = 00:16:21, elapsed time = 00:04:18, memory = 3953.83 (MB), peak = 4285.53 (MB)
Total wire length = 171694 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 26636 um.
Total wire length on LAYER M3 = 49774 um.
Total wire length on LAYER M4 = 39291 um.
Total wire length on LAYER M5 = 25980 um.
Total wire length on LAYER M6 = 19930 um.
Total wire length on LAYER M7 = 10080 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 299726.
Up-via summary (total 299726):

-----------------
 Active         0
     M1     82284
     M2    144064
     M3     47250
     M4     17069
     M5      6734
     M6      2325
     M7         0
     M8         0
     M9         0
-----------------
           299726


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7740 violations.
    elapsed time = 00:00:24, memory = 4274.59 (MB).
    Completing 20% with 7740 violations.
    elapsed time = 00:00:55, memory = 4268.15 (MB).
    Completing 30% with 6153 violations.
    elapsed time = 00:01:16, memory = 4401.18 (MB).
    Completing 40% with 6153 violations.
    elapsed time = 00:01:48, memory = 4392.97 (MB).
    Completing 50% with 6153 violations.
    elapsed time = 00:02:12, memory = 4071.70 (MB).
    Completing 60% with 4421 violations.
    elapsed time = 00:02:41, memory = 4389.22 (MB).
    Completing 70% with 4421 violations.
    elapsed time = 00:03:11, memory = 4383.29 (MB).
    Completing 80% with 2746 violations.
    elapsed time = 00:03:31, memory = 4472.04 (MB).
    Completing 90% with 2746 violations.
    elapsed time = 00:04:02, memory = 4399.54 (MB).
    Completing 100% with 1086 violations.
    elapsed time = 00:04:26, memory = 4091.53 (MB).
[INFO DRT-0199]   Number of violations = 1158.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5
CutSpcTbl            0      0      0      0     19      0     13      0      1
EOL                  0    108      0      6      0      6      0      1      0
Metal Spacing       41     22      0    169      0      6      0      1      0
Recheck              2     34      0     29      0      7      0      0      0
Short                0     51      1     44      0     10      0      0      0
eolKeepOut           0    525      0     26      0     30      0      6      0
[INFO DRT-0267] cpu time = 00:17:09, elapsed time = 00:04:27, memory = 4069.84 (MB), peak = 4593.98 (MB)
Total wire length = 170803 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25801 um.
Total wire length on LAYER M3 = 49316 um.
Total wire length on LAYER M4 = 39688 um.
Total wire length on LAYER M5 = 25999 um.
Total wire length on LAYER M6 = 19936 um.
Total wire length on LAYER M7 = 10061 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 292810.
Up-via summary (total 292810):

-----------------
 Active         0
     M1     82296
     M2    137671
     M3     46437
     M4     17389
     M5      6731
     M6      2286
     M7         0
     M8         0
     M9         0
-----------------
           292810


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1158 violations.
    elapsed time = 00:00:18, memory = 4396.11 (MB).
    Completing 20% with 1158 violations.
    elapsed time = 00:00:38, memory = 4401.01 (MB).
    Completing 30% with 1039 violations.
    elapsed time = 00:00:53, memory = 4435.82 (MB).
    Completing 40% with 1039 violations.
    elapsed time = 00:01:16, memory = 4446.90 (MB).
    Completing 50% with 1039 violations.
    elapsed time = 00:01:37, memory = 4069.99 (MB).
    Completing 60% with 989 violations.
    elapsed time = 00:01:56, memory = 4410.30 (MB).
    Completing 70% with 989 violations.
    elapsed time = 00:02:16, memory = 4397.15 (MB).
    Completing 80% with 920 violations.
    elapsed time = 00:02:34, memory = 4458.25 (MB).
    Completing 90% with 920 violations.
    elapsed time = 00:02:52, memory = 4445.36 (MB).
    Completing 100% with 893 violations.
    elapsed time = 00:03:08, memory = 4070.00 (MB).
[INFO DRT-0199]   Number of violations = 924.
Viol/Layer          M1     M2     M3     V3     M4     V4     V5     V6
CutSpcTbl            0      0      0     20      0      9      1      1
EOL                  0    102      1      0     11      0      0      0
Metal Spacing       35     20    127      0      5      0      0      0
Recheck              1     21      9      0      1      0      0      0
Short                0     36     34      0      9      0      0      0
eolKeepOut           0    438      1      0     42      0      0      0
[INFO DRT-0267] cpu time = 00:11:57, elapsed time = 00:03:09, memory = 4070.00 (MB), peak = 4593.98 (MB)
Total wire length = 170682 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25741 um.
Total wire length on LAYER M3 = 49259 um.
Total wire length on LAYER M4 = 39663 um.
Total wire length on LAYER M5 = 26059 um.
Total wire length on LAYER M6 = 19915 um.
Total wire length on LAYER M7 = 10042 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 292307.
Up-via summary (total 292307):

-----------------
 Active         0
     M1     82292
     M2    137060
     M3     46267
     M4     17548
     M5      6797
     M6      2343
     M7         0
     M8         0
     M9         0
-----------------
           292307


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 924 violations.
    elapsed time = 00:00:07, memory = 4376.33 (MB).
    Completing 20% with 924 violations.
    elapsed time = 00:00:15, memory = 4413.45 (MB).
    Completing 30% with 706 violations.
    elapsed time = 00:00:21, memory = 4448.26 (MB).
    Completing 40% with 706 violations.
    elapsed time = 00:00:27, memory = 4441.81 (MB).
    Completing 50% with 706 violations.
    elapsed time = 00:00:35, memory = 4070.06 (MB).
    Completing 60% with 453 violations.
    elapsed time = 00:00:42, memory = 4416.55 (MB).
    Completing 70% with 453 violations.
    elapsed time = 00:00:48, memory = 4387.41 (MB).
    Completing 80% with 255 violations.
    elapsed time = 00:00:55, memory = 4401.34 (MB).
    Completing 90% with 255 violations.
    elapsed time = 00:01:02, memory = 4380.97 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:01:09, memory = 4070.06 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer          M1     M2     M3
EOL                  0      3      1
Metal Spacing        3      1     12
Short                0      5      5
eolKeepOut           0      9      3
[INFO DRT-0267] cpu time = 00:04:21, elapsed time = 00:01:09, memory = 4070.06 (MB), peak = 4593.98 (MB)
Total wire length = 170709 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25467 um.
Total wire length on LAYER M3 = 49148 um.
Total wire length on LAYER M4 = 39920 um.
Total wire length on LAYER M5 = 26184 um.
Total wire length on LAYER M6 = 19949 um.
Total wire length on LAYER M7 = 10039 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 292405.
Up-via summary (total 292405):

-----------------
 Active         0
     M1     82292
     M2    136346
     M3     46771
     M4     17777
     M5      6877
     M6      2342
     M7         0
     M8         0
     M9         0
-----------------
           292405


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 4070.06 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:02, memory = 4451.87 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:03, memory = 4070.06 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:04, memory = 4448.52 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:06, memory = 4070.06 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:07, memory = 4381.49 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:08, memory = 4446.46 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:09, memory = 4070.06 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:10, memory = 4417.07 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:11, memory = 4070.06 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:11, memory = 4070.06 (MB), peak = 4593.98 (MB)
Total wire length = 170714 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25461 um.
Total wire length on LAYER M3 = 49141 um.
Total wire length on LAYER M4 = 39926 um.
Total wire length on LAYER M5 = 26194 um.
Total wire length on LAYER M6 = 19952 um.
Total wire length on LAYER M7 = 10037 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 292404.
Up-via summary (total 292404):

-----------------
 Active         0
     M1     82292
     M2    136313
     M3     46790
     M4     17790
     M5      6879
     M6      2340
     M7         0
     M8         0
     M9         0
-----------------
           292404


[INFO DRT-0195] Start 5th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:02, memory = 4387.93 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 4413.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:04, memory = 4413.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:05, memory = 4297.96 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:07, memory = 4354.16 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:08, memory = 4377.11 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:10, memory = 4398.76 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:11, memory = 4426.61 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:13, memory = 4426.61 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:15, memory = 4070.06 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:15, memory = 4070.06 (MB), peak = 4593.98 (MB)
Total wire length = 170714 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25461 um.
Total wire length on LAYER M3 = 49141 um.
Total wire length on LAYER M4 = 39926 um.
Total wire length on LAYER M5 = 26194 um.
Total wire length on LAYER M6 = 19952 um.
Total wire length on LAYER M7 = 10037 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 292403.
Up-via summary (total 292403):

-----------------
 Active         0
     M1     82292
     M2    136312
     M3     46790
     M4     17790
     M5      6879
     M6      2340
     M7         0
     M8         0
     M9         0
-----------------
           292403


[INFO DRT-0198] Complete detail routing.
Total wire length = 170714 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25461 um.
Total wire length on LAYER M3 = 49141 um.
Total wire length on LAYER M4 = 39926 um.
Total wire length on LAYER M5 = 26194 um.
Total wire length on LAYER M6 = 19952 um.
Total wire length on LAYER M7 = 10037 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 292403.
Up-via summary (total 292403):

-----------------
 Active         0
     M1     82292
     M2    136312
     M3     46790
     M4     17790
     M5      6879
     M6      2340
     M7         0
     M8         0
     M9         0
-----------------
           292403


[INFO DRT-0267] cpu time = 00:51:27, elapsed time = 00:13:33, memory = 4070.06 (MB), peak = 4593.98 (MB)

[INFO DRT-0180] Post processing.
Took 910 seconds: detailed_route -output_drc ./reports/asap7/aes_secworks/base/5_route_drc.rpt -output_maze ./results/asap7/aes_secworks/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 15:23.43[h:]min:sec. CPU time: user 3391.58 sys 108.10 (378%). Peak memory: 4704232KB.
