#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 20 00:19:13 2020
# Process ID: 16905
# Current directory: /home/caohy/tpu/tpu.runs/synth_1
# Command line: vivado -log tpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tpu.tcl
# Log file: /home/caohy/tpu/tpu.runs/synth_1/tpu.vds
# Journal file: /home/caohy/tpu/tpu.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tpu.tcl -notrace
Command: synth_design -top tpu -part xcvu9p-flga2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2643.816 ; gain = 171.715 ; free physical = 57730 ; free virtual = 61968
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tpu' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/tpu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/axis_fifo_t_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t' (1#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/axis_fifo_t_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_t8' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/axis_fifo_t8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_t8' (2#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/axis_fifo_t8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'layer1' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_transmit' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:21]
INFO: [Synth 8-6157] synthesizing module 'crc_generator' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc_generator.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc_generator.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc_generator.sv:94]
INFO: [Synth 8-6157] synthesizing module 'crc24_insert_1bit' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc24_insert_1bit.v:21]
INFO: [Synth 8-6157] synthesizing module 'crc24_calc_1bit' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc24_calc_1bit.v:21]
	Parameter CRC_INIT_VALUE bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'crc24_calc_1bit' (3#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc24_calc_1bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'crc24_insert_1bit' (4#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc24_insert_1bit.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc_generator.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'crc_generator' (5#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc_generator.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rs_encoder' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/rs_encoder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_encoder' (6#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/rs_encoder_stub.v:6]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:101]
INFO: [Synth 8-6157] synthesizing module 'interleaver' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/interleaver.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/interleaver.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/interleaver.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'interleaver' (7#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/interleaver.sv:21]
INFO: [Synth 8-6157] synthesizing module 'scrambler' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv:128]
WARNING: [Synth 8-6014] Unused sequential element msb_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv:102]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (8#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/scrambler.sv:21]
INFO: [Synth 8-6157] synthesizing module 'qam' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:177]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:211]
WARNING: [Synth 8-6014] Unused sequential element qam_input_reg was removed. 
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tvalid_reg' into 'm_axis_outputI_tvalid_reg' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:244]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tlast_reg' into 'm_axis_outputI_tlast_reg' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:255]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tvalid_8_reg' into 'm_axis_outputI_tvalid_8_reg' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:264]
INFO: [Synth 8-4471] merging register 'm_axis_outputQ_tlast_8_reg' into 'm_axis_outputI_tlast_8_reg' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:275]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tvalid_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:244]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tlast_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:255]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tvalid_8_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:264]
WARNING: [Synth 8-6014] Unused sequential element m_axis_outputQ_tlast_8_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'qam' (9#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/qam.sv:21]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:101]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:101]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:101]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:101]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:101]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:101]
WARNING: [Synth 8-7023] instance 'rs_encoder' of module 'rs_encoder' has 12 connections declared, but only 10 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:101]
INFO: [Synth 8-6157] synthesizing module 'mac_block' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:41]
INFO: [Synth 8-5859] Recognized 3D RAM crc_data_in_reg. This will most likely be implemented in Block/Distributed/Ultra RAMs.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'mac_block' (10#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_block.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'layer1_transmit' (11#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_transmit.sv:21]
INFO: [Synth 8-6157] synthesizing module 'layer1_receive' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:21]
INFO: [Synth 8-6157] synthesizing module 'eqam' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:154]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element axi_inI_i_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:111]
WARNING: [Synth 8-6014] Unused sequential element Isymbol_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element axi_inQ_i_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:117]
WARNING: [Synth 8-6014] Unused sequential element Qsymbol_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'eqam' (12#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:21]
INFO: [Synth 8-6157] synthesizing module 'descrambler' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/descrambler.sv:21]
WARNING: [Synth 8-6014] Unused sequential element msb_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/descrambler.sv:103]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/descrambler.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'descrambler' (13#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/descrambler.sv:21]
INFO: [Synth 8-6157] synthesizing module 'deintrlv' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/deintrlv.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'deintrlv' (14#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/deintrlv.sv:21]
INFO: [Synth 8-6157] synthesizing module 'rs_decoder' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/rs_decoder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_decoder' (15#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/rs_decoder_stub.v:6]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
INFO: [Synth 8-6157] synthesizing module 'crc_detector' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc_detector.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'crc_detector' (16#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/crc_detector.sv:21]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
WARNING: [Synth 8-7023] instance 'rs_decoder' of module 'rs_decoder' has 16 connections declared, but only 11 given [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:128]
INFO: [Synth 8-6157] synthesizing module 'mac_deblock' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_deblock.sv:21]
WARNING: [Synth 8-5856] 3D RAM de_crc_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'mac_deblock' (17#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/mac_deblock.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'layer1_receive' (18#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1_receive.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (19#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/layer1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/radio.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_transmit' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/radio_transmit.sv:21]
INFO: [Synth 8-6157] synthesizing module 'inter2' [/home/caohy/tpu/tpu.srcs/sources_1/new/inter2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'inter2' (20#1) [/home/caohy/tpu/tpu.srcs/sources_1/new/inter2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'duc' [/home/caohy/tpu/tpu.srcs/sources_1/new/duc.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_i' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_i' (21#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/dds_125m_i_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_125m_q' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_125m_q' (22#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/dds_125m_q_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_duc' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_duc' (23#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/mult_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_duc' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_duc' (24#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/sub_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_duc' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_duc' (25#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/add_duc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'duc_out_fifo' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/duc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'duc_out_fifo' (26#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/duc_out_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tvalid_I3_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/new/duc.sv:42]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tvalid_Q3_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/new/duc.sv:45]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_I2_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/new/duc.sv:48]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_I3_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/new/duc.sv:49]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_Q2_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/new/duc.sv:51]
WARNING: [Synth 8-6014] Unused sequential element s_axis_data_tlast_Q3_reg was removed.  [/home/caohy/tpu/tpu.srcs/sources_1/new/duc.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'duc' (27#1) [/home/caohy/tpu/tpu.srcs/sources_1/new/duc.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'radio_transmit' (28#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/radio_transmit.sv:21]
INFO: [Synth 8-6157] synthesizing module 'radio_receive' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/ddc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dds_ri' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/dds_ri_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_ri' (29#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/dds_ri_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dds_rq' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/dds_rq_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_rq' (30#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/dds_rq_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_ddc' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/mult_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_ddc' (31#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/mult_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'add_ddc' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/add_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'add_ddc' (32#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/add_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sub_ddc' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/sub_ddc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sub_ddc' (33#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/sub_ddc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ddc_out_fifo' [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/ddc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddc_out_fifo' (34#1) [/home/caohy/tpu/tpu.runs/synth_1/.Xil/Vivado-16905-ubuntu/realtime/ddc_out_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddc' (35#1) [/home/caohy/tpu/tpu.srcs/sources_1/new/ddc.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_I' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_Q' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:69]
INFO: [Synth 8-6157] synthesizing module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/dec2.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'dec2' (36#1) [/home/caohy/tpu/tpu.srcs/sources_1/new/dec2.sv:22]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:91]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_I' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_Q' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:91]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_I' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_Q' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:91]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_I' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_Q' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:91]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_I' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_Q' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:91]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_I' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_Q' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:91]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_I' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_Q' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:91]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_I' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:68]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_data_tdata_ddc_Q' does not match port width (8) of module 'ddc' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:69]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_data_tdata' does not match port width (8) of module 'dec2' [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'radio_receive' (37#1) [/home/caohy/tpu/tpu.srcs/sources_1/new/radio_receive.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'radio' (38#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/radio.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'tpu' (39#1) [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/tpu.sv:22]
WARNING: [Synth 8-3331] design dec2 has unconnected port aclk1
WARNING: [Synth 8-3331] design dec2 has unconnected port reset
WARNING: [Synth 8-3331] design dec2 has unconnected port s_axis_data_tlast
WARNING: [Synth 8-3331] design inter2 has unconnected port aclk
WARNING: [Synth 8-3331] design inter2 has unconnected port reset
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[15]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[14]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[13]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[12]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[11]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[10]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[9]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[8]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[7]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[6]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[5]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[4]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[3]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[2]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[1]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputI_tdata[0]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tvalid
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[15]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[14]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[13]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[12]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[11]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[10]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[9]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[8]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[7]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[6]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[5]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[4]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[3]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[2]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[1]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tdata[0]
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tlast
WARNING: [Synth 8-3331] design eqam has unconnected port s_axis_inputQ_tlast_8
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_error[0]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_error[1]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_error[2]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_error[3]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_error[4]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_error[5]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_error[6]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_error[7]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_right[0]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_right[1]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_right[2]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_right[3]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_right[4]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_right[5]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_right[6]
WARNING: [Synth 8-3331] design mac_deblock has unconnected port event_s_right[7]
WARNING: [Synth 8-3331] design qam has unconnected port m_axis_outputQ_tready
WARNING: [Synth 8-3331] design qam has unconnected port m_axis_outputQ_tready_8
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3100.816 ; gain = 628.715 ; free physical = 57385 ; free virtual = 61631
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3114.691 ; gain = 642.590 ; free physical = 57470 ; free virtual = 61717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3114.691 ; gain = 642.590 ; free physical = 57470 ; free virtual = 61717
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3306.535 ; gain = 0.000 ; free physical = 57058 ; free virtual = 61305
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/ddc_out_fifo/ddc_out_fifo/axis_fifo_t8_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/ddc_out_fifo_Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/sub_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/sub_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/sub_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/sub_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/sub_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/sub_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/sub_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/sub_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_ddc/sub_ddc/sub_duc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/sub_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/mult_ddc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/mult_ddc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/mult_ddc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/mult_ddc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/mult_ddc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/mult_ddc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/mult_ddc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_ddc/mult_ddc/mult_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/mult_ddc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/add_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/add_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/add_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/add_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/add_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/add_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/add_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/add_ddc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_ddc/add_ddc/add_ddc_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/add_ddc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/dds_rq'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/dds_rq'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/dds_rq'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/dds_rq'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/dds_rq'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/dds_rq'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/dds_rq'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/dds_rq'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_rq/dds_rq/dds_rq_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/dds_rq'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[0].rs_decoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[0].rs_decoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[1].rs_decoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[1].rs_decoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[2].rs_decoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[2].rs_decoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[3].rs_decoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[3].rs_decoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[4].rs_decoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[4].rs_decoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[5].rs_decoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[5].rs_decoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[6].rs_decoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[6].rs_decoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[7].rs_decoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_decoder/rs_decoder/rs_decoder_in_context.xdc] for cell 'layer1/layer1_receive/layer1_receive_lane[7].rs_decoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[1].rs_encoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[2].rs_encoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[2].rs_encoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[3].rs_encoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[3].rs_encoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[4].rs_encoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[4].rs_encoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[5].rs_encoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[5].rs_encoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[6].rs_encoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[6].rs_encoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[7].rs_encoder'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/rs_encoder/rs_encoder/rs_encoder_in_context.xdc] for cell 'layer1/layer1_transmit/layer1_transmit_lane[7].rs_encoder'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[0].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[0].axis_fifo_tI'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[0].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[0].axis_fifo_tQ'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[1].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[1].axis_fifo_tI'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[1].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[1].axis_fifo_tQ'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[2].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[2].axis_fifo_tI'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[2].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[2].axis_fifo_tQ'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[3].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[3].axis_fifo_tI'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[3].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[3].axis_fifo_tQ'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[4].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[4].axis_fifo_tI'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[4].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[4].axis_fifo_tQ'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[5].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[5].axis_fifo_tI'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[5].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[5].axis_fifo_tQ'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[6].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[6].axis_fifo_tI'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[6].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[6].axis_fifo_tQ'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[7].axis_fifo_tI'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[7].axis_fifo_tI'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[7].axis_fifo_tQ'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t/axis_fifo_t/axis_fifo_t_in_context.xdc] for cell 'buffer[7].axis_fifo_tQ'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/sub_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/sub_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/sub_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/sub_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/sub_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/sub_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/sub_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/sub_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/sub_duc/sub_duc/sub_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/sub_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/dds_125m_q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/dds_125m_q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/dds_125m_q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/dds_125m_q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/dds_125m_q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/dds_125m_q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/dds_125m_q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/dds_125m_q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_q/dds_125m_q/dds_125m_q_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/dds_125m_q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_cos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/duc_out_fifo/duc_out_fifo/duc_out_fifo_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/duc_out_fifo_sin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[0].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[0].axis_fifo_t8I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[0].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[0].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[1].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[1].axis_fifo_t8I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[1].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[1].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[2].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[2].axis_fifo_t8I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[2].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[2].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[3].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[3].axis_fifo_t8I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[3].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[3].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[4].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[4].axis_fifo_t8I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[4].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[4].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[5].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[5].axis_fifo_t8I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[5].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[5].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[6].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[6].axis_fifo_t8I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[6].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[6].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[7].axis_fifo_t8I'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[7].axis_fifo_t8I'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[7].axis_fifo_t8Q'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/axis_fifo_t8/axis_fifo_t8/axis_fifo_t8_in_context.xdc] for cell 'buffer[7].axis_fifo_t8Q'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/dds_125m_i'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/dds_125m_i'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/dds_125m_i'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/dds_125m_i'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/dds_125m_i'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/dds_125m_i'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/dds_125m_i'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/dds_125m_i'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_125m_i/dds_125m_i/dds_125m_i_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/dds_125m_i'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/mult_duc_coscos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/mult_duc_coscos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/mult_duc_sinsin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/mult_duc_sinsin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/mult_duc_sincos'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/mult_duc_sincos'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/mult_duc_cossin'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/mult_duc/mult_duc/mult_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/mult_duc_cossin'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/add_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[0].duc/add_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/add_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[1].duc/add_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/add_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[2].duc/add_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/add_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[3].duc/add_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/add_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[4].duc/add_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/add_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[5].duc/add_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/add_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[6].duc/add_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/add_duc'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/add_duc/add_duc/add_duc_in_context.xdc] for cell 'radio/radio_transmit/radio_transmit[7].duc/add_duc'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[0].ddc/dds_ri'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[1].ddc/dds_ri'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[2].ddc/dds_ri'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[3].ddc/dds_ri'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[4].ddc/dds_ri'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[5].ddc/dds_ri'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[6].ddc/dds_ri'
Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/dds_ri'
Finished Parsing XDC File [/home/caohy/tpu/tpu.srcs/sources_1/ip/dds_ri/dds_ri/dds_ri_in_context.xdc] for cell 'radio/radio_receive/radio_receive[7].ddc/dds_ri'
Parsing XDC File [/home/caohy/tpu/tpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caohy/tpu/tpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4067.270 ; gain = 0.000 ; free physical = 56418 ; free virtual = 60680
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4067.270 ; gain = 0.000 ; free physical = 56412 ; free virtual = 60675
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 4067.270 ; gain = 1595.168 ; free physical = 57397 ; free virtual = 61660
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 4067.270 ; gain = 1595.168 ; free physical = 57396 ; free virtual = 61660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /ddc_out_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /ddc_out_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /ddc_out_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /ddc_out_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /ddc_out_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /ddc_out_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /ddc_out_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /ddc_out_fifo_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /ddc_out_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /ddc_out_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /ddc_out_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /ddc_out_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /ddc_out_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /ddc_out_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /ddc_out_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /ddc_out_fifo_Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /sub_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /sub_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /sub_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /sub_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /sub_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /sub_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /sub_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /sub_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /mult_ddc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /mult_ddc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /mult_ddc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /mult_ddc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /mult_ddc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /mult_ddc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /mult_ddc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /mult_ddc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /mult_ddc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /mult_ddc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /mult_ddc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /mult_ddc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /mult_ddc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /mult_ddc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /mult_ddc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /mult_ddc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /mult_ddc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /mult_ddc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /mult_ddc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /mult_ddc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /mult_ddc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /mult_ddc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /mult_ddc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /mult_ddc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /mult_ddc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /mult_ddc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /mult_ddc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /mult_ddc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /mult_ddc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /mult_ddc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /mult_ddc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /mult_ddc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /add_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /add_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /add_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /add_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /add_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /add_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /add_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /add_ddc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /dds_rq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /dds_rq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /dds_rq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /dds_rq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /dds_rq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /dds_rq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /dds_rq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /dds_rq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_receive/\layer1_receive_lane[0].rs_decoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_receive/\layer1_receive_lane[1].rs_decoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_receive/\layer1_receive_lane[2].rs_decoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_receive/\layer1_receive_lane[3].rs_decoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_receive/\layer1_receive_lane[4].rs_decoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_receive/\layer1_receive_lane[5].rs_decoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_receive/\layer1_receive_lane[6].rs_decoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_receive/\layer1_receive_lane[7].rs_decoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_transmit/\layer1_transmit_lane[0].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_transmit/\layer1_transmit_lane[1].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_transmit/\layer1_transmit_lane[2].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_transmit/\layer1_transmit_lane[3].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_transmit/\layer1_transmit_lane[4].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_transmit/\layer1_transmit_lane[5].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_transmit/\layer1_transmit_lane[6].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for layer1/layer1_transmit/\layer1_transmit_lane[7].rs_encoder . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[0].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[0].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[1].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[1].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[2].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[2].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[3].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[3].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[4].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[4].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[5].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[5].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[6].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[6].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[7].axis_fifo_tI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[7].axis_fifo_tQ . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /sub_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /dds_125m_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /duc_out_fifo_cos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /duc_out_fifo_sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[0].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[0].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[1].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[1].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[2].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[2].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[3].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[3].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[4].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[4].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[5].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[5].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[6].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[6].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[7].axis_fifo_t8I . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \buffer[7].axis_fifo_t8Q . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /dds_125m_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /mult_duc_coscos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /mult_duc_cossin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /mult_duc_sincos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /mult_duc_sinsin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[0].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[1].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[2].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[3].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[4].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[5].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[6].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_transmit/\radio_transmit[7].duc /add_duc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[0].ddc /dds_ri. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[1].ddc /dds_ri. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[2].ddc /dds_ri. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[3].ddc /dds_ri. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[4].ddc /dds_ri. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[5].ddc /dds_ri. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[6].ddc /dds_ri. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for radio/radio_receive/\radio_receive[7].ddc /dds_ri. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 4067.270 ; gain = 1595.168 ; free physical = 57371 ; free virtual = 61635
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_out_state_reg' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[0].tready_state_reg[0]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[1].tready_state_reg[1]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[2].tready_state_reg[2]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[3].tready_state_reg[3]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[4].tready_state_reg[4]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[5].tready_state_reg[5]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[6].tready_state_reg[6]' in module 'mac_deblock'
INFO: [Synth 8-802] inferred FSM for state register 'tready_process[7].tready_state_reg[7]' in module 'mac_deblock'
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "qam_gray_bin" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mac_block:/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_generator:/crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "scrambler:/rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                 0000000000000000
                  iSTATE |                              010 |                 0000000000000001
                 iSTATE1 |                              100 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_out_state_reg' using encoding 'one-hot' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[0].tready_state_reg[0]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[1].tready_state_reg[1]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[2].tready_state_reg[2]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[3].tready_state_reg[3]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[4].tready_state_reg[4]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[5].tready_state_reg[5]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[6].tready_state_reg[6]' using encoding 'sequential' in module 'mac_deblock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                 0000000000000000
                  iSTATE |                               01 |                 0000000000000001
                 iSTATE0 |                               10 |                 0000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tready_process[7].tready_state_reg[7]' using encoding 'sequential' in module 'mac_deblock'
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[340].qam_gray_bin_reg[340]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[339].qam_gray_bin_reg[339]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[338].qam_gray_bin_reg[338]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[337].qam_gray_bin_reg[337]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[336].qam_gray_bin_reg[336]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[335].qam_gray_bin_reg[335]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[334].qam_gray_bin_reg[334]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[333].qam_gray_bin_reg[333]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[332].qam_gray_bin_reg[332]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[331].qam_gray_bin_reg[331]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[330].qam_gray_bin_reg[330]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[329].qam_gray_bin_reg[329]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[328].qam_gray_bin_reg[328]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[327].qam_gray_bin_reg[327]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[326].qam_gray_bin_reg[326]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[325].qam_gray_bin_reg[325]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[324].qam_gray_bin_reg[324]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[323].qam_gray_bin_reg[323]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[322].qam_gray_bin_reg[322]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[321].qam_gray_bin_reg[321]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[320].qam_gray_bin_reg[320]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[319].qam_gray_bin_reg[319]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[318].qam_gray_bin_reg[318]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[317].qam_gray_bin_reg[317]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[316].qam_gray_bin_reg[316]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[315].qam_gray_bin_reg[315]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[314].qam_gray_bin_reg[314]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[313].qam_gray_bin_reg[313]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[312].qam_gray_bin_reg[312]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[311].qam_gray_bin_reg[311]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[310].qam_gray_bin_reg[310]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[309].qam_gray_bin_reg[309]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[308].qam_gray_bin_reg[308]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[307].qam_gray_bin_reg[307]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[306].qam_gray_bin_reg[306]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[305].qam_gray_bin_reg[305]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[304].qam_gray_bin_reg[304]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[303].qam_gray_bin_reg[303]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[302].qam_gray_bin_reg[302]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[301].qam_gray_bin_reg[301]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[300].qam_gray_bin_reg[300]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[299].qam_gray_bin_reg[299]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[298].qam_gray_bin_reg[298]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[297].qam_gray_bin_reg[297]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[296].qam_gray_bin_reg[296]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[295].qam_gray_bin_reg[295]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[294].qam_gray_bin_reg[294]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[293].qam_gray_bin_reg[293]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[292].qam_gray_bin_reg[292]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[291].qam_gray_bin_reg[291]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[290].qam_gray_bin_reg[290]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[289].qam_gray_bin_reg[289]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[288].qam_gray_bin_reg[288]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[287].qam_gray_bin_reg[287]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[286].qam_gray_bin_reg[286]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[285].qam_gray_bin_reg[285]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[284].qam_gray_bin_reg[284]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[283].qam_gray_bin_reg[283]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[282].qam_gray_bin_reg[282]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[281].qam_gray_bin_reg[281]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[280].qam_gray_bin_reg[280]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[279].qam_gray_bin_reg[279]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[278].qam_gray_bin_reg[278]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[277].qam_gray_bin_reg[277]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[276].qam_gray_bin_reg[276]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[275].qam_gray_bin_reg[275]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[274].qam_gray_bin_reg[274]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[273].qam_gray_bin_reg[273]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[272].qam_gray_bin_reg[272]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[271].qam_gray_bin_reg[271]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[270].qam_gray_bin_reg[270]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[269].qam_gray_bin_reg[269]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[268].qam_gray_bin_reg[268]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[267].qam_gray_bin_reg[267]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[266].qam_gray_bin_reg[266]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[265].qam_gray_bin_reg[265]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[264].qam_gray_bin_reg[264]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[263].qam_gray_bin_reg[263]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[262].qam_gray_bin_reg[262]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[261].qam_gray_bin_reg[261]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[260].qam_gray_bin_reg[260]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[259].qam_gray_bin_reg[259]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[258].qam_gray_bin_reg[258]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[257].qam_gray_bin_reg[257]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[256].qam_gray_bin_reg[256]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[255].qam_gray_bin_reg[255]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[254].qam_gray_bin_reg[254]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[253].qam_gray_bin_reg[253]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[252].qam_gray_bin_reg[252]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[251].qam_gray_bin_reg[251]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[250].qam_gray_bin_reg[250]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[249].qam_gray_bin_reg[249]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[248].qam_gray_bin_reg[248]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[247].qam_gray_bin_reg[247]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[246].qam_gray_bin_reg[246]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[245].qam_gray_bin_reg[245]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[244].qam_gray_bin_reg[244]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[243].qam_gray_bin_reg[243]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[242].qam_gray_bin_reg[242]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'qam_gray_bin_process[241].qam_gray_bin_reg[241]' [/home/caohy/tpu/tpu.srcs/sources_1/imports/tpu.srcs/eqam.sv:144]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "descrambler:/descrambler_dat_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "crc_detector:/axi_datin_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:56 ; elapsed = 00:02:42 . Memory (MB): peak = 4067.270 ; gain = 1595.168 ; free physical = 51509 ; free virtual = 55786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |logic__348_interleaver__GD |           1|     42840|
|2     |interleaver__GBM1          |           1|     37164|
|3     |interleaver__GBM2          |           1|     17279|
|4     |qam__GBM0                  |           1|     50222|
|5     |qam__GBM1                  |           1|     44880|
|6     |qam__GBM2                  |           1|     27466|
|7     |layer1_transmit__GC0       |           1|      9486|
|8     |mac_deblock__GB0           |           1|     30195|
|9     |muxpart__1938_mac_deblock  |           1|     15111|
|10    |muxpart__1939_mac_deblock  |           1|     15098|
|11    |mac_deblock__GB3           |           1|     30212|
|12    |mac_deblock__GB4           |           1|     31428|
|13    |mac_deblock__GB5           |           1|     35098|
|14    |mac_deblock__GB6           |           1|     34697|
|15    |mac_deblock__GB7           |           1|     13655|
|16    |eqam__GBM0                 |           1|     36118|
|17    |eqam__GBM1                 |           1|      9134|
|18    |eqam__GBM2                 |           1|      5061|
|19    |eqam__GBM3                 |           1|     12684|
|20    |logic__12170_deintrlv__GD  |           1|     42840|
|21    |deintrlv__GBM1             |           1|     37164|
|22    |deintrlv__GBM2             |           1|     17222|
|23    |layer1_receive__GC0        |           1|     13609|
|24    |radio_receive__GB0         |           1|     20836|
|25    |radio_receive__GB1         |           1|     11108|
|26    |radio_receive__GB2         |           1|     11568|
|27    |radio_transmit             |           1|      6688|
|28    |tpu__GC0                   |           1|       481|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 112   
	   2 Input     11 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 48    
	   2 Input      8 Bit       Adders := 249   
	   2 Input      6 Bit       Adders := 5440  
	   2 Input      5 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 48    
+---XORs : 
	   2 Input      1 Bit         XORs := 240   
+---Registers : 
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               16 Bit    Registers := 200   
	               15 Bit    Registers := 16    
	               11 Bit    Registers := 129   
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 9697  
	                6 Bit    Registers := 2720  
	                5 Bit    Registers := 16    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 137   
	                1 Bit    Registers := 594   
+---RAMs : 
	               1K Bit         RAMs := 64    
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 24    
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 48    
	   4 Input     16 Bit        Muxes := 48    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 152   
	   8 Input      8 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 16    
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 16320 
	   2 Input      2 Bit        Muxes := 580   
	   4 Input      2 Bit        Muxes := 137   
	   8 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1509  
	   4 Input      1 Bit        Muxes := 305   
	   3 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module interleaver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module qam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 340   
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module mac_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 17    
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 17    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---RAMs : 
	               1K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 17    
Module crc24_calc_1bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module scrambler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module mac_deblock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1888  
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 89    
	   3 Input      1 Bit        Muxes := 9     
Module eqam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 340   
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 936   
	                6 Bit    Registers := 340   
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2040  
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 4     
Module deintrlv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   2040 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 3     
Module descrambler__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module descrambler__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module descrambler__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module descrambler__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module descrambler__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module descrambler__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module descrambler__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module descrambler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module crc24_calc_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module crc24_insert_1bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module crc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module crc_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
Module inter2__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module inter2__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module duc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module inter2__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module inter2__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module duc__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module inter2__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module inter2__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module duc__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module inter2__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module inter2__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module duc__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module inter2__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module inter2__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module duc__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module inter2__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module inter2__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module duc__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module inter2__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module inter2__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module duc__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module inter2__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module inter2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module duc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module ddc__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module ddc__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module ddc__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module ddc__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module ddc__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module dec2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ddc__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module dec2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ddc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module ddc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module dec2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dec2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][15]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][14]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][13]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][12]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][11]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][10]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][9]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][8]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][7]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][6]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][5]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][4]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][3]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][2]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][1]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[0][0]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][15]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][14]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][13]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][12]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][11]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][10]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][9]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][8]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][7]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][6]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][5]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][4]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][3]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][2]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][1]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[1][0]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][15]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][14]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][13]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][12]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][11]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][10]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][9]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][8]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][7]
WARNING: [Synth 8-3331] design tpu has unconnected port s_axis_inputI_tdata[2][6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[0][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[1][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[2][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[3][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[4][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[5][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[6][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/mac_block/crc_data_in_reg[7][197]" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[0].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[1].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[2].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[3].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[4].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[5].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[6].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator /crc_data_out_reg" of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator /crc_data_in_reg" of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "layer1_transmiti_49/\layer1_transmit_lane[7].scrambler /rand_data_reg" of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][15]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][14]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][12]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][13]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][8]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][9]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][10]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][11]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][2]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][3]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][6]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][7]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][4]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[6].axi_out_state_reg[6][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/mac_block/\mac_block[6].axi_out_state_reg[6][5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][15]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][14]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][12]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][13]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][8]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][9]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][10]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][11]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][2]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][3]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][6]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][7]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][4]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[5].axi_out_state_reg[5][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/mac_block/\mac_block[5].axi_out_state_reg[5][5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][15]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][14]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][12]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][13]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][8]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][9]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][10]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][11]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][2]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][3]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][6]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][7]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][4]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[4].axi_out_state_reg[4][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/mac_block/\mac_block[4].axi_out_state_reg[4][5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][15]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][14]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][12]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][13]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][8]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][9]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][10]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][11]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][2]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][3]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][6]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][7]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][4]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[3].axi_out_state_reg[3][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/mac_block/\mac_block[3].axi_out_state_reg[3][5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][15]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][14]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][12]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][13]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][8]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][9]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][10]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][11]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][2]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][3]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][6]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][7]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][4]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[2].axi_out_state_reg[2][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/mac_block/\mac_block[2].axi_out_state_reg[2][5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][15]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][14]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][12]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][13]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][8]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][9]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][10]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][11]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][2]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][3]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][6]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][7]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][4]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[1].axi_out_state_reg[1][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/mac_block/\mac_block[1].axi_out_state_reg[1][5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][15]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][14]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][12]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][13]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][8]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][9]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][10]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][11]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][2]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][3]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][6]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][7]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][4]' (FDRE) to 'layer1_transmiti_49/mac_block/mac_block[0].axi_out_state_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/mac_block/\mac_block[0].axi_out_state_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[8]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[9]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[10]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[11]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[12]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[13]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[14]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[7].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[7].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[6].scrambler/axi_in_i_reg[8]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[6].scrambler/axi_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer1_transmiti_49/layer1_transmit_lane[6].scrambler/axi_in_i_reg[9]' (FDR) to 'layer1_transmiti_49/layer1_transmit_lane[6].scrambler/axi_in_i_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[6].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[5].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[4].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[3].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[2].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[1].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[0].scrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[7].scrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[7].scrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[6].scrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[6].scrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[5].scrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[5].scrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[4].scrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[4].scrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[3].scrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[3].scrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[2].scrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[2].scrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[1].scrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[1].scrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[0].scrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/\layer1_transmit_lane[0].scrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer1_transmiti_49/mac_block/\mac_block[7].axi_out_state_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[7].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[7].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[6].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[6].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[5].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[5].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[4].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[4].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[3].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[3].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[2].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[2].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[1].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[1].duc/ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[0].duc/ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio/radio_transmit /\radio_transmit[0].duc/ram_cos_state_reg[2] )
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2039] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2038] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2037] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2036] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2035] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2033] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2032] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2031] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2030] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2029] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2028] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2027] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2025] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2024] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2023] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2022] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2021] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2020] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2019] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2017] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2016] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2015] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2014] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2013] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2012] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2011] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2009] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2008] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2007] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2006] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2005] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2004] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2003] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2001] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[2000] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1999] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1998] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1997] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1996] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1995] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1993] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1992] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1991] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1990] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1989] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1988] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1987] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1985] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1984] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1983] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1982] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1981] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1980] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1979] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1977] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1976] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1975] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1974] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1973] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1972] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1971] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1969] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1968] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1967] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1966] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1965] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1964] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1963] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1961] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1960] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1959] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1958] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1957] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1956] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1955] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1953] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1952] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1951] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1950] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1949] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1948] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1947] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1945] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1944] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1943] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1942] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1941] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1940] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1939] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1937] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1936] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1935] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1934] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1933] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1932] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1931] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1929] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1928] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1927] driven by constant 0
WARNING: [Synth 8-3917] design interleaver__GBM2 has port p_26_in[1926] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_out_state_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_in_i_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].descrambler/descrambler_dat_reg " of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].crc_detector/crc_generator/crc_data_in_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].crc_detector/axi_datin_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[0].crc_detector/crc_generator/crc_data_out_reg " of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].descrambler/descrambler_dat_reg " of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].crc_detector/crc_generator/crc_data_in_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].crc_detector/axi_datin_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[1].crc_detector/crc_generator/crc_data_out_reg " of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].descrambler/descrambler_dat_reg " of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].crc_detector/crc_generator/crc_data_in_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].crc_detector/axi_datin_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[2].crc_detector/crc_generator/crc_data_out_reg " of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].descrambler/descrambler_dat_reg " of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].crc_detector/crc_generator/crc_data_in_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].crc_detector/axi_datin_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[3].crc_detector/crc_generator/crc_data_out_reg " of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].descrambler/descrambler_dat_reg " of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].crc_detector/crc_generator/crc_data_in_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].crc_detector/axi_datin_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[4].crc_detector/crc_generator/crc_data_out_reg " of size (depth=239 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[5].descrambler/descrambler_dat_reg " of size (depth=255 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[5].crc_detector/crc_generator/crc_data_in_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\layer1_receive_lane[5].crc_detector/axi_datin_reg " of size (depth=236 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM crc_generator/crc_data_in_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[7].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[6].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[5].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[4].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[3].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[2].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[1].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[0].descrambler /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[7].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[7].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[7].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[7].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[6].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[6].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[6].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[6].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[5].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[5].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[5].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[5].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[4].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[4].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[4].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[4].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[3].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[3].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[3].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[3].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[2].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[2].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[2].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[2].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[1].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[1].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[1].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[1].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[0].crc_detector /\axi_out_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[0].crc_detector /\axi_in_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[0].descrambler /\i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer1_receive_lane[0].descrambler /\j_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[1].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[1].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[2].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[2].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[3].ddc /\ram_sin_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[3].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[4].ddc /\ram_sin_state_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\radio_receive[4].ddc /\ram_cos_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\radio_receive[1].ddc /\sin_sub_result8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\radio_receive[1].ddc /\cos_add_result8_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:04:10 . Memory (MB): peak = 4067.270 ; gain = 1595.168 ; free physical = 50965 ; free virtual = 55393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x6          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|qam         | p_0_out    | 64x4          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|eqam        | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
|tpu         | p_0_out    | 64x6          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------+-----------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                 | RTL Object                        | Inference | Size (Depth x Width) | Primitives                                             | 
+------------------------------------------------------------+-----------------------------------+-----------+----------------------+--------------------------------------------------------+
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[0][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[1][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[2][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[3][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[4][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[5][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[6][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[7][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[1].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[1].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[2].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[2].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[3].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[3].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[4].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[4].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[5].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[5].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[6].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[6].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[7].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[7].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[0].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[0].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[0].crc_detector                        | crc_generator/crc_data_in_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[0].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[0].crc_detector                        | crc_generator/crc_data_out_reg    | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|\layer1_receive_lane[1].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[1].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[1].crc_detector                        | crc_generator/crc_data_in_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[1].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[1].crc_detector                        | crc_generator/crc_data_out_reg    | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|\layer1_receive_lane[2].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[2].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[2].crc_detector                        | crc_generator/crc_data_in_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[2].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[2].crc_detector                        | crc_generator/crc_data_out_reg    | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|\layer1_receive_lane[3].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[3].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[3].crc_detector                        | crc_generator/crc_data_in_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[3].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[3].crc_detector                        | crc_generator/crc_data_out_reg    | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|\layer1_receive_lane[4].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[4].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[4].crc_detector                        | crc_generator/crc_data_in_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[4].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[4].crc_detector                        | crc_generator/crc_data_out_reg    | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|\layer1_receive_lane[5].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[5].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[5].crc_detector                        | crc_generator/crc_data_in_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[5].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[5].crc_detector                        | crc_generator/crc_data_out_reg    | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|\layer1_receive_lane[6].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[6].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[6].crc_detector                        | crc_generator/crc_data_in_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[6].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[6].crc_detector                        | crc_generator/crc_data_out_reg    | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|\layer1_receive_lane[7].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[7].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[7].crc_detector                        | crc_generator/crc_data_in_reg     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[7].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[7].crc_detector                        | crc_generator/crc_data_out_reg    | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|\radio/radio_transmit                                       | radio_transmit[0].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[0].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[1].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[1].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[2].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[2].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[3].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[3].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[4].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[4].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[5].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[5].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[6].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[6].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[7].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[7].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio_receive[4].ddc                                       | ram_cos_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[4].ddc                                       | ram_sin_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[3].ddc                                       | ram_cos_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[3].ddc                                       | ram_sin_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[2].ddc                                       | ram_cos_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[2].ddc                                       | ram_sin_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[1].ddc                                       | ram_cos_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[1].ddc                                       | ram_sin_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB1                                          | radio_receive[5].ddc/ram_cos_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB1                                          | radio_receive[5].ddc/ram_sin_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB1                                          | radio_receive[6].ddc/ram_cos_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB1                                          | radio_receive[6].ddc/ram_sin_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB2                                          | radio_receive[0].ddc/ram_cos_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB2                                          | radio_receive[0].ddc/ram_sin_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB2                                          | radio_receive[7].ddc/ram_cos_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB2                                          | radio_receive[7].ddc/ram_sin_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
+------------------------------------------------------------+-----------------------------------+-----------+----------------------+--------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |logic__348_interleaver__GD |           8|     42840|
|2     |interleaver__GBM1          |           8|     18220|
|3     |interleaver__GBM2          |           8|      8631|
|4     |qam__GBM0                  |           8|       634|
|5     |qam__GBM1                  |           8|     44880|
|6     |qam__GBM2                  |           8|     12447|
|7     |layer1_transmit__GC0       |           1|      8895|
|8     |mac_deblock__GB0           |           1|     30195|
|9     |muxpart__1938_mac_deblock  |           1|     15111|
|10    |muxpart__1939_mac_deblock  |           1|     15098|
|11    |mac_deblock__GB3           |           1|     30212|
|12    |mac_deblock__GB4           |           1|     31423|
|13    |mac_deblock__GB5           |           1|     15109|
|14    |mac_deblock__GB6           |           1|      1696|
|15    |mac_deblock__GB7           |           1|       724|
|16    |eqam__GBM0                 |           8|     22054|
|17    |eqam__GBM1                 |           8|      1888|
|18    |eqam__GBM2                 |           8|       278|
|19    |eqam__GBM3                 |           8|      3744|
|20    |logic__12170_deintrlv__GD  |           8|     42840|
|21    |deintrlv__GBM1             |           8|     18220|
|22    |deintrlv__GBM2             |           8|      8643|
|23    |layer1_receive__GC0        |           1|     11273|
|24    |radio_receive__GB0         |           1|      5000|
|25    |radio_receive__GB1         |           1|      2775|
|26    |radio_receive__GB2         |           1|      2959|
|27    |radio_transmit             |           1|      6009|
|28    |tpu__GC0                   |           1|       481|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:50 ; elapsed = 00:05:03 . Memory (MB): peak = 4067.270 ; gain = 1595.168 ; free physical = 50231 ; free virtual = 54842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:05:10 . Memory (MB): peak = 4067.270 ; gain = 1595.168 ; free physical = 50219 ; free virtual = 54830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------------------------------------------+-----------------------------------+-----------+----------------------+--------------------------------------------------------+
|Module Name                                                 | RTL Object                        | Inference | Size (Depth x Width) | Primitives                                             | 
+------------------------------------------------------------+-----------------------------------+-----------+----------------------+--------------------------------------------------------+
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[0][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[1][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[2][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[3][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[4][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[5][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[6][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/mac_block                               | crc_data_in_reg[7][197]           | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[0].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[0].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[1].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[1].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[1].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[2].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[2].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[2].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[3].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[3].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[3].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[4].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[4].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[4].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[5].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[5].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[5].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[6].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[6].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[6].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator  | crc_data_out_reg                  | Implied   | 256 x 8              | RAM16X1D x 8	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	  | 
|layer1_transmiti_49/\layer1_transmit_lane[7].crc_generator  | crc_data_in_reg                   | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[7].scrambler      | Scrambler_input_reg               | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|layer1_transmiti_49/\layer1_transmit_lane[7].scrambler      | rand_data_reg                     | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[0].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[0].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[0].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[1].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[1].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[1].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[2].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[2].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[2].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[3].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[3].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[3].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[4].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[4].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[4].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[5].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[5].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[5].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[6].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[6].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[6].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[7].descrambler                         | msg_eqam_reg                      | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\layer1_receive_lane[7].descrambler                         | descrambler_dat_reg               | Implied   | 256 x 8              | RAM16X1D x 16	RAM32X1D x 8	RAM64X1D x 8	RAM128X1D x 8	 | 
|\layer1_receive_lane[7].crc_detector                        | axi_datin_reg                     | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	                              | 
|\radio/radio_transmit                                       | radio_transmit[0].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[0].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[1].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[1].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[2].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[2].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[3].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[3].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[4].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[4].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[5].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[5].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[6].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[6].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[7].duc/ram_cos_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio/radio_transmit                                       | radio_transmit[7].duc/ram_sin_reg | Implied   | 1 K x 8              | RAM64X1D x 11	RAM64M8 x 11	                            | 
|\radio_receive[4].ddc                                       | ram_cos_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[4].ddc                                       | ram_sin_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[3].ddc                                       | ram_cos_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[3].ddc                                       | ram_sin_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[2].ddc                                       | ram_cos_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[2].ddc                                       | ram_sin_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[1].ddc                                       | ram_cos_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|\radio_receive[1].ddc                                       | ram_sin_reg                       | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB1                                          | radio_receive[5].ddc/ram_cos_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB1                                          | radio_receive[5].ddc/ram_sin_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB1                                          | radio_receive[6].ddc/ram_cos_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB1                                          | radio_receive[6].ddc/ram_sin_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB2                                          | radio_receive[0].ddc/ram_cos_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB2                                          | radio_receive[0].ddc/ram_sin_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB2                                          | radio_receive[7].ddc/ram_cos_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
|radio_receive__GB2                                          | radio_receive[7].ddc/ram_sin_reg  | Implied   | 1 K x 16             | RAM64X1D x 22	RAM64M8 x 22	                            | 
+------------------------------------------------------------+-----------------------------------+-----------+----------------------+--------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |logic__348_interleaver__GD |           8|      4080|
|2     |interleaver__GBM1          |           8|       370|
|3     |interleaver__GBM2          |           8|      5571|
|4     |qam__GBM0                  |           8|       634|
|5     |qam__GBM1                  |           8|      5865|
|6     |qam__GBM2                  |           8|     12447|
|7     |layer1_transmit__GC0       |           1|      8895|
|8     |mac_deblock__GB0           |           1|     30195|
|9     |muxpart__1938_mac_deblock  |           1|     15111|
|10    |muxpart__1939_mac_deblock  |           1|     15098|
|11    |mac_deblock__GB3           |           1|     30212|
|12    |mac_deblock__GB4           |           1|     31423|
|13    |mac_deblock__GB5           |           1|     15109|
|14    |mac_deblock__GB6           |           1|      1696|
|15    |mac_deblock__GB7           |           1|       724|
|16    |eqam__GBM0                 |           8|     22054|
|17    |eqam__GBM1                 |           8|      1888|
|18    |eqam__GBM2                 |           8|       278|
|19    |eqam__GBM3                 |           8|      3744|
|20    |logic__12170_deintrlv__GD  |           8|      4080|
|21    |deintrlv__GBM1             |           8|       370|
|22    |deintrlv__GBM2             |           8|      5583|
|23    |layer1_receive__GC0        |           1|      6777|
|24    |radio_receive__GB0         |           1|      5008|
|25    |radio_receive__GB1         |           1|      2557|
|26    |radio_receive__GB2         |           1|      2889|
|27    |radio_transmit             |           1|      6009|
|28    |tpu__GC0                   |           1|       481|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:33 ; elapsed = 00:06:21 . Memory (MB): peak = 4121.688 ; gain = 1649.586 ; free physical = 47639 ; free virtual = 52318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |logic__348_interleaver__GD    |           1|      1785|
|2     |interleaver__GBM1             |           1|       281|
|3     |interleaver__GBM2             |           1|      3820|
|4     |qam__GBM0                     |           1|       543|
|5     |qam__GBM1                     |           1|      4080|
|6     |qam__GBM2                     |           8|      4665|
|7     |layer1_transmit__GC0          |           1|      5070|
|8     |mac_deblock__GB0              |           1|     14019|
|9     |muxpart__1938_mac_deblock     |           1|      7029|
|10    |muxpart__1939_mac_deblock     |           1|      7026|
|11    |mac_deblock__GB3              |           1|     14056|
|12    |mac_deblock__GB4              |           1|     15273|
|13    |mac_deblock__GB5              |           1|     14684|
|14    |mac_deblock__GB6              |           1|      1480|
|15    |mac_deblock__GB7              |           1|       583|
|16    |eqam__GBM0                    |           8|     14954|
|17    |eqam__GBM1                    |           1|      1255|
|18    |eqam__GBM2                    |           1|       220|
|19    |eqam__GBM3                    |           1|      2562|
|20    |logic__12170_deintrlv__GD     |           1|      1785|
|21    |deintrlv__GBM1                |           1|       281|
|22    |deintrlv__GBM2                |           1|      3823|
|23    |layer1_receive__GC0           |           1|      3817|
|24    |radio_receive__GB0            |           1|      4673|
|25    |radio_receive__GB1            |           1|      2391|
|26    |radio_receive__GB2            |           1|      2627|
|27    |radio_transmit                |           1|      3713|
|28    |tpu__GC0                      |           1|       481|
|29    |logic__348_interleaver__GD__1 |           1|      1785|
|30    |interleaver__GBM1__1          |           1|       281|
|31    |interleaver__GBM2__1          |           1|      3820|
|32    |qam__GBM0__1                  |           1|       543|
|33    |qam__GBM1__1                  |           1|      4080|
|34    |logic__348_interleaver__GD__2 |           1|      1785|
|35    |interleaver__GBM1__2          |           1|       281|
|36    |interleaver__GBM2__2          |           1|      3820|
|37    |qam__GBM0__2                  |           1|       543|
|38    |qam__GBM1__2                  |           1|      4080|
|39    |logic__348_interleaver__GD__3 |           1|      1785|
|40    |interleaver__GBM1__3          |           1|       281|
|41    |interleaver__GBM2__3          |           1|      3820|
|42    |qam__GBM0__3                  |           1|       543|
|43    |qam__GBM1__3                  |           1|      4080|
|44    |logic__348_interleaver__GD__4 |           1|      1785|
|45    |interleaver__GBM1__4          |           1|       281|
|46    |interleaver__GBM2__4          |           1|      3820|
|47    |qam__GBM0__4                  |           1|       543|
|48    |qam__GBM1__4                  |           1|      4080|
|49    |logic__348_interleaver__GD__5 |           1|      1785|
|50    |interleaver__GBM1__5          |           1|       281|
|51    |interleaver__GBM2__5          |           1|      3820|
|52    |qam__GBM0__5                  |           1|       543|
|53    |qam__GBM1__5                  |           1|      4080|
|54    |logic__348_interleaver__GD__6 |           1|      1785|
|55    |interleaver__GBM1__6          |           1|       281|
|56    |interleaver__GBM2__6          |           1|      3820|
|57    |qam__GBM0__6                  |           1|       543|
|58    |qam__GBM1__6                  |           1|      4080|
|59    |logic__348_interleaver__GD__7 |           1|      1785|
|60    |interleaver__GBM1__7          |           1|       281|
|61    |interleaver__GBM2__7          |           1|      3820|
|62    |qam__GBM0__7                  |           1|       543|
|63    |qam__GBM1__7                  |           1|      4080|
|64    |eqam__GBM1__1                 |           1|      1255|
|65    |eqam__GBM2__1                 |           1|       220|
|66    |eqam__GBM3__1                 |           1|      2562|
|67    |logic__12170_deintrlv__GD__1  |           1|      1785|
|68    |deintrlv__GBM1__1             |           1|       281|
|69    |deintrlv__GBM2__1             |           1|      3823|
|70    |eqam__GBM1__2                 |           1|      1255|
|71    |eqam__GBM2__2                 |           1|       220|
|72    |eqam__GBM3__2                 |           1|      2562|
|73    |logic__12170_deintrlv__GD__2  |           1|      1785|
|74    |deintrlv__GBM1__2             |           1|       281|
|75    |deintrlv__GBM2__2             |           1|      3823|
|76    |eqam__GBM1__3                 |           1|      1255|
|77    |eqam__GBM2__3                 |           1|       220|
|78    |eqam__GBM3__3                 |           1|      2562|
|79    |logic__12170_deintrlv__GD__3  |           1|      1785|
|80    |deintrlv__GBM1__3             |           1|       281|
|81    |deintrlv__GBM2__3             |           1|      3823|
|82    |eqam__GBM1__4                 |           1|      1255|
|83    |eqam__GBM2__4                 |           1|       220|
|84    |eqam__GBM3__4                 |           1|      2562|
|85    |logic__12170_deintrlv__GD__4  |           1|      1785|
|86    |deintrlv__GBM1__4             |           1|       281|
|87    |deintrlv__GBM2__4             |           1|      3823|
|88    |eqam__GBM1__5                 |           1|      1255|
|89    |eqam__GBM2__5                 |           1|       220|
|90    |eqam__GBM3__5                 |           1|      2562|
|91    |logic__12170_deintrlv__GD__5  |           1|      1785|
|92    |deintrlv__GBM1__5             |           1|       281|
|93    |deintrlv__GBM2__5             |           1|      3823|
|94    |eqam__GBM1__6                 |           1|      1255|
|95    |eqam__GBM2__6                 |           1|       220|
|96    |eqam__GBM3__6                 |           1|      2562|
|97    |logic__12170_deintrlv__GD__6  |           1|      1785|
|98    |deintrlv__GBM1__6             |           1|       281|
|99    |deintrlv__GBM2__6             |           1|      3823|
|100   |eqam__GBM1__7                 |           1|      1255|
|101   |eqam__GBM2__7                 |           1|       220|
|102   |eqam__GBM3__7                 |           1|      2562|
|103   |logic__12170_deintrlv__GD__7  |           1|      1785|
|104   |deintrlv__GBM1__7             |           1|       281|
|105   |deintrlv__GBM2__7             |           1|      3823|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:26 ; elapsed = 00:07:18 . Memory (MB): peak = 4290.141 ; gain = 1818.039 ; free physical = 47414 ; free virtual = 52338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:27 ; elapsed = 00:07:19 . Memory (MB): peak = 4290.141 ; gain = 1818.039 ; free physical = 47418 ; free virtual = 52342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:47 ; elapsed = 00:07:39 . Memory (MB): peak = 4290.141 ; gain = 1818.039 ; free physical = 47397 ; free virtual = 52321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:48 ; elapsed = 00:07:40 . Memory (MB): peak = 4290.141 ; gain = 1818.039 ; free physical = 47397 ; free virtual = 52321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:11 ; elapsed = 00:08:04 . Memory (MB): peak = 4290.141 ; gain = 1818.039 ; free physical = 47386 ; free virtual = 52310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:12 ; elapsed = 00:08:05 . Memory (MB): peak = 4290.141 ; gain = 1818.039 ; free physical = 47386 ; free virtual = 52310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tpu         | radio/radio_receive/radio_receive[4].ddc/s_axis_data_tvalid_I4_reg | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|tpu         | layer1/layer1_transmit/layer1_transmit_lane[0].scrambler/s_reg[9]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|tpu         | layer1/layer1_receive/layer1_receive_lane[0].descrambler/s_reg[9]  | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |axis_fifo_t   |        16|
|2     |axis_fifo_t8  |        16|
|3     |rs_decoder    |         8|
|4     |rs_encoder    |         8|
|5     |dds_ri        |         8|
|6     |dds_rq        |         8|
|7     |mult_ddc      |        32|
|8     |add_ddc       |         8|
|9     |sub_ddc       |         8|
|10    |ddc_out_fifo  |        16|
|11    |dds_125m_i    |         8|
|12    |dds_125m_q    |         8|
|13    |mult_duc      |        32|
|14    |sub_duc       |         8|
|15    |add_duc       |         8|
|16    |duc_out_fifo  |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+-------+
|      |Cell             |Count  |
+------+-----------------+-------+
|1     |add_ddc          |      1|
|2     |add_ddc__10      |      1|
|3     |add_ddc__11      |      1|
|4     |add_ddc__12      |      1|
|5     |add_ddc__13      |      1|
|6     |add_ddc__14      |      1|
|7     |add_ddc__8       |      1|
|8     |add_ddc__9       |      1|
|9     |add_duc          |      1|
|10    |add_duc__10      |      1|
|11    |add_duc__11      |      1|
|12    |add_duc__12      |      1|
|13    |add_duc__13      |      1|
|14    |add_duc__14      |      1|
|15    |add_duc__8       |      1|
|16    |add_duc__9       |      1|
|17    |axis_fifo_t      |      1|
|18    |axis_fifo_t8     |      1|
|19    |axis_fifo_t8__16 |      1|
|20    |axis_fifo_t8__17 |      1|
|21    |axis_fifo_t8__18 |      1|
|22    |axis_fifo_t8__19 |      1|
|23    |axis_fifo_t8__20 |      1|
|24    |axis_fifo_t8__21 |      1|
|25    |axis_fifo_t8__22 |      1|
|26    |axis_fifo_t8__23 |      1|
|27    |axis_fifo_t8__24 |      1|
|28    |axis_fifo_t8__25 |      1|
|29    |axis_fifo_t8__26 |      1|
|30    |axis_fifo_t8__27 |      1|
|31    |axis_fifo_t8__28 |      1|
|32    |axis_fifo_t8__29 |      1|
|33    |axis_fifo_t8__30 |      1|
|34    |axis_fifo_t__16  |      1|
|35    |axis_fifo_t__17  |      1|
|36    |axis_fifo_t__18  |      1|
|37    |axis_fifo_t__19  |      1|
|38    |axis_fifo_t__20  |      1|
|39    |axis_fifo_t__21  |      1|
|40    |axis_fifo_t__22  |      1|
|41    |axis_fifo_t__23  |      1|
|42    |axis_fifo_t__24  |      1|
|43    |axis_fifo_t__25  |      1|
|44    |axis_fifo_t__26  |      1|
|45    |axis_fifo_t__27  |      1|
|46    |axis_fifo_t__28  |      1|
|47    |axis_fifo_t__29  |      1|
|48    |axis_fifo_t__30  |      1|
|49    |ddc_out_fifo     |      1|
|50    |ddc_out_fifo__16 |      1|
|51    |ddc_out_fifo__17 |      1|
|52    |ddc_out_fifo__18 |      1|
|53    |ddc_out_fifo__19 |      1|
|54    |ddc_out_fifo__20 |      1|
|55    |ddc_out_fifo__21 |      1|
|56    |ddc_out_fifo__22 |      1|
|57    |ddc_out_fifo__23 |      1|
|58    |ddc_out_fifo__24 |      1|
|59    |ddc_out_fifo__25 |      1|
|60    |ddc_out_fifo__26 |      1|
|61    |ddc_out_fifo__27 |      1|
|62    |ddc_out_fifo__28 |      1|
|63    |ddc_out_fifo__29 |      1|
|64    |ddc_out_fifo__30 |      1|
|65    |dds_125m_i       |      1|
|66    |dds_125m_i__10   |      1|
|67    |dds_125m_i__11   |      1|
|68    |dds_125m_i__12   |      1|
|69    |dds_125m_i__13   |      1|
|70    |dds_125m_i__14   |      1|
|71    |dds_125m_i__8    |      1|
|72    |dds_125m_i__9    |      1|
|73    |dds_125m_q       |      1|
|74    |dds_125m_q__10   |      1|
|75    |dds_125m_q__11   |      1|
|76    |dds_125m_q__12   |      1|
|77    |dds_125m_q__13   |      1|
|78    |dds_125m_q__14   |      1|
|79    |dds_125m_q__8    |      1|
|80    |dds_125m_q__9    |      1|
|81    |dds_ri           |      1|
|82    |dds_ri__10       |      1|
|83    |dds_ri__11       |      1|
|84    |dds_ri__12       |      1|
|85    |dds_ri__13       |      1|
|86    |dds_ri__14       |      1|
|87    |dds_ri__8        |      1|
|88    |dds_ri__9        |      1|
|89    |dds_rq           |      1|
|90    |dds_rq__10       |      1|
|91    |dds_rq__11       |      1|
|92    |dds_rq__12       |      1|
|93    |dds_rq__13       |      1|
|94    |dds_rq__14       |      1|
|95    |dds_rq__8        |      1|
|96    |dds_rq__9        |      1|
|97    |duc_out_fifo     |      1|
|98    |duc_out_fifo__16 |      1|
|99    |duc_out_fifo__17 |      1|
|100   |duc_out_fifo__18 |      1|
|101   |duc_out_fifo__19 |      1|
|102   |duc_out_fifo__20 |      1|
|103   |duc_out_fifo__21 |      1|
|104   |duc_out_fifo__22 |      1|
|105   |duc_out_fifo__23 |      1|
|106   |duc_out_fifo__24 |      1|
|107   |duc_out_fifo__25 |      1|
|108   |duc_out_fifo__26 |      1|
|109   |duc_out_fifo__27 |      1|
|110   |duc_out_fifo__28 |      1|
|111   |duc_out_fifo__29 |      1|
|112   |duc_out_fifo__30 |      1|
|113   |mult_ddc         |      1|
|114   |mult_ddc__32     |      1|
|115   |mult_ddc__33     |      1|
|116   |mult_ddc__34     |      1|
|117   |mult_ddc__35     |      1|
|118   |mult_ddc__36     |      1|
|119   |mult_ddc__37     |      1|
|120   |mult_ddc__38     |      1|
|121   |mult_ddc__39     |      1|
|122   |mult_ddc__40     |      1|
|123   |mult_ddc__41     |      1|
|124   |mult_ddc__42     |      1|
|125   |mult_ddc__43     |      1|
|126   |mult_ddc__44     |      1|
|127   |mult_ddc__45     |      1|
|128   |mult_ddc__46     |      1|
|129   |mult_ddc__47     |      1|
|130   |mult_ddc__48     |      1|
|131   |mult_ddc__49     |      1|
|132   |mult_ddc__50     |      1|
|133   |mult_ddc__51     |      1|
|134   |mult_ddc__52     |      1|
|135   |mult_ddc__53     |      1|
|136   |mult_ddc__54     |      1|
|137   |mult_ddc__55     |      1|
|138   |mult_ddc__56     |      1|
|139   |mult_ddc__57     |      1|
|140   |mult_ddc__58     |      1|
|141   |mult_ddc__59     |      1|
|142   |mult_ddc__60     |      1|
|143   |mult_ddc__61     |      1|
|144   |mult_ddc__62     |      1|
|145   |mult_duc         |      1|
|146   |mult_duc__32     |      1|
|147   |mult_duc__33     |      1|
|148   |mult_duc__34     |      1|
|149   |mult_duc__35     |      1|
|150   |mult_duc__36     |      1|
|151   |mult_duc__37     |      1|
|152   |mult_duc__38     |      1|
|153   |mult_duc__39     |      1|
|154   |mult_duc__40     |      1|
|155   |mult_duc__41     |      1|
|156   |mult_duc__42     |      1|
|157   |mult_duc__43     |      1|
|158   |mult_duc__44     |      1|
|159   |mult_duc__45     |      1|
|160   |mult_duc__46     |      1|
|161   |mult_duc__47     |      1|
|162   |mult_duc__48     |      1|
|163   |mult_duc__49     |      1|
|164   |mult_duc__50     |      1|
|165   |mult_duc__51     |      1|
|166   |mult_duc__52     |      1|
|167   |mult_duc__53     |      1|
|168   |mult_duc__54     |      1|
|169   |mult_duc__55     |      1|
|170   |mult_duc__56     |      1|
|171   |mult_duc__57     |      1|
|172   |mult_duc__58     |      1|
|173   |mult_duc__59     |      1|
|174   |mult_duc__60     |      1|
|175   |mult_duc__61     |      1|
|176   |mult_duc__62     |      1|
|177   |rs_decoder       |      1|
|178   |rs_decoder__10   |      1|
|179   |rs_decoder__11   |      1|
|180   |rs_decoder__12   |      1|
|181   |rs_decoder__13   |      1|
|182   |rs_decoder__14   |      1|
|183   |rs_decoder__8    |      1|
|184   |rs_decoder__9    |      1|
|185   |rs_encoder       |      1|
|186   |rs_encoder__10   |      1|
|187   |rs_encoder__11   |      1|
|188   |rs_encoder__12   |      1|
|189   |rs_encoder__13   |      1|
|190   |rs_encoder__14   |      1|
|191   |rs_encoder__8    |      1|
|192   |rs_encoder__9    |      1|
|193   |sub_ddc          |      1|
|194   |sub_ddc__10      |      1|
|195   |sub_ddc__11      |      1|
|196   |sub_ddc__12      |      1|
|197   |sub_ddc__13      |      1|
|198   |sub_ddc__14      |      1|
|199   |sub_ddc__8       |      1|
|200   |sub_ddc__9       |      1|
|201   |sub_duc          |      1|
|202   |sub_duc__10      |      1|
|203   |sub_duc__11      |      1|
|204   |sub_duc__12      |      1|
|205   |sub_duc__13      |      1|
|206   |sub_duc__14      |      1|
|207   |sub_duc__8       |      1|
|208   |sub_duc__9       |      1|
|209   |BUFG             |      2|
|210   |CARRY8           |    448|
|211   |LUT1             |   3246|
|212   |LUT2             |  24654|
|213   |LUT3             |  57273|
|214   |LUT4             |   3119|
|215   |LUT5             |  22196|
|216   |LUT6             |  71909|
|217   |MUXF7            |  11248|
|218   |MUXF8            |   4496|
|219   |RAM128X1D        |    192|
|220   |RAM16X1D         |    320|
|221   |RAM32X1D         |    192|
|222   |RAM64M8          |    688|
|223   |RAM64X1D         |    880|
|224   |SRL16E           |     64|
|225   |FDCE             |    320|
|226   |FDRE             | 146587|
|227   |FDSE             |    236|
|228   |LD               |  16320|
|229   |IBUF             |    102|
|230   |OBUF             |    371|
+------+-----------------+-------+

Report Instance Areas: 
+------+----------------------------------------------+----------------------+-------+
|      |Instance                                      |Module                |Cells  |
+------+----------------------------------------------+----------------------+-------+
|1     |top                                           |                      | 369375|
|2     |  layer1                                      |layer1                | 354579|
|3     |    layer1_receive                            |layer1_receive        | 229850|
|4     |      \layer1_receive_lane[0].deintrlv        |deintrlv              |   3867|
|5     |      \layer1_receive_lane[1].deintrlv        |deintrlv_73           |   3867|
|6     |      \layer1_receive_lane[2].deintrlv        |deintrlv_77           |   3867|
|7     |      \layer1_receive_lane[3].deintrlv        |deintrlv_81           |   3867|
|8     |      \layer1_receive_lane[4].deintrlv        |deintrlv_85           |   3867|
|9     |      \layer1_receive_lane[5].deintrlv        |deintrlv_89           |   3867|
|10    |      \layer1_receive_lane[6].deintrlv        |deintrlv_93           |   3867|
|11    |      \layer1_receive_lane[7].deintrlv        |deintrlv_97           |   3867|
|12    |      \layer1_receive_lane[0].crc_detector    |crc_detector          |    226|
|13    |        crc_generator                         |crc_generator_114     |     78|
|14    |          crc24_insert_1bit                   |crc24_insert_1bit_115 |     20|
|15    |      \layer1_receive_lane[0].descrambler     |descrambler           |   2355|
|16    |      \layer1_receive_lane[0].eqam            |eqam                  |  18628|
|17    |      \layer1_receive_lane[1].crc_detector    |crc_detector_72       |    226|
|18    |        crc_generator                         |crc_generator_112     |     78|
|19    |          crc24_insert_1bit                   |crc24_insert_1bit_113 |     20|
|20    |      \layer1_receive_lane[1].descrambler     |descrambler_74        |   2355|
|21    |      \layer1_receive_lane[1].eqam            |eqam_75               |  18628|
|22    |      \layer1_receive_lane[2].crc_detector    |crc_detector_76       |    224|
|23    |        crc_generator                         |crc_generator_110     |     78|
|24    |          crc24_insert_1bit                   |crc24_insert_1bit_111 |     20|
|25    |      \layer1_receive_lane[2].descrambler     |descrambler_78        |   2355|
|26    |      \layer1_receive_lane[2].eqam            |eqam_79               |  18628|
|27    |      \layer1_receive_lane[3].crc_detector    |crc_detector_80       |    243|
|28    |        crc_generator                         |crc_generator_108     |     78|
|29    |          crc24_insert_1bit                   |crc24_insert_1bit_109 |     20|
|30    |      \layer1_receive_lane[3].descrambler     |descrambler_82        |   2355|
|31    |      \layer1_receive_lane[3].eqam            |eqam_83               |  18628|
|32    |      \layer1_receive_lane[4].crc_detector    |crc_detector_84       |    227|
|33    |        crc_generator                         |crc_generator_106     |     78|
|34    |          crc24_insert_1bit                   |crc24_insert_1bit_107 |     20|
|35    |      \layer1_receive_lane[4].descrambler     |descrambler_86        |   2355|
|36    |      \layer1_receive_lane[4].eqam            |eqam_87               |  18628|
|37    |      \layer1_receive_lane[5].crc_detector    |crc_detector_88       |    226|
|38    |        crc_generator                         |crc_generator_104     |     78|
|39    |          crc24_insert_1bit                   |crc24_insert_1bit_105 |     20|
|40    |      \layer1_receive_lane[5].descrambler     |descrambler_90        |   2355|
|41    |      \layer1_receive_lane[5].eqam            |eqam_91               |  18628|
|42    |      \layer1_receive_lane[6].crc_detector    |crc_detector_92       |    238|
|43    |        crc_generator                         |crc_generator_102     |     78|
|44    |          crc24_insert_1bit                   |crc24_insert_1bit_103 |     20|
|45    |      \layer1_receive_lane[6].descrambler     |descrambler_94        |   2355|
|46    |      \layer1_receive_lane[6].eqam            |eqam_95               |  18628|
|47    |      \layer1_receive_lane[7].crc_detector    |crc_detector_96       |    224|
|48    |        crc_generator                         |crc_generator_100     |     78|
|49    |          crc24_insert_1bit                   |crc24_insert_1bit_101 |     20|
|50    |      \layer1_receive_lane[7].descrambler     |descrambler_98        |   2355|
|51    |      \layer1_receive_lane[7].eqam            |eqam_99               |  18628|
|52    |      mac_deblock                             |mac_deblock           |  28992|
|53    |    layer1_transmit                           |layer1_transmit       | 124729|
|54    |      \layer1_transmit_lane[0].crc_generator  |crc_generator         |    313|
|55    |        crc24_insert_1bit                     |crc24_insert_1bit_70  |     98|
|56    |          u_crc24_calc                        |crc24_calc_1bit_71    |     72|
|57    |      \layer1_transmit_lane[0].interleaver    |interleaver           |   5892|
|58    |      \layer1_transmit_lane[0].qam            |qam                   |   7210|
|59    |      \layer1_transmit_lane[0].scrambler      |scrambler             |   2094|
|60    |      \layer1_transmit_lane[1].crc_generator  |crc_generator_30      |    313|
|61    |        crc24_insert_1bit                     |crc24_insert_1bit_68  |     98|
|62    |          u_crc24_calc                        |crc24_calc_1bit_69    |     72|
|63    |      \layer1_transmit_lane[1].interleaver    |interleaver_31        |   5900|
|64    |      \layer1_transmit_lane[1].qam            |qam_32                |   7210|
|65    |      \layer1_transmit_lane[1].scrambler      |scrambler_33          |   2094|
|66    |      \layer1_transmit_lane[2].crc_generator  |crc_generator_34      |    313|
|67    |        crc24_insert_1bit                     |crc24_insert_1bit_66  |     98|
|68    |          u_crc24_calc                        |crc24_calc_1bit_67    |     72|
|69    |      \layer1_transmit_lane[2].interleaver    |interleaver_35        |   5900|
|70    |      \layer1_transmit_lane[2].qam            |qam_36                |   7210|
|71    |      \layer1_transmit_lane[2].scrambler      |scrambler_37          |   2094|
|72    |      \layer1_transmit_lane[3].crc_generator  |crc_generator_38      |    313|
|73    |        crc24_insert_1bit                     |crc24_insert_1bit_64  |     98|
|74    |          u_crc24_calc                        |crc24_calc_1bit_65    |     72|
|75    |      \layer1_transmit_lane[3].interleaver    |interleaver_39        |   5900|
|76    |      \layer1_transmit_lane[3].qam            |qam_40                |   7210|
|77    |      \layer1_transmit_lane[3].scrambler      |scrambler_41          |   2094|
|78    |      \layer1_transmit_lane[4].crc_generator  |crc_generator_42      |    313|
|79    |        crc24_insert_1bit                     |crc24_insert_1bit_62  |     98|
|80    |          u_crc24_calc                        |crc24_calc_1bit_63    |     72|
|81    |      \layer1_transmit_lane[4].interleaver    |interleaver_43        |   5892|
|82    |      \layer1_transmit_lane[4].qam            |qam_44                |   7206|
|83    |      \layer1_transmit_lane[4].scrambler      |scrambler_45          |   2094|
|84    |      \layer1_transmit_lane[5].crc_generator  |crc_generator_46      |    313|
|85    |        crc24_insert_1bit                     |crc24_insert_1bit_60  |     98|
|86    |          u_crc24_calc                        |crc24_calc_1bit_61    |     72|
|87    |      \layer1_transmit_lane[5].interleaver    |interleaver_47        |   5900|
|88    |      \layer1_transmit_lane[5].qam            |qam_48                |   7206|
|89    |      \layer1_transmit_lane[5].scrambler      |scrambler_49          |   2094|
|90    |      \layer1_transmit_lane[6].crc_generator  |crc_generator_50      |    313|
|91    |        crc24_insert_1bit                     |crc24_insert_1bit_58  |     98|
|92    |          u_crc24_calc                        |crc24_calc_1bit_59    |     72|
|93    |      \layer1_transmit_lane[6].interleaver    |interleaver_51        |   5900|
|94    |      \layer1_transmit_lane[6].qam            |qam_52                |   7212|
|95    |      \layer1_transmit_lane[6].scrambler      |scrambler_53          |   2094|
|96    |      \layer1_transmit_lane[7].crc_generator  |crc_generator_54      |    313|
|97    |        crc24_insert_1bit                     |crc24_insert_1bit     |     98|
|98    |          u_crc24_calc                        |crc24_calc_1bit       |     72|
|99    |      \layer1_transmit_lane[7].interleaver    |interleaver_55        |   5900|
|100   |      \layer1_transmit_lane[7].qam            |qam_56                |   7212|
|101   |      \layer1_transmit_lane[7].scrambler      |scrambler_57          |   2094|
|102   |      mac_block                               |mac_block             |    469|
|103   |  radio                                       |radio                 |  13841|
|104   |    radio_receive                             |radio_receive         |  10129|
|105   |      \radio_receive[0].ddc                   |ddc__xdcDup__1        |   1198|
|106   |      \radio_receive[0].dec2_I                |dec2                  |     51|
|107   |      \radio_receive[0].dec2_Q                |dec2_15               |     17|
|108   |      \radio_receive[1].ddc                   |ddc__xdcDup__2        |   1198|
|109   |      \radio_receive[1].dec2_I                |dec2_16               |     51|
|110   |      \radio_receive[1].dec2_Q                |dec2_17               |     17|
|111   |      \radio_receive[2].ddc                   |ddc__xdcDup__3        |   1198|
|112   |      \radio_receive[2].dec2_I                |dec2_18               |     51|
|113   |      \radio_receive[2].dec2_Q                |dec2_19               |     17|
|114   |      \radio_receive[3].ddc                   |ddc__xdcDup__4        |   1198|
|115   |      \radio_receive[3].dec2_I                |dec2_20               |     51|
|116   |      \radio_receive[3].dec2_Q                |dec2_21               |     17|
|117   |      \radio_receive[4].ddc                   |ddc__xdcDup__5        |   1198|
|118   |      \radio_receive[4].dec2_I                |dec2_22               |     51|
|119   |      \radio_receive[4].dec2_Q                |dec2_23               |     17|
|120   |      \radio_receive[5].ddc                   |ddc__xdcDup__6        |   1198|
|121   |      \radio_receive[5].dec2_I                |dec2_24               |     51|
|122   |      \radio_receive[5].dec2_Q                |dec2_25               |     17|
|123   |      \radio_receive[6].ddc                   |ddc__xdcDup__7        |   1199|
|124   |      \radio_receive[6].dec2_I                |dec2_26               |     51|
|125   |      \radio_receive[6].dec2_Q                |dec2_27               |     17|
|126   |      \radio_receive[7].ddc                   |ddc                   |   1198|
|127   |      \radio_receive[7].dec2_I                |dec2_28               |     51|
|128   |      \radio_receive[7].dec2_Q                |dec2_29               |     17|
|129   |    radio_transmit                            |radio_transmit        |   3712|
|130   |      \radio_transmit[0].inter2_I             |inter2                |     11|
|131   |      \radio_transmit[0].inter2_Q             |inter2_0              |     11|
|132   |      \radio_transmit[1].inter2_I             |inter2_1              |     11|
|133   |      \radio_transmit[1].inter2_Q             |inter2_2              |     11|
|134   |      \radio_transmit[2].inter2_I             |inter2_3              |     11|
|135   |      \radio_transmit[2].inter2_Q             |inter2_4              |     11|
|136   |      \radio_transmit[3].inter2_I             |inter2_5              |     11|
|137   |      \radio_transmit[3].inter2_Q             |inter2_6              |     11|
|138   |      \radio_transmit[4].inter2_I             |inter2_7              |     11|
|139   |      \radio_transmit[4].inter2_Q             |inter2_8              |     11|
|140   |      \radio_transmit[5].inter2_I             |inter2_9              |     11|
|141   |      \radio_transmit[5].inter2_Q             |inter2_10             |     11|
|142   |      \radio_transmit[6].inter2_I             |inter2_11             |     11|
|143   |      \radio_transmit[6].inter2_Q             |inter2_12             |     11|
|144   |      \radio_transmit[7].inter2_I             |inter2_13             |     11|
|145   |      \radio_transmit[7].inter2_Q             |inter2_14             |     11|
|146   |      \radio_transmit[0].duc                  |duc__xdcDup__1        |    415|
|147   |      \radio_transmit[1].duc                  |duc__xdcDup__2        |    415|
|148   |      \radio_transmit[2].duc                  |duc__xdcDup__3        |    415|
|149   |      \radio_transmit[3].duc                  |duc__xdcDup__4        |    415|
|150   |      \radio_transmit[4].duc                  |duc__xdcDup__5        |    415|
|151   |      \radio_transmit[5].duc                  |duc__xdcDup__6        |    415|
|152   |      \radio_transmit[6].duc                  |duc__xdcDup__7        |    415|
|153   |      \radio_transmit[7].duc                  |duc                   |    415|
+------+----------------------------------------------+----------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:12 ; elapsed = 00:08:05 . Memory (MB): peak = 4290.141 ; gain = 1818.039 ; free physical = 47386 ; free virtual = 52310
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 960 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:46 ; elapsed = 00:07:36 . Memory (MB): peak = 4294.051 ; gain = 869.371 ; free physical = 55805 ; free virtual = 60734
Synthesis Optimization Complete : Time (s): cpu = 00:06:14 ; elapsed = 00:08:09 . Memory (MB): peak = 4294.051 ; gain = 1821.949 ; free physical = 55881 ; free virtual = 60736
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.051 ; gain = 0.000 ; free physical = 55674 ; free virtual = 60529
INFO: [Netlist 29-17] Analyzing 34888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4391.766 ; gain = 0.000 ; free physical = 55541 ; free virtual = 60397
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18696 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 102 instances
  LD => LDCE: 16320 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 192 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 320 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 688 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 880 instances

INFO: [Common 17-83] Releasing license: Synthesis
627 Infos, 368 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:08 ; elapsed = 00:09:08 . Memory (MB): peak = 4391.766 ; gain = 2797.164 ; free physical = 55943 ; free virtual = 60798
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4391.766 ; gain = 0.000 ; free physical = 55941 ; free virtual = 60796
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/caohy/tpu/tpu.runs/synth_1/tpu.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 4415.777 ; gain = 24.012 ; free physical = 55904 ; free virtual = 60789
INFO: [runtcl-4] Executing : report_utilization -file tpu_utilization_synth.rpt -pb tpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 20 00:29:05 2020...
