@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN362 :"e:\github_repos\gray_code_core\gray_code_core\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":857:6:857:7|Removing sequential instance aempty_r (in view: corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: MO231 :"e:\github_repos\gray_code_core\gray_code_core\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":976:6:976:7|Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N: MO231 :"e:\github_repos\gray_code_core\gray_code_core\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":956:6:956:7|Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N: MO231 :"e:\github_repos\gray_code_core\gray_code_core\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":818:6:818:7|Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated) instance rptr[11:0] 
@N: MO231 :"e:\github_repos\gray_code_core\gray_code_core\component\work\corefifo_c0\corefifo_c0_0\rtl\vhdl\core\corefifo_async.vhd":797:6:797:7|Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async(translated) instance wptr[11:0] 
@N: FP130 |Promoting Net RCLOCK on CLKINT  I_62 
@N: FP130 |Promoting Net COREFIFO_C0_0.R1\.r_corefifo_resetSync.shift_reg[1] on CLKINT  I_63 
@N: FP130 |Promoting Net WCLOCK on CLKINT  I_64 
@N: FP130 |Promoting Net COREFIFO_C0_0.R1\.w_corefifo_resetSync.shift_reg[1] on CLKINT  I_65 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
