
Information: Checking generated_clocks...
Warning: A non-unate path in clock network for clock 'uart_clk'
 from pin 'Uart_ins/UartIf_ins/ClkDiv_tx/U3/Y' is detected. (TIM-052)

Information: Checking loops...
Warning: timing loops detected. (TIM-209)
    #              loop breakpoint

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
U9/A1                    -> U9/Y                     fast/AO22X4             #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
U7/A1                    -> U7/Y                     fast/AO22X4             #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
U5/A1                    -> U5/Y                     fast/AO22X4             #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
U3/A1                    -> U3/Y                     fast/AO22X4             #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
U6/A1                    -> U6/Y                     fast/AO22X4             #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
U8/A1                    -> U8/Y                     fast/AO22X4             #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
U10/A1                   -> U10/Y                    fast/AO22X4             #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
U4/A1                    -> U4/Y                     fast/AO22X4             #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
cpu/U272/A               -> cpu/U272/Y               fast/CLKINVX16          #
cpu/U11/B1               -> cpu/U11/Y                fast/OAI2BB2X4           

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
cpu/U3/B1                -> cpu/U3/Y                 fast/OAI2BB2X4          #
cpu/U400/A               -> cpu/U400/Y               fast/CLKINVX12           

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
cpu/U6/B1                -> cpu/U6/Y                 fast/OAI2BB2X4          #
cpu/U402/A               -> cpu/U402/Y               fast/CLKINVX12           

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
cpu/U287/A               -> cpu/U287/Y               fast/CLKINVX12          #
cpu/U9/B1                -> cpu/U9/Y                 fast/OAI2BB2X4           

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
cpu/U8/B1                -> cpu/U8/Y                 fast/OAI2BB2X4           
cpu/U284/A               -> cpu/U284/Y               fast/CLKINVX12          #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
cpu/U5/B1                -> cpu/U5/Y                 fast/OAI2BB2X4           
cpu/U276/A               -> cpu/U276/Y               fast/CLKINVX12          #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
cpu/U10/B1               -> cpu/U10/Y                fast/OAI2BB2X4           
cpu/U291/A               -> cpu/U291/Y               fast/CLKINVX12          #

                 cell_arc                            lib cell
--------------------------------------------------------------------------------
cpu/U7/B1                -> cpu/U7/Y                 fast/OAI2BB2X4           
cpu/U281/A               -> cpu/U281/Y               fast/CLKINVX12          #

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
