

================================================================
== Vivado HLS Report for 'dma_mm2reg'
================================================================
* Date:           Wed Mar 29 01:46:58 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        dma_mm2reg_passthrough
* Solution:       dma_mm2reg_passthrough
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        31|         24|          1|  inf |    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 24, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 24, D = 31, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile1_5_V), !map !23"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile1_4_V), !map !29"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile1_3_V), !map !35"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile1_2_V), !map !41"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile1_1_V), !map !47"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile1_0_V), !map !53"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile0_5_V), !map !59"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile0_4_V), !map !63"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile0_3_V), !map !67"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile0_2_V), !map !71"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile0_1_V), !map !75"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame1_tile0_0_V), !map !79"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile1_5_V), !map !83"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile1_4_V), !map !87"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile1_3_V), !map !91"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile1_2_V), !map !95"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile1_1_V), !map !99"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile1_0_V), !map !103"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile0_5_V), !map !107"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile0_4_V), !map !111"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile0_3_V), !map !115"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile0_2_V), !map !119"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile0_1_V), !map !123"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_frame0_tile0_0_V), !map !127"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile1_5_V), !map !131"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile1_4_V), !map !135"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile1_3_V), !map !139"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile1_2_V), !map !143"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile1_1_V), !map !147"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile1_0_V), !map !151"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile0_5_V), !map !155"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile0_4_V), !map !159"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile0_3_V), !map !163"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile0_2_V), !map !167"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile0_1_V), !map !171"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame1_tile0_0_V), !map !175"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile1_5_V), !map !179"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile1_4_V), !map !183"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile1_3_V), !map !187"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile1_2_V), !map !191"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile1_1_V), !map !195"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile1_0_V), !map !199"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile0_5_V), !map !203"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile0_4_V), !map !207"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile0_3_V), !map !211"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile0_2_V), !map !215"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile0_1_V), !map !219"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame0_tile0_0_V), !map !223"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %px_clk_V), !map !227"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %frame_trigger_V), !map !233"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_frame_base_V), !map !237"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_frame_base_V), !map !243"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @dma_mm2reg_str) nounwind"   --->   Operation 85 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %px_clk_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:60]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %frame_trigger_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:61]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:71]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_frame_base_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [4 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:73]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_frame_base_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [4 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:74]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_frame0_tile0_0_V, i16* %in_frame0_tile0_1_V, i16* %in_frame0_tile0_2_V, i16* %in_frame0_tile0_3_V, i16* %in_frame0_tile0_4_V, i16* %in_frame0_tile0_5_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:76]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_frame0_tile1_0_V, i16* %in_frame0_tile1_1_V, i16* %in_frame0_tile1_2_V, i16* %in_frame0_tile1_3_V, i16* %in_frame0_tile1_4_V, i16* %in_frame0_tile1_5_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:77]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_frame1_tile0_0_V, i16* %in_frame1_tile0_1_V, i16* %in_frame1_tile0_2_V, i16* %in_frame1_tile0_3_V, i16* %in_frame1_tile0_4_V, i16* %in_frame1_tile0_5_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:78]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_frame1_tile1_0_V, i16* %in_frame1_tile1_1_V, i16* %in_frame1_tile1_2_V, i16* %in_frame1_tile1_3_V, i16* %in_frame1_tile1_4_V, i16* %in_frame1_tile1_5_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:79]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_frame0_tile0_0_V, i16* %out_frame0_tile0_1_V, i16* %out_frame0_tile0_2_V, i16* %out_frame0_tile0_3_V, i16* %out_frame0_tile0_4_V, i16* %out_frame0_tile0_5_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:80]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_frame0_tile1_0_V, i16* %out_frame0_tile1_1_V, i16* %out_frame0_tile1_2_V, i16* %out_frame0_tile1_3_V, i16* %out_frame0_tile1_4_V, i16* %out_frame0_tile1_5_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:81]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_frame1_tile0_0_V, i16* %out_frame1_tile0_1_V, i16* %out_frame1_tile0_2_V, i16* %out_frame1_tile0_3_V, i16* %out_frame1_tile0_4_V, i16* %out_frame1_tile0_5_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:82]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_frame1_tile1_0_V, i16* %out_frame1_tile1_1_V, i16* %out_frame1_tile1_2_V, i16* %out_frame1_tile1_3_V, i16* %out_frame1_tile1_4_V, i16* %out_frame1_tile1_5_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:83]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.66ns)   --->   "br label %1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:100]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%out_row_1 = phi i32 [ 0, %0 ], [ %in_row_4, %7 ]" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:244]   --->   Operation 100 'phi' 'out_row_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%out_row = phi i32 [ 0, %0 ], [ %out_row_2, %7 ]"   --->   Operation 101 'phi' 'out_row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%out_col_1 = phi i32 [ 1, %0 ], [ %in_col_2, %7 ]" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:250]   --->   Operation 102 'phi' 'out_col_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%out_col = phi i32 [ 0, %0 ], [ %out_col_2, %7 ]"   --->   Operation 103 'phi' 'out_col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_82 = shl i32 %out_row_1, 11" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 104 'shl' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_83 = shl i32 %out_row_1, 7" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 105 'shl' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp = sub i32 %tmp_82, %tmp_83" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 106 'sub' 'tmp' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_1)   --->   "%tmp_84 = shl i32 %out_col_1, 2" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 107 'shl' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp_1 = sub i32 %tmp_84, %out_col_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 108 'sub' 'tmp_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 1082130432, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 109 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_3 = add i32 %tmp1, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 110 'add' 'tmp_3' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_4 = zext i32 %tmp_3 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 111 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr = getelementptr i16* %in_frame_base_V, i64 %tmp_4" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 112 'getelementptr' 'in_frame_base_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_85 = shl i32 %out_row, 11" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 113 'shl' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_86 = shl i32 %out_row, 7" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 114 'shl' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp_14 = sub i32 %tmp_85, %tmp_86" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 115 'sub' 'tmp_14' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_87 = shl i32 %out_col, 2" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 116 'shl' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp_15 = sub i32 %tmp_87, %out_col" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 117 'sub' 'tmp_15' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 1098907648, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 118 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_16 = add i32 %tmp7, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 119 'add' 'tmp_16' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (2.43ns)   --->   "%tmp_40 = icmp eq i32 %out_col_1, 639" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:167]   --->   Operation 120 'icmp' 'tmp_40' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %2, label %3" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:167]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.70ns)   --->   "%in_col = add nsw i32 %out_col_1, 1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:175]   --->   Operation 122 'add' 'in_col' <Predicate = (!tmp_40)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.66ns)   --->   "br label %4"   --->   Operation 123 'br' <Predicate = (!tmp_40)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 124 [7/7] (8.75ns)   --->   "%in_frame_base_V_load = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 124 'readreq' 'in_frame_base_V_load' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 1082130433, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 125 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_6 = add i32 %tmp2, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 126 'add' 'tmp_6' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_7 = zext i32 %tmp_6 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 127 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_1 = getelementptr i16* %in_frame_base_V, i64 %tmp_7" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 128 'getelementptr' 'in_frame_base_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_16 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 129 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%out_frame_base_V_add = getelementptr i64* %out_frame_base_V, i64 %tmp_17" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 130 'getelementptr' 'out_frame_base_V_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_1 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 131 'writereq' 'out_frame_base_V_add_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 1098907649, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 132 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_18 = add i32 %tmp8, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 133 'add' 'tmp_18' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 134 [6/7] (8.75ns)   --->   "%in_frame_base_V_load = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 134 'readreq' 'in_frame_base_V_load' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 135 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_1, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 135 'readreq' 'in_frame_base_V_load_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 1082130434, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 136 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_9 = add i32 %tmp3, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 137 'add' 'tmp_9' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %tmp_9 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 138 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_2 = getelementptr i16* %in_frame_base_V, i64 %tmp_s" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 139 'getelementptr' 'in_frame_base_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%out_frame0_tile1_0_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile1_0_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 140 'read' 'out_frame0_tile1_0_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%p_s = zext i16 %out_frame0_tile1_0_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 141 'zext' 'p_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add, i64 %p_s, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 142 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_19 = zext i32 %tmp_18 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 143 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_3 = getelementptr i64* %out_frame_base_V, i64 %tmp_19" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 144 'getelementptr' 'out_frame_base_V_add_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_4 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_3, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 145 'writereq' 'out_frame_base_V_add_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i32 1098907650, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 146 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_20 = add i32 %tmp9, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 147 'add' 'tmp_20' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 148 [5/7] (8.75ns)   --->   "%in_frame_base_V_load = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 148 'readreq' 'in_frame_base_V_load' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 149 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_1, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 149 'readreq' 'in_frame_base_V_load_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 150 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_2, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 150 'readreq' 'in_frame_base_V_load_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 1082132352, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 151 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_5 = add i32 %tmp4, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 152 'add' 'tmp_5' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_5 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 153 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_3 = getelementptr i16* %in_frame_base_V, i64 %tmp_8" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 154 'getelementptr' 'in_frame_base_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_2 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 155 'writeresp' 'out_frame_base_V_add_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%out_frame0_tile1_1_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile1_1_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 156 'read' 'out_frame0_tile1_1_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_1 = zext i16 %out_frame0_tile1_1_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 157 'zext' 'p_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_3, i64 %p_1, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 158 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %tmp_20 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 159 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_6 = getelementptr i64* %out_frame_base_V, i64 %tmp_21" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 160 'getelementptr' 'out_frame_base_V_add_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_7 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_6, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 161 'writereq' 'out_frame_base_V_add_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i32 1098909568, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 162 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_22 = add i32 %tmp10, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 163 'add' 'tmp_22' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 164 [4/7] (8.75ns)   --->   "%in_frame_base_V_load = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 164 'readreq' 'in_frame_base_V_load' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 165 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_1, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 165 'readreq' 'in_frame_base_V_load_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 166 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_2, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 166 'readreq' 'in_frame_base_V_load_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 167 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_3, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 167 'readreq' 'in_frame_base_V_load_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 1082132353, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 168 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_10 = add i32 %tmp5, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 169 'add' 'tmp_10' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_11 = zext i32 %tmp_10 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 170 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_4 = getelementptr i16* %in_frame_base_V, i64 %tmp_11" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 171 'getelementptr' 'in_frame_base_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_2 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 172 'writeresp' 'out_frame_base_V_add_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 173 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_5 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_3)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 173 'writeresp' 'out_frame_base_V_add_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%out_frame0_tile1_2_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile1_2_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 174 'read' 'out_frame0_tile1_2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%p_2 = zext i16 %out_frame0_tile1_2_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 175 'zext' 'p_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_6, i64 %p_2, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 176 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_23 = zext i32 %tmp_22 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 177 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_9 = getelementptr i64* %out_frame_base_V, i64 %tmp_23" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 178 'getelementptr' 'out_frame_base_V_add_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_10 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_9, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 179 'writereq' 'out_frame_base_V_add_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 1098909569, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 180 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 181 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_24 = add i32 %tmp11, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 181 'add' 'tmp_24' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 182 [3/7] (8.75ns)   --->   "%in_frame_base_V_load = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 182 'readreq' 'in_frame_base_V_load' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 183 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_1, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 183 'readreq' 'in_frame_base_V_load_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 184 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_2, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 184 'readreq' 'in_frame_base_V_load_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 185 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_3, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 185 'readreq' 'in_frame_base_V_load_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 186 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_4, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 186 'readreq' 'in_frame_base_V_load_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 1082132354, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 187 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 188 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_12 = add i32 %tmp6, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 188 'add' 'tmp_12' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_13 = zext i32 %tmp_12 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 189 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_5 = getelementptr i16* %in_frame_base_V, i64 %tmp_13" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 190 'getelementptr' 'in_frame_base_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_2 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 191 'writeresp' 'out_frame_base_V_add_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 192 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_5 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_3)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 192 'writeresp' 'out_frame_base_V_add_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 193 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_8 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_6)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 193 'writeresp' 'out_frame_base_V_add_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%out_frame0_tile1_3_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile1_3_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 194 'read' 'out_frame0_tile1_3_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%p_3 = zext i16 %out_frame0_tile1_3_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 195 'zext' 'p_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_9, i64 %p_3, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 196 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %tmp_24 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 197 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_12 = getelementptr i64* %out_frame_base_V, i64 %tmp_25" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 198 'getelementptr' 'out_frame_base_V_add_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_13 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_12, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 199 'writereq' 'out_frame_base_V_add_13' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i32 1098909570, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 200 'add' 'tmp12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_26 = add i32 %tmp12, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 201 'add' 'tmp_26' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 202 [1/1] (2.43ns)   --->   "%tmp_41 = icmp eq i32 %out_row_1, 718" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:169]   --->   Operation 202 'icmp' 'tmp_41' <Predicate = (tmp_40)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (2.70ns)   --->   "%in_row = add nsw i32 %out_row_1, 2" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:172]   --->   Operation 203 'add' 'in_row' <Predicate = (tmp_40)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.79ns)   --->   "%in_row_1 = select i1 %tmp_41, i32 0, i32 %in_row" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:169]   --->   Operation 204 'select' 'in_row_1' <Predicate = (tmp_40)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (1.66ns)   --->   "br label %4" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:174]   --->   Operation 205 'br' <Predicate = (tmp_40)> <Delay = 1.66>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 206 [2/7] (8.75ns)   --->   "%in_frame_base_V_load = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 206 'readreq' 'in_frame_base_V_load' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 207 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_1, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 207 'readreq' 'in_frame_base_V_load_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 208 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_2, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 208 'readreq' 'in_frame_base_V_load_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 209 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_3, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 209 'readreq' 'in_frame_base_V_load_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 210 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_4, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 210 'readreq' 'in_frame_base_V_load_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 211 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_5, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 211 'readreq' 'in_frame_base_V_load_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 212 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_2 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 212 'writeresp' 'out_frame_base_V_add_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 213 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_5 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_3)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 213 'writeresp' 'out_frame_base_V_add_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 214 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_8 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_6)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 214 'writeresp' 'out_frame_base_V_add_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 215 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_11 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_9)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 215 'writeresp' 'out_frame_base_V_add_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%out_frame0_tile1_4_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile1_4_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 216 'read' 'out_frame0_tile1_4_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%p_4 = zext i16 %out_frame0_tile1_4_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 217 'zext' 'p_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_12, i64 %p_4, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 218 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_27 = zext i32 %tmp_26 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 219 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_15 = getelementptr i64* %out_frame_base_V, i64 %tmp_27" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 220 'getelementptr' 'out_frame_base_V_add_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_16 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_15, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 221 'writereq' 'out_frame_base_V_add_16' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i32 1107296256, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 222 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 223 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_28 = add i32 %tmp13, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 223 'add' 'tmp_28' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%out_row_2 = phi i32 [ %in_row_1, %2 ], [ %out_row_1, %3 ]"   --->   Operation 224 'phi' 'out_row_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%out_col_2 = phi i32 [ 0, %2 ], [ %in_col, %3 ]"   --->   Operation 225 'phi' 'out_col_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_88 = shl i32 %out_row_2, 11" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 226 'shl' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_89 = shl i32 %out_row_2, 7" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 227 'shl' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp_42 = sub i32 %tmp_88, %tmp_89" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 228 'sub' 'tmp_42' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_90 = shl i32 %out_col_2, 2" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 229 'shl' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (2.70ns) (out node of the LUT)   --->   "%tmp_43 = sub i32 %tmp_90, %out_col_2" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 230 'sub' 'tmp_43' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 1082130432, %tmp_43" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 231 'add' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 232 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_44 = add i32 %tmp19, %tmp_42" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 232 'add' 'tmp_44' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_45 = zext i32 %tmp_44 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 233 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_6 = getelementptr i16* %in_frame_base_V, i64 %tmp_45" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 234 'getelementptr' 'in_frame_base_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (2.43ns)   --->   "%tmp_80 = icmp eq i32 %out_col_2, 639" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:242]   --->   Operation 235 'icmp' 'tmp_80' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %5, label %6" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:242]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (2.70ns)   --->   "%in_col_1 = add nsw i32 %out_col_2, 1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:250]   --->   Operation 237 'add' 'in_col_1' <Predicate = (!tmp_80)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (1.66ns)   --->   "br label %7"   --->   Operation 238 'br' <Predicate = (!tmp_80)> <Delay = 1.66>
ST_8 : Operation 239 [1/1] (2.43ns)   --->   "%tmp_81 = icmp eq i32 %out_row_2, 718" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:244]   --->   Operation 239 'icmp' 'tmp_81' <Predicate = (tmp_80)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (2.70ns)   --->   "%in_row_2 = add nsw i32 %out_row_2, 2" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:247]   --->   Operation 240 'add' 'in_row_2' <Predicate = (tmp_80)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 241 [1/7] (8.75ns)   --->   "%in_frame_base_V_load = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 241 'readreq' 'in_frame_base_V_load' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 242 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_1, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 242 'readreq' 'in_frame_base_V_load_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 243 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_2, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 243 'readreq' 'in_frame_base_V_load_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 244 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_3, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 244 'readreq' 'in_frame_base_V_load_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 245 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_4, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 245 'readreq' 'in_frame_base_V_load_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 246 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_5, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 246 'readreq' 'in_frame_base_V_load_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 247 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_2 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:142]   --->   Operation 247 'writeresp' 'out_frame_base_V_add_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 248 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_5 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_3)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 248 'writeresp' 'out_frame_base_V_add_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 249 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_8 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_6)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 249 'writeresp' 'out_frame_base_V_add_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 250 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_11 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_9)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 250 'writeresp' 'out_frame_base_V_add_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 251 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_14 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_12)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 251 'writeresp' 'out_frame_base_V_add_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%out_frame0_tile1_5_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile1_5_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 252 'read' 'out_frame0_tile1_5_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%p_5 = zext i16 %out_frame0_tile1_5_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 253 'zext' 'p_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_15, i64 %p_5, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 254 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_29 = zext i32 %tmp_28 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 255 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_18 = getelementptr i64* %out_frame_base_V, i64 %tmp_29" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 256 'getelementptr' 'out_frame_base_V_add_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_19 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_18, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 257 'writereq' 'out_frame_base_V_add_19' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 1107296257, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 258 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 259 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_30 = add i32 %tmp14, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 259 'add' 'tmp_30' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 260 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_6, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 260 'readreq' 'in_frame_base_V_load_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i32 1082130433, %tmp_43" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 261 'add' 'tmp20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 262 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_46 = add i32 %tmp20, %tmp_42" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 262 'add' 'tmp_46' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_47 = zext i32 %tmp_46 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 263 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_7 = getelementptr i16* %in_frame_base_V, i64 %tmp_47" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 264 'getelementptr' 'in_frame_base_V_addr_7' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 265 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_12 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 265 'read' 'in_frame_base_V_addr_12' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile0_0_V, i16 %in_frame_base_V_addr_12)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:110]   --->   Operation 266 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_1, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 267 'readreq' 'in_frame_base_V_load_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 268 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_2, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 268 'readreq' 'in_frame_base_V_load_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 269 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_3, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 269 'readreq' 'in_frame_base_V_load_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 270 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_4, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 270 'readreq' 'in_frame_base_V_load_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 271 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_5, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 271 'readreq' 'in_frame_base_V_load_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile0_0_V, i16 %in_frame_base_V_addr_12)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:118]   --->   Operation 272 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_5 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_3)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:143]   --->   Operation 273 'writeresp' 'out_frame_base_V_add_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 274 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_8 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_6)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 274 'writeresp' 'out_frame_base_V_add_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 275 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_11 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_9)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 275 'writeresp' 'out_frame_base_V_add_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 276 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_14 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_12)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 276 'writeresp' 'out_frame_base_V_add_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 277 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_17 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_15)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 277 'writeresp' 'out_frame_base_V_add_17' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%out_frame1_tile1_0_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile1_0_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 278 'read' 'out_frame1_tile1_0_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%p_6 = zext i16 %out_frame1_tile1_0_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 279 'zext' 'p_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_18, i64 %p_6, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 280 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_31 = zext i32 %tmp_30 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 281 'zext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_21 = getelementptr i64* %out_frame_base_V, i64 %tmp_31" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 282 'getelementptr' 'out_frame_base_V_add_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_22 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_21, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 283 'writereq' 'out_frame_base_V_add_22' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i32 1107296258, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 284 'add' 'tmp15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 285 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_32 = add i32 %tmp15, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 285 'add' 'tmp_32' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 286 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_6, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 286 'readreq' 'in_frame_base_V_load_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 287 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_7, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 287 'readreq' 'in_frame_base_V_load_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i32 1082130434, %tmp_43" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 288 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 289 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_48 = add i32 %tmp21, %tmp_42" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 289 'add' 'tmp_48' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_49 = zext i32 %tmp_48 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 290 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_8 = getelementptr i16* %in_frame_base_V, i64 %tmp_49" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 291 'getelementptr' 'in_frame_base_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i32 1082132352, %tmp_43" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 292 'add' 'tmp22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 293 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_50 = add i32 %tmp22, %tmp_42" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 293 'add' 'tmp_50' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_51 = zext i32 %tmp_50 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 294 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_9 = getelementptr i16* %in_frame_base_V, i64 %tmp_51" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 295 'getelementptr' 'in_frame_base_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp23 = add i32 1082132353, %tmp_43" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 296 'add' 'tmp23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 297 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_52 = add i32 %tmp23, %tmp_42" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 297 'add' 'tmp_52' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_53 = zext i32 %tmp_52 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 298 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_10 = getelementptr i16* %in_frame_base_V, i64 %tmp_53" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 299 'getelementptr' 'in_frame_base_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i32 1082132354, %tmp_43" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 300 'add' 'tmp24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 301 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_54 = add i32 %tmp24, %tmp_42" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 301 'add' 'tmp_54' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_55 = zext i32 %tmp_54 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 302 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%in_frame_base_V_addr_11 = getelementptr i16* %in_frame_base_V, i64 %tmp_55" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 303 'getelementptr' 'in_frame_base_V_addr_11' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 304 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_13 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 304 'read' 'in_frame_base_V_addr_13' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile0_1_V, i16 %in_frame_base_V_addr_13)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:111]   --->   Operation 305 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_2 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_2, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 306 'readreq' 'in_frame_base_V_load_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 307 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_3, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 307 'readreq' 'in_frame_base_V_load_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 308 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_4, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 308 'readreq' 'in_frame_base_V_load_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 309 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_5, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 309 'readreq' 'in_frame_base_V_load_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile0_1_V, i16 %in_frame_base_V_addr_13)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:119]   --->   Operation 310 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_8 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_6)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:144]   --->   Operation 311 'writeresp' 'out_frame_base_V_add_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 312 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_11 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_9)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 312 'writeresp' 'out_frame_base_V_add_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 313 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_14 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_12)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 313 'writeresp' 'out_frame_base_V_add_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 314 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_17 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_15)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 314 'writeresp' 'out_frame_base_V_add_17' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 315 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_20 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_18)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 315 'writeresp' 'out_frame_base_V_add_20' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%out_frame1_tile1_1_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile1_1_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 316 'read' 'out_frame1_tile1_1_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%p_7 = zext i16 %out_frame1_tile1_1_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 317 'zext' 'p_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_21, i64 %p_7, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 318 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_33 = zext i32 %tmp_32 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 319 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_24 = getelementptr i64* %out_frame_base_V, i64 %tmp_33" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 320 'getelementptr' 'out_frame_base_V_add_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_25 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_24, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 321 'writereq' 'out_frame_base_V_add_25' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i32 1107298176, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 322 'add' 'tmp16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 323 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_34 = add i32 %tmp16, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 323 'add' 'tmp_34' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 324 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_6, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 324 'readreq' 'in_frame_base_V_load_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 325 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_7, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 325 'readreq' 'in_frame_base_V_load_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 326 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_8, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 326 'readreq' 'in_frame_base_V_load_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 327 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_14 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_2)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 327 'read' 'in_frame_base_V_addr_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile0_2_V, i16 %in_frame_base_V_addr_14)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:112]   --->   Operation 328 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_3 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_3, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 329 'readreq' 'in_frame_base_V_load_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 330 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_4, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 330 'readreq' 'in_frame_base_V_load_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 331 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_5, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 331 'readreq' 'in_frame_base_V_load_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile0_2_V, i16 %in_frame_base_V_addr_14)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:120]   --->   Operation 332 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_11 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_9)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:145]   --->   Operation 333 'writeresp' 'out_frame_base_V_add_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 334 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_14 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_12)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 334 'writeresp' 'out_frame_base_V_add_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 335 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_17 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_15)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 335 'writeresp' 'out_frame_base_V_add_17' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 336 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_20 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_18)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 336 'writeresp' 'out_frame_base_V_add_20' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 337 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_23 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_21)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 337 'writeresp' 'out_frame_base_V_add_23' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%out_frame1_tile1_2_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile1_2_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 338 'read' 'out_frame1_tile1_2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%p_8 = zext i16 %out_frame1_tile1_2_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 339 'zext' 'p_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_24, i64 %p_8, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 340 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_35 = zext i32 %tmp_34 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 341 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_27 = getelementptr i64* %out_frame_base_V, i64 %tmp_35" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 342 'getelementptr' 'out_frame_base_V_add_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_28 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_27, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 343 'writereq' 'out_frame_base_V_add_28' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i32 1107298177, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 344 'add' 'tmp17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 345 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_36 = add i32 %tmp17, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 345 'add' 'tmp_36' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 1107298178, %tmp_15" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 346 'add' 'tmp18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 347 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_38 = add i32 %tmp18, %tmp_14" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 347 'add' 'tmp_38' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 348 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_6, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 348 'readreq' 'in_frame_base_V_load_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 349 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_7, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 349 'readreq' 'in_frame_base_V_load_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 350 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_8, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 350 'readreq' 'in_frame_base_V_load_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 351 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_9, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 351 'readreq' 'in_frame_base_V_load_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 352 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_15 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_3)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 352 'read' 'in_frame_base_V_addr_15' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile0_3_V, i16 %in_frame_base_V_addr_15)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:113]   --->   Operation 353 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_4, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 354 'readreq' 'in_frame_base_V_load_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 355 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_5, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 355 'readreq' 'in_frame_base_V_load_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile0_3_V, i16 %in_frame_base_V_addr_15)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:121]   --->   Operation 356 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 357 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_14 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_12)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:146]   --->   Operation 357 'writeresp' 'out_frame_base_V_add_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 358 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_17 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_15)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 358 'writeresp' 'out_frame_base_V_add_17' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 359 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_20 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_18)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 359 'writeresp' 'out_frame_base_V_add_20' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 360 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_23 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_21)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 360 'writeresp' 'out_frame_base_V_add_23' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 361 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_26 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_24)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 361 'writeresp' 'out_frame_base_V_add_26' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%out_frame1_tile1_3_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile1_3_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 362 'read' 'out_frame1_tile1_3_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%p_9 = zext i16 %out_frame1_tile1_3_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 363 'zext' 'p_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_27, i64 %p_9, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 364 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_37 = zext i32 %tmp_36 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 365 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_30 = getelementptr i64* %out_frame_base_V, i64 %tmp_37" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 366 'getelementptr' 'out_frame_base_V_add_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_31 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_30, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 367 'writereq' 'out_frame_base_V_add_31' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 368 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_6, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 368 'readreq' 'in_frame_base_V_load_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 369 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_7, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 369 'readreq' 'in_frame_base_V_load_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 370 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_8, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 370 'readreq' 'in_frame_base_V_load_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 371 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_9, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 371 'readreq' 'in_frame_base_V_load_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 372 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_10, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 372 'readreq' 'in_frame_base_V_load_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 373 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_16 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_4)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 373 'read' 'in_frame_base_V_addr_16' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile0_4_V, i16 %in_frame_base_V_addr_16)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:114]   --->   Operation 374 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_5, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 375 'readreq' 'in_frame_base_V_load_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile0_4_V, i16 %in_frame_base_V_addr_16)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:122]   --->   Operation 376 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_17 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_15)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:147]   --->   Operation 377 'writeresp' 'out_frame_base_V_add_17' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 378 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_20 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_18)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 378 'writeresp' 'out_frame_base_V_add_20' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 379 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_23 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_21)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 379 'writeresp' 'out_frame_base_V_add_23' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 380 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_26 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_24)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 380 'writeresp' 'out_frame_base_V_add_26' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 381 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_29 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_27)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 381 'writeresp' 'out_frame_base_V_add_29' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%out_frame1_tile1_4_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile1_4_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 382 'read' 'out_frame1_tile1_4_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%p_10 = zext i16 %out_frame1_tile1_4_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 383 'zext' 'p_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_30, i64 %p_10, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 384 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_39 = zext i32 %tmp_38 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 385 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_33 = getelementptr i64* %out_frame_base_V, i64 %tmp_39" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 386 'getelementptr' 'out_frame_base_V_add_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_34 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_33, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 387 'writereq' 'out_frame_base_V_add_34' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 388 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_6, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 388 'readreq' 'in_frame_base_V_load_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 389 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_7, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 389 'readreq' 'in_frame_base_V_load_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 390 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_8, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 390 'readreq' 'in_frame_base_V_load_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 391 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_9, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 391 'readreq' 'in_frame_base_V_load_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 392 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_10, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 392 'readreq' 'in_frame_base_V_load_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 393 [7/7] (8.75ns)   --->   "%in_frame_base_V_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_11, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 393 'readreq' 'in_frame_base_V_load_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i32 1098907648, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 394 'add' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 395 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_56 = add i32 %tmp25, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 395 'add' 'tmp_56' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 396 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_17 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_5)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 396 'read' 'in_frame_base_V_addr_17' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile0_5_V, i16 %in_frame_base_V_addr_17)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:115]   --->   Operation 397 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile0_5_V, i16 %in_frame_base_V_addr_17)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:123]   --->   Operation 398 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 399 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_20 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_18)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:154]   --->   Operation 399 'writeresp' 'out_frame_base_V_add_20' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 400 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_23 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_21)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 400 'writeresp' 'out_frame_base_V_add_23' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 401 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_26 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_24)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 401 'writeresp' 'out_frame_base_V_add_26' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 402 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_29 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_27)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 402 'writeresp' 'out_frame_base_V_add_29' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 403 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_32 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_30)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 403 'writeresp' 'out_frame_base_V_add_32' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%out_frame1_tile1_5_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile1_5_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 404 'read' 'out_frame1_tile1_5_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "%p_11 = zext i16 %out_frame1_tile1_5_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 405 'zext' 'p_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_33, i64 %p_11, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 406 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 407 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_6, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 407 'readreq' 'in_frame_base_V_load_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 408 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_7, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 408 'readreq' 'in_frame_base_V_load_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 409 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_8, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 409 'readreq' 'in_frame_base_V_load_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 410 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_9, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 410 'readreq' 'in_frame_base_V_load_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 411 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_10, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 411 'readreq' 'in_frame_base_V_load_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 412 [6/7] (8.75ns)   --->   "%in_frame_base_V_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_11, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 412 'readreq' 'in_frame_base_V_load_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_57 = zext i32 %tmp_56 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 413 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_36 = getelementptr i64* %out_frame_base_V, i64 %tmp_57" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 414 'getelementptr' 'out_frame_base_V_add_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_37 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_36, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 415 'writereq' 'out_frame_base_V_add_37' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = add i32 1098907649, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 416 'add' 'tmp26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 417 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_58 = add i32 %tmp26, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 417 'add' 'tmp_58' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 418 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_23 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_21)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:155]   --->   Operation 418 'writeresp' 'out_frame_base_V_add_23' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 419 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_26 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_24)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 419 'writeresp' 'out_frame_base_V_add_26' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 420 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_29 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_27)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 420 'writeresp' 'out_frame_base_V_add_29' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 421 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_32 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_30)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 421 'writeresp' 'out_frame_base_V_add_32' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 422 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_35 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_33)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 422 'writeresp' 'out_frame_base_V_add_35' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 423 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_18 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_6)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 423 'read' 'in_frame_base_V_addr_18' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile1_0_V, i16 %in_frame_base_V_addr_18)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:185]   --->   Operation 424 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 425 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_7, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 425 'readreq' 'in_frame_base_V_load_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 426 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_8, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 426 'readreq' 'in_frame_base_V_load_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 427 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_9, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 427 'readreq' 'in_frame_base_V_load_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 428 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_10, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 428 'readreq' 'in_frame_base_V_load_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 429 [5/7] (8.75ns)   --->   "%in_frame_base_V_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_11, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 429 'readreq' 'in_frame_base_V_load_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile1_0_V, i16 %in_frame_base_V_addr_18)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:193]   --->   Operation 430 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (0.00ns)   --->   "%out_frame0_tile0_0_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile0_0_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 431 'read' 'out_frame0_tile0_0_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 432 [1/1] (0.00ns)   --->   "%p_12 = zext i16 %out_frame0_tile0_0_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 432 'zext' 'p_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 433 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_36, i64 %p_12, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 433 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_59 = zext i32 %tmp_58 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 434 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 435 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_39 = getelementptr i64* %out_frame_base_V, i64 %tmp_59" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 435 'getelementptr' 'out_frame_base_V_add_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 436 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_40 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_39, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 436 'writereq' 'out_frame_base_V_add_40' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i32 1098907650, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 437 'add' 'tmp27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 438 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_60 = add i32 %tmp27, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 438 'add' 'tmp_60' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 439 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_26 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_24)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:156]   --->   Operation 439 'writeresp' 'out_frame_base_V_add_26' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 440 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_29 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_27)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 440 'writeresp' 'out_frame_base_V_add_29' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 441 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_32 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_30)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 441 'writeresp' 'out_frame_base_V_add_32' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 442 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_35 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_33)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 442 'writeresp' 'out_frame_base_V_add_35' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 443 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_19 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_7)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 443 'read' 'in_frame_base_V_addr_19' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 444 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile1_1_V, i16 %in_frame_base_V_addr_19)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:186]   --->   Operation 444 'write' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 445 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_8, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 445 'readreq' 'in_frame_base_V_load_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 446 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_9, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 446 'readreq' 'in_frame_base_V_load_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 447 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_10, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 447 'readreq' 'in_frame_base_V_load_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 448 [4/7] (8.75ns)   --->   "%in_frame_base_V_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_11, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 448 'readreq' 'in_frame_base_V_load_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 449 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile1_1_V, i16 %in_frame_base_V_addr_19)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:194]   --->   Operation 449 'write' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 450 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_38 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_36)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 450 'writeresp' 'out_frame_base_V_add_38' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 451 [1/1] (0.00ns)   --->   "%out_frame0_tile0_1_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile0_1_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 451 'read' 'out_frame0_tile0_1_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 452 [1/1] (0.00ns)   --->   "%p_13 = zext i16 %out_frame0_tile0_1_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 452 'zext' 'p_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 453 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_39, i64 %p_13, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 453 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_61 = zext i32 %tmp_60 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 454 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 455 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_42 = getelementptr i64* %out_frame_base_V, i64 %tmp_61" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 455 'getelementptr' 'out_frame_base_V_add_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 456 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_43 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_42, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 456 'writereq' 'out_frame_base_V_add_43' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i32 1098909568, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 457 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 458 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_62 = add i32 %tmp28, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 458 'add' 'tmp_62' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 459 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_29 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_27)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:157]   --->   Operation 459 'writeresp' 'out_frame_base_V_add_29' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 460 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_32 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_30)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 460 'writeresp' 'out_frame_base_V_add_32' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 461 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_35 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_33)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 461 'writeresp' 'out_frame_base_V_add_35' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 462 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_20 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_8)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 462 'read' 'in_frame_base_V_addr_20' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 463 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile1_2_V, i16 %in_frame_base_V_addr_20)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:187]   --->   Operation 463 'write' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 464 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_9, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 464 'readreq' 'in_frame_base_V_load_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 465 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_10, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 465 'readreq' 'in_frame_base_V_load_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 466 [3/7] (8.75ns)   --->   "%in_frame_base_V_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_11, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 466 'readreq' 'in_frame_base_V_load_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile1_2_V, i16 %in_frame_base_V_addr_20)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:195]   --->   Operation 467 'write' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 468 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_38 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_36)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 468 'writeresp' 'out_frame_base_V_add_38' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 469 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_41 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_39)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 469 'writeresp' 'out_frame_base_V_add_41' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "%out_frame0_tile0_2_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile0_2_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 470 'read' 'out_frame0_tile0_2_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%p_14 = zext i16 %out_frame0_tile0_2_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 471 'zext' 'p_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_42, i64 %p_14, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 472 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_63 = zext i32 %tmp_62 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 473 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 474 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_45 = getelementptr i64* %out_frame_base_V, i64 %tmp_63" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 474 'getelementptr' 'out_frame_base_V_add_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 475 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_46 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_45, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 475 'writereq' 'out_frame_base_V_add_46' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp29 = add i32 1098909569, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 476 'add' 'tmp29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 477 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_64 = add i32 %tmp29, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 477 'add' 'tmp_64' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 478 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_32 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_30)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:158]   --->   Operation 478 'writeresp' 'out_frame_base_V_add_32' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 479 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_35 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_33)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 479 'writeresp' 'out_frame_base_V_add_35' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 480 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_21 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_9)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 480 'read' 'in_frame_base_V_addr_21' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 481 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile1_3_V, i16 %in_frame_base_V_addr_21)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:188]   --->   Operation 481 'write' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 482 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_10, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 482 'readreq' 'in_frame_base_V_load_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 483 [2/7] (8.75ns)   --->   "%in_frame_base_V_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_11, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 483 'readreq' 'in_frame_base_V_load_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 484 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile1_3_V, i16 %in_frame_base_V_addr_21)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:196]   --->   Operation 484 'write' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 485 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_38 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_36)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 485 'writeresp' 'out_frame_base_V_add_38' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 486 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_41 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_39)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 486 'writeresp' 'out_frame_base_V_add_41' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 487 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_44 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_42)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 487 'writeresp' 'out_frame_base_V_add_44' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 488 [1/1] (0.00ns)   --->   "%out_frame0_tile0_3_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile0_3_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 488 'read' 'out_frame0_tile0_3_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 489 [1/1] (0.00ns)   --->   "%p_15 = zext i16 %out_frame0_tile0_3_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 489 'zext' 'p_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 490 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_45, i64 %p_15, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 490 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_65 = zext i32 %tmp_64 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 491 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_48 = getelementptr i64* %out_frame_base_V, i64 %tmp_65" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 492 'getelementptr' 'out_frame_base_V_add_48' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 493 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_49 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_48, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 493 'writereq' 'out_frame_base_V_add_49' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp30 = add i32 1098909570, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 494 'add' 'tmp30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 495 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_66 = add i32 %tmp30, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 495 'add' 'tmp_66' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:100]   --->   Operation 496 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:101]   --->   Operation 497 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 498 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_35 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_33)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:159]   --->   Operation 498 'writeresp' 'out_frame_base_V_add_35' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 499 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_22 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_10)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 499 'read' 'in_frame_base_V_addr_22' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 500 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile1_4_V, i16 %in_frame_base_V_addr_22)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:189]   --->   Operation 500 'write' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 501 [1/7] (8.75ns)   --->   "%in_frame_base_V_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_frame_base_V_addr_11, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 501 'readreq' 'in_frame_base_V_load_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile1_4_V, i16 %in_frame_base_V_addr_22)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:197]   --->   Operation 502 'write' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 503 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_38 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_36)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 503 'writeresp' 'out_frame_base_V_add_38' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 504 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_41 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_39)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 504 'writeresp' 'out_frame_base_V_add_41' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 505 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_44 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_42)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 505 'writeresp' 'out_frame_base_V_add_44' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 506 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_47 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_45)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 506 'writeresp' 'out_frame_base_V_add_47' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 507 [1/1] (0.00ns)   --->   "%out_frame0_tile0_4_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile0_4_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 507 'read' 'out_frame0_tile0_4_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 508 [1/1] (0.00ns)   --->   "%p_16 = zext i16 %out_frame0_tile0_4_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 508 'zext' 'p_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 509 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_48, i64 %p_16, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 509 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_67 = zext i32 %tmp_66 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 510 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_51 = getelementptr i64* %out_frame_base_V, i64 %tmp_67" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 511 'getelementptr' 'out_frame_base_V_add_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 512 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_52 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_51, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 512 'writereq' 'out_frame_base_V_add_52' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp31 = add i32 1107296256, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 513 'add' 'tmp31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 514 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_68 = add i32 %tmp31, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 514 'add' 'tmp_68' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 515 [1/1] (8.75ns)   --->   "%in_frame_base_V_addr_23 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_frame_base_V_addr_11)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 515 'read' 'in_frame_base_V_addr_23' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 516 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame0_tile1_5_V, i16 %in_frame_base_V_addr_23)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:190]   --->   Operation 516 'write' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 517 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %in_frame1_tile1_5_V, i16 %in_frame_base_V_addr_23)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:198]   --->   Operation 517 'write' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 518 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_38 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_36)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:217]   --->   Operation 518 'writeresp' 'out_frame_base_V_add_38' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 519 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_41 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_39)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 519 'writeresp' 'out_frame_base_V_add_41' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 520 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_44 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_42)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 520 'writeresp' 'out_frame_base_V_add_44' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 521 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_47 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_45)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 521 'writeresp' 'out_frame_base_V_add_47' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 522 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_50 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_48)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 522 'writeresp' 'out_frame_base_V_add_50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 523 [1/1] (0.00ns)   --->   "%out_frame0_tile0_5_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame0_tile0_5_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 523 'read' 'out_frame0_tile0_5_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 524 [1/1] (0.00ns)   --->   "%p_17 = zext i16 %out_frame0_tile0_5_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 524 'zext' 'p_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 525 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_51, i64 %p_17, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 525 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_69 = zext i32 %tmp_68 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 526 'zext' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 527 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_54 = getelementptr i64* %out_frame_base_V, i64 %tmp_69" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 527 'getelementptr' 'out_frame_base_V_add_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 528 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_55 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_54, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 528 'writereq' 'out_frame_base_V_add_55' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i32 1107296257, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 529 'add' 'tmp32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 530 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_70 = add i32 %tmp32, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 530 'add' 'tmp_70' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 531 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_41 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_39)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:218]   --->   Operation 531 'writeresp' 'out_frame_base_V_add_41' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 532 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_44 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_42)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 532 'writeresp' 'out_frame_base_V_add_44' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 533 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_47 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_45)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 533 'writeresp' 'out_frame_base_V_add_47' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 534 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_50 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_48)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 534 'writeresp' 'out_frame_base_V_add_50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 535 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_53 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_51)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 535 'writeresp' 'out_frame_base_V_add_53' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 536 [1/1] (0.00ns)   --->   "%out_frame1_tile0_0_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile0_0_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 536 'read' 'out_frame1_tile0_0_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 537 [1/1] (0.00ns)   --->   "%p_18 = zext i16 %out_frame1_tile0_0_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 537 'zext' 'p_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 538 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_54, i64 %p_18, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 538 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_71 = zext i32 %tmp_70 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 539 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 540 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_57 = getelementptr i64* %out_frame_base_V, i64 %tmp_71" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 540 'getelementptr' 'out_frame_base_V_add_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 541 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_58 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_57, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 541 'writereq' 'out_frame_base_V_add_58' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp33 = add i32 1107296258, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 542 'add' 'tmp33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 543 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_72 = add i32 %tmp33, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 543 'add' 'tmp_72' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 544 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_44 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_42)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:219]   --->   Operation 544 'writeresp' 'out_frame_base_V_add_44' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 545 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_47 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_45)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 545 'writeresp' 'out_frame_base_V_add_47' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 546 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_50 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_48)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 546 'writeresp' 'out_frame_base_V_add_50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 547 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_53 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_51)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 547 'writeresp' 'out_frame_base_V_add_53' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 548 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_56 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_54)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 548 'writeresp' 'out_frame_base_V_add_56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 549 [1/1] (0.00ns)   --->   "%out_frame1_tile0_1_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile0_1_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 549 'read' 'out_frame1_tile0_1_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 550 [1/1] (0.00ns)   --->   "%p_19 = zext i16 %out_frame1_tile0_1_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 550 'zext' 'p_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 551 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_57, i64 %p_19, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 551 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_73 = zext i32 %tmp_72 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 552 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 553 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_60 = getelementptr i64* %out_frame_base_V, i64 %tmp_73" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 553 'getelementptr' 'out_frame_base_V_add_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 554 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_61 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_60, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 554 'writereq' 'out_frame_base_V_add_61' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i32 1107298176, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 555 'add' 'tmp34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 556 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_74 = add i32 %tmp34, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 556 'add' 'tmp_74' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 557 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_47 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_45)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:220]   --->   Operation 557 'writeresp' 'out_frame_base_V_add_47' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 558 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_50 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_48)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 558 'writeresp' 'out_frame_base_V_add_50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 559 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_53 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_51)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 559 'writeresp' 'out_frame_base_V_add_53' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 560 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_56 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_54)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 560 'writeresp' 'out_frame_base_V_add_56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 561 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_59 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_57)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 561 'writeresp' 'out_frame_base_V_add_59' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 562 [1/1] (0.00ns)   --->   "%out_frame1_tile0_2_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile0_2_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 562 'read' 'out_frame1_tile0_2_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 563 [1/1] (0.00ns)   --->   "%p_20 = zext i16 %out_frame1_tile0_2_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 563 'zext' 'p_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 564 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_60, i64 %p_20, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 564 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_75 = zext i32 %tmp_74 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 565 'zext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 566 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_63 = getelementptr i64* %out_frame_base_V, i64 %tmp_75" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 566 'getelementptr' 'out_frame_base_V_add_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 567 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_64 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_63, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 567 'writereq' 'out_frame_base_V_add_64' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i32 1107298177, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 568 'add' 'tmp35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 569 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_76 = add i32 %tmp35, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 569 'add' 'tmp_76' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp36 = add i32 1107298178, %tmp_1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 570 'add' 'tmp36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 571 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_78 = add i32 %tmp36, %tmp" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 571 'add' 'tmp_78' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 572 [1/1] (0.79ns)   --->   "%in_row_3 = select i1 %tmp_81, i32 0, i32 %in_row_2" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:244]   --->   Operation 572 'select' 'in_row_3' <Predicate = (tmp_80)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 573 [1/1] (1.66ns)   --->   "br label %7" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:249]   --->   Operation 573 'br' <Predicate = (tmp_80)> <Delay = 1.66>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 574 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_50 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_48)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:221]   --->   Operation 574 'writeresp' 'out_frame_base_V_add_50' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 575 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_53 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_51)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 575 'writeresp' 'out_frame_base_V_add_53' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 576 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_56 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_54)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 576 'writeresp' 'out_frame_base_V_add_56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 577 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_59 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_57)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 577 'writeresp' 'out_frame_base_V_add_59' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 578 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_62 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_60)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 578 'writeresp' 'out_frame_base_V_add_62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 579 [1/1] (0.00ns)   --->   "%out_frame1_tile0_3_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile0_3_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 579 'read' 'out_frame1_tile0_3_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 580 [1/1] (0.00ns)   --->   "%p_21 = zext i16 %out_frame1_tile0_3_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 580 'zext' 'p_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 581 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_63, i64 %p_21, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 581 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_77 = zext i32 %tmp_76 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 582 'zext' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 583 [1/1] (0.00ns)   --->   "%out_frame1_tile0_4_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile0_4_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 583 'read' 'out_frame1_tile0_4_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 584 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_66 = getelementptr i64* %out_frame_base_V, i64 %tmp_77" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 584 'getelementptr' 'out_frame_base_V_add_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 585 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_67 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_66, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 585 'writereq' 'out_frame_base_V_add_67' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 586 [1/1] (0.00ns)   --->   "%out_frame1_tile0_5_s = call i16 @_ssdm_op_Read.ap_none.i16P(i16* %out_frame1_tile0_5_V)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 586 'read' 'out_frame1_tile0_5_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 587 [1/1] (0.00ns)   --->   "%in_row_4 = phi i32 [ %in_row_3, %5 ], [ %out_row_2, %6 ]"   --->   Operation 587 'phi' 'in_row_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 588 [1/1] (0.00ns)   --->   "%in_col_2 = phi i32 [ 0, %5 ], [ %in_col_1, %6 ]"   --->   Operation 588 'phi' 'in_col_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 589 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:252]   --->   Operation 589 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 590 [1/1] (0.00ns)   --->   "br label %1" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:252]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 591 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_53 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_51)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:222]   --->   Operation 591 'writeresp' 'out_frame_base_V_add_53' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 592 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_56 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_54)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 592 'writeresp' 'out_frame_base_V_add_56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 593 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_59 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_57)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 593 'writeresp' 'out_frame_base_V_add_59' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 594 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_62 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_60)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 594 'writeresp' 'out_frame_base_V_add_62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 595 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_65 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_63)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 595 'writeresp' 'out_frame_base_V_add_65' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 596 [1/1] (0.00ns)   --->   "%p_22 = zext i16 %out_frame1_tile0_4_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 596 'zext' 'p_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 597 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_66, i64 %p_22, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 597 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_79 = zext i32 %tmp_78 to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 598 'zext' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 599 [1/1] (0.00ns)   --->   "%out_frame_base_V_add_69 = getelementptr i64* %out_frame_base_V, i64 %tmp_79" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 599 'getelementptr' 'out_frame_base_V_add_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 600 [1/1] (8.75ns)   --->   "%out_frame_base_V_add_70 = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_frame_base_V_add_69, i32 1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 600 'writereq' 'out_frame_base_V_add_70' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 601 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_56 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_54)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:229]   --->   Operation 601 'writeresp' 'out_frame_base_V_add_56' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 602 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_59 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_57)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 602 'writeresp' 'out_frame_base_V_add_59' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 603 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_62 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_60)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 603 'writeresp' 'out_frame_base_V_add_62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 604 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_65 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_63)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 604 'writeresp' 'out_frame_base_V_add_65' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 605 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_68 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_66)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 605 'writeresp' 'out_frame_base_V_add_68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 606 [1/1] (0.00ns)   --->   "%p_23 = zext i16 %out_frame1_tile0_5_s to i64" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 606 'zext' 'p_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 607 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_frame_base_V_add_69, i64 %p_23, i8 -1)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 607 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 608 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_59 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_57)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:230]   --->   Operation 608 'writeresp' 'out_frame_base_V_add_59' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 609 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_62 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_60)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 609 'writeresp' 'out_frame_base_V_add_62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 610 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_65 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_63)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 610 'writeresp' 'out_frame_base_V_add_65' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 611 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_68 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_66)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 611 'writeresp' 'out_frame_base_V_add_68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 612 [5/5] (8.75ns)   --->   "%out_frame_base_V_add_71 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_69)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 612 'writeresp' 'out_frame_base_V_add_71' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 613 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_62 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_60)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:231]   --->   Operation 613 'writeresp' 'out_frame_base_V_add_62' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 614 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_65 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_63)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 614 'writeresp' 'out_frame_base_V_add_65' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 615 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_68 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_66)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 615 'writeresp' 'out_frame_base_V_add_68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 616 [4/5] (8.75ns)   --->   "%out_frame_base_V_add_71 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_69)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 616 'writeresp' 'out_frame_base_V_add_71' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 617 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_65 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_63)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:232]   --->   Operation 617 'writeresp' 'out_frame_base_V_add_65' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 618 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_68 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_66)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 618 'writeresp' 'out_frame_base_V_add_68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 619 [3/5] (8.75ns)   --->   "%out_frame_base_V_add_71 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_69)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 619 'writeresp' 'out_frame_base_V_add_71' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 620 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_68 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_66)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:233]   --->   Operation 620 'writeresp' 'out_frame_base_V_add_68' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 621 [2/5] (8.75ns)   --->   "%out_frame_base_V_add_71 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_69)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 621 'writeresp' 'out_frame_base_V_add_71' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 622 [1/5] (8.75ns)   --->   "%out_frame_base_V_add_71 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_frame_base_V_add_69)" [../dma_driver_hls/dma_mm2reg_passthrough.cpp:234]   --->   Operation 622 'writeresp' 'out_frame_base_V_add_71' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_row', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:244) with incoming values : ('in_row', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:169) ('in_row', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:244) [121]  (1.66 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'phi' operation ('out_row', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:244) with incoming values : ('in_row', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:169) ('in_row', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:244) [121]  (0 ns)
	'shl' operation ('tmp_83', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [128]  (0 ns)
	'sub' operation ('tmp', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [129]  (2.7 ns)
	'add' operation ('tmp_3', ../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [133]  (4.5 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [136]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [136]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [136]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [136]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [136]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [136]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [136]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:110) [137]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:111) [144]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:112) [151]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:113) [158]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:114) [165]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:115) [172]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:155) [256]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:156) [265]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:157) [274]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:158) [283]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:159) [292]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:190) [351]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:218) [376]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:219) [385]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:220) [394]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:221) [403]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:222) [412]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:229) [421]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:230) [430]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:231) [439]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:232) [448]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:233) [457]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_frame_base_V' (../dma_driver_hls/dma_mm2reg_passthrough.cpp:234) [466]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
