

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Sun Nov  5 12:22:44 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_Master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_33_1     |        ?|        ?|         1|          1|          1|     inf|       yes|
        |- VITIS_LOOP_40_2     |  1440080|  1440080|    360020|          -|          -|       4|        no|
        | + VITIS_LOOP_40_2.1  |   120001|   120001|         3|          1|          1|  120000|       yes|
        | + VITIS_LOOP_46_3    |   120000|   120000|         2|          1|          1|  120000|       yes|
        | + VITIS_LOOP_40_2.3  |   120001|   120001|         3|          1|          1|  120000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    288|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     663|    814|    -|
|Memory           |      215|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    297|    -|
|Register         |        -|    -|     407|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      217|    0|    1070|   1399|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       50|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  151|  234|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  512|  580|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  663|  814|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory | Module| BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    |buff_U  |buff   |      215|  0|   0|    0|  120000|   32|     1|      3840000|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    |Total   |       |      215|  0|   0|    0|  120000|   32|     1|      3840000|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_246_p2               |         +|   0|  0|  28|          21|          19|
    |add_ln40_fu_240_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln44_fu_262_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln46_fu_304_p2                 |         +|   0|  0|  24|          17|           1|
    |add_ln49_fu_321_p2                 |         +|   0|  0|  39|          32|          32|
    |empty_20_fu_287_p2                 |         +|   0|  0|  24|          17|           1|
    |empty_24_fu_327_p2                 |         +|   0|  0|  24|          17|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_io                |       and|   0|  0|   2|           1|           1|
    |exitcond2_fu_293_p2                |      icmp|   0|  0|  13|          17|          15|
    |exitcond86_fu_333_p2               |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln40_fu_252_p2                |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln46_fu_310_p2                |      icmp|   0|  0|  13|          17|          15|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 288|         238|         181|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  106|         21|    1|         21|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2               |    9|          2|    1|          2|
    |ap_phi_mux_loop_index6_phi_fu_210_p4  |    9|          2|   17|         34|
    |buff_address0                         |   14|          3|   17|         51|
    |buff_address1                         |   14|          3|   17|         51|
    |buff_d0                               |   14|          3|   32|         96|
    |gmem_blk_n_AR                         |    9|          2|    1|          2|
    |gmem_blk_n_AW                         |    9|          2|    1|          2|
    |gmem_blk_n_B                          |    9|          2|    1|          2|
    |gmem_blk_n_R                          |    9|          2|    1|          2|
    |gmem_blk_n_W                          |    9|          2|    1|          2|
    |i_reg_218                             |    9|          2|   17|         34|
    |loop_index6_reg_206                   |    9|          2|   17|         34|
    |loop_index_reg_229                    |    9|          2|   17|         34|
    |phi_mul_reg_195                       |    9|          2|   21|         42|
    |seg_reg_184                           |    9|          2|    3|          6|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  297|         63|  169|        424|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_read_reg_352                     |  64|   0|   64|          0|
    |add_ln40_1_reg_362                 |  21|   0|   21|          0|
    |add_ln40_reg_357                   |   3|   0|    3|          0|
    |ap_CS_fsm                          |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |buff_addr_1_reg_400                |  17|   0|   17|          0|
    |buff_load_1_reg_420                |  32|   0|   32|          0|
    |empty_20_reg_377                   |  17|   0|   17|          0|
    |exitcond2_reg_382                  |   1|   0|    1|          0|
    |exitcond2_reg_382_pp0_iter1_reg    |   1|   0|    1|          0|
    |exitcond86_reg_411                 |   1|   0|    1|          0|
    |exitcond86_reg_411_pp2_iter1_reg   |   1|   0|    1|          0|
    |gmem_addr_read_reg_386             |  32|   0|   32|          0|
    |gmem_addr_reg_370                  |  64|   0|   64|          0|
    |i_reg_218                          |  17|   0|   17|          0|
    |icmp_ln46_reg_396                  |   1|   0|    1|          0|
    |loop_index6_reg_206                |  17|   0|   17|          0|
    |loop_index6_reg_206_pp0_iter1_reg  |  17|   0|   17|          0|
    |loop_index_reg_229                 |  17|   0|   17|          0|
    |phi_mul_reg_195                    |  21|   0|   21|          0|
    |seg_reg_184                        |   3|   0|    3|          0|
    |value_read_reg_347                 |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 407|   0|  407|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       example|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

