<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › stmicro › stmmac › dwmac_dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dwmac_dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>
<span class="cm">  DWMAC DMA Header file.</span>

<span class="cm">  Copyright (C) 2007-2009  STMicroelectronics Ltd</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Author: Giuseppe Cavallaro &lt;peppe.cavallaro@st.com&gt;</span>
<span class="cm">*******************************************************************************/</span>

<span class="cm">/* DMA CRS Control and Status Register Mapping */</span>
<span class="cp">#define DMA_BUS_MODE		0x00001000	</span><span class="cm">/* Bus Mode */</span><span class="cp"></span>
<span class="cp">#define DMA_XMT_POLL_DEMAND	0x00001004	</span><span class="cm">/* Transmit Poll Demand */</span><span class="cp"></span>
<span class="cp">#define DMA_RCV_POLL_DEMAND	0x00001008	</span><span class="cm">/* Received Poll Demand */</span><span class="cp"></span>
<span class="cp">#define DMA_RCV_BASE_ADDR	0x0000100c	</span><span class="cm">/* Receive List Base */</span><span class="cp"></span>
<span class="cp">#define DMA_TX_BASE_ADDR	0x00001010	</span><span class="cm">/* Transmit List Base */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS		0x00001014	</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA_CONTROL		0x00001018	</span><span class="cm">/* Ctrl (Operational Mode) */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA		0x0000101c	</span><span class="cm">/* Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DMA_MISSED_FRAME_CTR	0x00001020	</span><span class="cm">/* Missed Frame Counter */</span><span class="cp"></span>
<span class="cp">#define DMA_AXI_BUS_MODE       0x00001028      </span><span class="cm">/* AXI Bus Mode */</span><span class="cp"></span>
<span class="cp">#define DMA_CUR_TX_BUF_ADDR	0x00001050	</span><span class="cm">/* Current Host Tx Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA_CUR_RX_BUF_ADDR	0x00001054	</span><span class="cm">/* Current Host Rx Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA_HW_FEATURE		0x00001058	</span><span class="cm">/* HW Feature Register */</span><span class="cp"></span>

<span class="cm">/* DMA Control register defines */</span>
<span class="cp">#define DMA_CONTROL_ST		0x00002000	</span><span class="cm">/* Start/Stop Transmission */</span><span class="cp"></span>
<span class="cp">#define DMA_CONTROL_SR		0x00000002	</span><span class="cm">/* Start/Stop Receive */</span><span class="cp"></span>

<span class="cm">/* DMA Normal interrupt */</span>
<span class="cp">#define DMA_INTR_ENA_NIE 0x00010000	</span><span class="cm">/* Normal Summary */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_TIE 0x00000001	</span><span class="cm">/* Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_TUE 0x00000004	</span><span class="cm">/* Transmit Buffer Unavailable */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_RIE 0x00000040	</span><span class="cm">/* Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_ERE 0x00004000	</span><span class="cm">/* Early Receive */</span><span class="cp"></span>

<span class="cp">#define DMA_INTR_NORMAL	(DMA_INTR_ENA_NIE | DMA_INTR_ENA_RIE | \</span>
<span class="cp">			DMA_INTR_ENA_TIE)</span>

<span class="cm">/* DMA Abnormal interrupt */</span>
<span class="cp">#define DMA_INTR_ENA_AIE 0x00008000	</span><span class="cm">/* Abnormal Summary */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_FBE 0x00002000	</span><span class="cm">/* Fatal Bus Error */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_ETE 0x00000400	</span><span class="cm">/* Early Transmit */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_RWE 0x00000200	</span><span class="cm">/* Receive Watchdog */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_RSE 0x00000100	</span><span class="cm">/* Receive Stopped */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_RUE 0x00000080	</span><span class="cm">/* Receive Buffer Unavailable */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_UNE 0x00000020	</span><span class="cm">/* Tx Underflow */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_OVE 0x00000010	</span><span class="cm">/* Receive Overflow */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_TJE 0x00000008	</span><span class="cm">/* Transmit Jabber */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_TSE 0x00000002	</span><span class="cm">/* Transmit Stopped */</span><span class="cp"></span>

<span class="cp">#define DMA_INTR_ABNORMAL	(DMA_INTR_ENA_AIE | DMA_INTR_ENA_FBE | \</span>
<span class="cp">				DMA_INTR_ENA_UNE)</span>

<span class="cm">/* DMA default interrupt mask */</span>
<span class="cp">#define DMA_INTR_DEFAULT_MASK	(DMA_INTR_NORMAL | DMA_INTR_ABNORMAL)</span>

<span class="cm">/* DMA Status register defines */</span>
<span class="cp">#define DMA_STATUS_GPI		0x10000000	</span><span class="cm">/* PMT interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_GMI		0x08000000	</span><span class="cm">/* MMC interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_GLI		0x04000000	</span><span class="cm">/* GMAC Line interface int */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_GMI		0x08000000</span>
<span class="cp">#define DMA_STATUS_GLI		0x04000000</span>
<span class="cp">#define DMA_STATUS_EB_MASK	0x00380000	</span><span class="cm">/* Error Bits Mask */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_EB_TX_ABORT	0x00080000	</span><span class="cm">/* Error Bits - TX Abort */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_EB_RX_ABORT	0x00100000	</span><span class="cm">/* Error Bits - RX Abort */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TS_MASK	0x00700000	</span><span class="cm">/* Transmit Process State */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TS_SHIFT	20</span>
<span class="cp">#define DMA_STATUS_RS_MASK	0x000e0000	</span><span class="cm">/* Receive Process State */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RS_SHIFT	17</span>
<span class="cp">#define DMA_STATUS_NIS	0x00010000	</span><span class="cm">/* Normal Interrupt Summary */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_AIS	0x00008000	</span><span class="cm">/* Abnormal Interrupt Summary */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_ERI	0x00004000	</span><span class="cm">/* Early Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_FBI	0x00002000	</span><span class="cm">/* Fatal Bus Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_ETI	0x00000400	</span><span class="cm">/* Early Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RWT	0x00000200	</span><span class="cm">/* Receive Watchdog Timeout */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RPS	0x00000100	</span><span class="cm">/* Receive Process Stopped */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RU	0x00000080	</span><span class="cm">/* Receive Buffer Unavailable */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RI	0x00000040	</span><span class="cm">/* Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_UNF	0x00000020	</span><span class="cm">/* Transmit Underflow */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_OVF	0x00000010	</span><span class="cm">/* Receive Overflow */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TJT	0x00000008	</span><span class="cm">/* Transmit Jabber Timeout */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TU	0x00000004	</span><span class="cm">/* Transmit Buffer Unavailable */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TPS	0x00000002	</span><span class="cm">/* Transmit Process Stopped */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TI	0x00000001	</span><span class="cm">/* Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_CONTROL_FTF		0x00100000 </span><span class="cm">/* Flush transmit FIFO */</span><span class="cp"></span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">dwmac_enable_dma_transmission</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dwmac_enable_dma_irq</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dwmac_disable_dma_irq</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dwmac_dma_start_tx</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dwmac_dma_stop_tx</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dwmac_dma_start_rx</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">dwmac_dma_stop_rx</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">dwmac_dma_interrupt</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">stmmac_extra_stats</span> <span class="o">*</span><span class="n">x</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
