

================================================================
== Vivado HLS Report for 'scaleRange'
================================================================
* Date:           Mon May 27 16:10:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x)"   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %x_read, i16 0)" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 6 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.40ns)   --->   "%r_V = add i27 %p_Val2_s, -13107200" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 7 'add' 'r_V' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%OP2_V_cast = zext i27 %r_V to i43" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 8 'zext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (7.18ns)   --->   "%p_Val2_1 = mul i43 %OP2_V_cast, 65468" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 9 'mul' 'p_Val2_1' <Predicate = true> <Delay = 7.18> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1 = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %p_Val2_1, i32 16, i32 42)" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 10 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_4 = call i43 @_ssdm_op_BitConcatenate.i43.i27.i16(i27 %tmp_1, i16 0)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 11 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%zext_cast = zext i43 %tmp_4 to i87" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 12 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (8.62ns)   --->   "%mul = mul i87 %zext_cast, 11258999068427" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 13 'mul' 'mul' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 14 [1/2] (8.62ns)   --->   "%mul = mul i87 %zext_cast, 11258999068427" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 14 'mul' 'mul' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_PartSelect.i14.i87.i32.i32(i87 %mul, i32 72, i32 85)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "ret i14 %tmp" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.4ns
The critical path consists of the following:
	wire read on port 'x' [2]  (0 ns)
	'add' operation ('r.V', RC_Receiver/RC_Receiver.cpp:79) [4]  (2.4 ns)

 <State 2>: 7.18ns
The critical path consists of the following:
	'mul' operation ('p_Val2_1', RC_Receiver/RC_Receiver.cpp:79) [6]  (7.18 ns)

 <State 3>: 8.63ns
The critical path consists of the following:
	'mul' operation ('mul', RC_Receiver/RC_Receiver.cpp:81) [10]  (8.63 ns)

 <State 4>: 8.63ns
The critical path consists of the following:
	'mul' operation ('mul', RC_Receiver/RC_Receiver.cpp:81) [10]  (8.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
