#include "hdl_portable.h"
#include "CodeLib.h"


#define SPI_MEM_FLAGS_RX_BUFFER_READY    (uint32_t)(1)
#define SPI_MEM_FLAGS_SWITCH_TX_REQUEST  (uint32_t)(2)

typedef struct {
  hdl_module_t module;
  const hdl_spi_server_config_t *config;
  struct {
    coroutine_t worker;
    hdl_basic_buffer_t *rx_mem;
    uint32_t received;
    hdl_delegate_t spi_isr;
    hdl_delegate_t nss_isr;
    hdl_event_handler_t spi_cb;
    void *context;
  } private;  
} hdl_spi_server_dma_private_t;

HDL_ASSERRT_STRUCTURE_CAST(hdl_spi_server_dma_private_t, hdl_spi_server_dma_t, SPI_SERVER_DMA_PRIVATE_SIZE, port_spi.h);

static void _hdl_spi_mem_full_reset(hdl_spi_server_dma_private_t *spi) {
  hdl_dma_channel_t *dma_rx = (hdl_dma_channel_t *)spi->module.dependencies[6];
  hdl_dma_channel_t *dma_tx = (hdl_dma_channel_t *)spi->module.dependencies[7];
  spi_i2s_deinit((uint32_t)spi->module.reg);
  hdl_dma_stop(dma_rx);
  hdl_dma_stop(dma_tx);
  spi_parameter_struct init;
  init.device_mode = SPI_SLAVE;
  init.trans_mode = SPI_TRANSMODE_FULLDUPLEX;
  init.frame_size = SPI_FRAMESIZE_8BIT;
  init.endian = spi->config->endian;
  init.clock_polarity_phase = spi->config->polarity;
  init.nss = SPI_NSS_HARD;
  init.prescale = HDL_SPI_PSC_2;
  spi_init((uint32_t)spi->module.reg, &init);
  SPI_CTL1((uint32_t)spi->module.reg) |= SPI_CTL1_ERRIE;
  SPI_CTL1((uint32_t)spi->module.reg) |= SPI_CTL1_DMATEN | SPI_CTL1_DMAREN;
}

static void event_spi_nss(uint32_t event, void *sender, void *context) {
  hdl_spi_server_dma_private_t *spi = (hdl_spi_server_dma_private_t*)context;
  hdl_gpio_pin_t *nss = (hdl_gpio_pin_t *)spi->module.dependencies[3];
  if((event & (uint32_t)nss->module.reg) && hdl_gpio_is_inactive(nss)) {
    if(spi->private.rx_mem) {
      hdl_dma_channel_t *dma_rx = (hdl_dma_channel_t *)spi->module.dependencies[6];
      spi->private.received = (spi->private.rx_mem->size - hdl_dma_get_counter(dma_rx));
    }
  }
}

static void event_spi_isr(uint32_t event, void *sender, void *context) {
  hdl_spi_server_dma_private_t *spi = (hdl_spi_server_dma_private_t *)context;
  uint32_t state = SPI_STAT((uint32_t)spi->module.reg);
  uint32_t cr1 = SPI_CTL1((uint32_t)spi->module.reg);
  if ((state & SPI_ERROR_MASK) != 0) {
    hdl_spi_reset_status((uint32_t)spi->module.reg);
  }
}

void hdl_spi_server_dma_set_handler(hdl_spi_server_dma_t *desc, hdl_event_handler_t handler, void *context) {
  hdl_spi_server_dma_private_t *spi = (hdl_spi_server_dma_private_t*)desc;
  if(desc != NULL) {
    spi->private.spi_cb = handler;
    spi->private.context = context;
  }
}

uint8_t hdl_spi_server_dma_set_rx_buffer(hdl_spi_server_dma_t *desc, hdl_basic_buffer_t *buffer) {
  hdl_spi_server_dma_private_t *spi = (hdl_spi_server_dma_private_t*)desc;
  if((desc != NULL) && (hdl_state(&desc->module) == HDL_MODULE_ACTIVE)) {
    hdl_dma_channel_t *dma_rx = (hdl_dma_channel_t *)spi->module.dependencies[6];
    spi->private.rx_mem = buffer;
    if(buffer != NULL) {
      hdl_dma_run(dma_rx, (uint32_t)&SPI_DATA((uint32_t)spi->module.reg), (uint32_t)buffer->data , (uint32_t)buffer->size);
    }
    else {
      hdl_dma_stop(dma_rx);
    }
    return HDL_TRUE;
  }
  return HDL_FALSE;
}

uint8_t hdl_spi_server_dma_set_tx_data(hdl_spi_server_dma_t *desc, hdl_basic_buffer_t *buffer) {
  hdl_spi_server_dma_private_t *spi = (hdl_spi_server_dma_private_t*)desc;
  if((desc != NULL) && (hdl_state(&desc->module) == HDL_MODULE_ACTIVE)) {
    hdl_dma_channel_t *dma_tx = (hdl_dma_channel_t *)spi->module.dependencies[7];
    if(buffer != NULL) {
      hdl_dma_run(dma_tx, (uint32_t)&SPI_DATA((uint32_t)spi->module.reg), (uint32_t)buffer->data , (uint32_t)buffer->size);
    }
    else {
      hdl_dma_stop(dma_tx);
    }
    return HDL_TRUE;
  }
  return HDL_FALSE;
}

static uint8_t _spi_server_dma_worker(coroutine_t *this, uint8_t cancel, void *arg) {
  hdl_spi_server_dma_private_t *spi = (hdl_spi_server_dma_private_t *) arg;
  if(spi->private.received != 0) {
    _hdl_spi_mem_full_reset(spi);
    if(spi->private.spi_cb != NULL) {
      spi->private.spi_cb(spi->private.received, spi, spi->private.context);
    }
    spi->private.received = 0;
    if(spi->private.rx_mem != NULL) {
      hdl_dma_channel_t *dma_rx = (hdl_dma_channel_t *)spi->module.dependencies[6];
      hdl_dma_run(dma_rx, (uint32_t)&SPI_DATA((uint32_t)spi->module.reg), (uint32_t)spi->private.rx_mem->data , (uint32_t)spi->private.rx_mem->size);
    }
    spi_enable((uint32_t)spi->module.reg);
  }
  return cancel;
}

hdl_module_state_t hdl_spi_server_dma(void *desc, uint8_t enable) {
  hdl_spi_server_dma_private_t *spi = (hdl_spi_server_dma_private_t*)desc;
  spi_i2s_deinit((uint32_t)spi->module.reg);
  if(enable) {
    rcu_periph_clock_enable(spi->config->rcu);
    spi_parameter_struct init;
    init.device_mode = SPI_SLAVE;
    init.trans_mode = SPI_TRANSMODE_FULLDUPLEX;
    init.frame_size = SPI_FRAMESIZE_8BIT;
    init.endian = spi->config->endian;
    init.clock_polarity_phase = spi->config->polarity;
    init.nss = SPI_NSS_HARD;
    init.prescale = HDL_SPI_PSC_2;
    spi_init((uint32_t)spi->module.reg, &init);
    SPI_CTL1((uint32_t)spi->module.reg) |= SPI_CTL1_ERRIE;
    spi->private.nss_isr.context = desc;
    spi->private.nss_isr.handler = &event_spi_nss;
    spi->private.spi_isr.context = desc;
    spi->private.spi_isr.handler = &event_spi_isr;
    hdl_interrupt_controller_t *ic = (hdl_interrupt_controller_t *)spi->module.dependencies[5];
    hdl_event_subscribe(&spi->config->spi_interrupt->event, &spi->private.spi_isr);
    hdl_interrupt_request(ic, spi->config->spi_interrupt);
    hdl_event_subscribe(&spi->config->nss_interrupt->event, &spi->private.nss_isr);
    hdl_interrupt_request(ic, spi->config->nss_interrupt);
    spi->private.received = 0;
    SPI_CTL1((uint32_t)spi->module.reg) |= SPI_CTL1_DMATEN | SPI_CTL1_DMAREN;
    spi_enable((uint32_t)spi->module.reg);
    coroutine_add(&spi->private.worker, &_spi_server_dma_worker, desc);
    return HDL_MODULE_ACTIVE;
  }
  coroutine_cancel(&spi->private.worker);
  rcu_periph_clock_disable(spi->config->rcu);
  return HDL_MODULE_UNLOADED;
}
