#!/bin/bash


#python ../../riscv-compliance-master/gen_mif.py ../../riscv-compliance-master/work/rv32i/I-MISALIGN_LDST-01.elf.objcopy
python ../../riscv-compliance-master/gen_mif.py ../../../../coremark/starsea/test.elf.objcopy
#python ../../riscv-compliance-master/gen_mif.py ../firmware_printf/test.elf.objcopy
#python ../../riscv-compliance-master/gen_mif.py ../firmware_intr/test.elf.objcopy
vcs  -sverilog -full64 -f ../flist \
  +lint=TFIPC-L \
  -P $Verdi_HOME/share/PLI/VCS/LINUX64/novas.tab $Verdi_HOME/share/PLI/VCS/LINUX64/pli.a \
  -l run.log \
  +v2k \
  -debug_all \
  +notimingcheck \
  -lca \
  +define+COREMARK_TB

./simv -l sim.log


