# ğŸ§  MIPS Single Cycle Processor (32-bit)

This project implements a **single-cycle 32-bit MIPS processor** in Verilog, developed as part of the **Hardware Lab coursework** at IIT Guwahati. It supports a minimal but functional set of MIPS instructions and simulates instruction execution at the gate-level.

## ğŸš€ Features

- âœ… **Arithmetic Operations**: `add`, `sub`, `and`, `or`, `slt`
- âœ… **Load/Store Instructions**: `lw`, `sw`
- âœ… **Branching and Control**: `beq`, `j`
- âœ… **Registers**: 32 general-purpose registers
- âœ… **Modular Design**: Clean separation of datapath and control logic
- âœ… **Gate-Level Simulation** using testbenches

## ğŸ“ Architecture Overview

The processor is based on a **single-cycle datapath**, where each instruction completes in one clock cycle. The architecture includes:

- **ALU** â€“ Performs arithmetic and logic operations
- **Register File** â€“ 32 registers with read/write capabilities
- **Instruction Memory** â€“ Stores input program in machine code
- **Data Memory** â€“ For load/store operations
- **Control Unit** â€“ Generates signals to coordinate datapath elements
- **Program Counter (PC)** â€“ Tracks instruction execution

<p align="center">
  <img src="docs/mips-datapath.png" alt="MIPS Datapath" width="600"/>
</p>

> You can add your own datapath diagram under `/docs` and link it here.

## ğŸ§ª Test Cases

Simulation was done using custom **testbenches** written in Verilog. Sample test programs cover:

- Arithmetic sequences
- Conditional branches
- Memory load/store operations

Example:
```assembly
add $t0, $t1, $t2     # t0 = t1 + t2
sw  $t0, 0($t3)       # store result in memory
beq $t0, $t1, LABEL   # branch if equal
