global ad_project_params

set ad_project_params(CLK_MODE) 1
set ad_project_params(NUM_OF_SDI) 1
set ad_project_params(CAPTURE_ZONE) 2
set ad_project_params(DDR_EN) 0
set ad_project_params(NO_REORDER) 0

set ad_project_params(FPGA_BOARD) "zed"
