-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bd_85a6_csc_0_v_hcresampler_core_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_vresampled_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_vresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_vresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_vresampled_empty_n : IN STD_LOGIC;
    stream_in_vresampled_read : OUT STD_LOGIC;
    HwReg_height_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    HwReg_height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_empty_n : IN STD_LOGIC;
    HwReg_height_read : OUT STD_LOGIC;
    HwReg_width_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    HwReg_width_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_empty_n : IN STD_LOGIC;
    HwReg_width_read : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_hresampled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_in_hresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_hresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    stream_in_hresampled_full_n : IN STD_LOGIC;
    stream_in_hresampled_write : OUT STD_LOGIC;
    HwReg_width_c21_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    HwReg_width_c21_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_c21_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_width_c21_full_n : IN STD_LOGIC;
    HwReg_width_c21_write : OUT STD_LOGIC;
    HwReg_height_c27_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    HwReg_height_c27_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_c27_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    HwReg_height_c27_full_n : IN STD_LOGIC;
    HwReg_height_c27_write : OUT STD_LOGIC );
end;


architecture behav of bd_85a6_csc_0_v_hcresampler_core_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal HwReg_height_blk_n : STD_LOGIC;
    signal HwReg_width_blk_n : STD_LOGIC;
    signal HwReg_width_c21_blk_n : STD_LOGIC;
    signal HwReg_height_c27_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal loopHeight_reg_406 : STD_LOGIC_VECTOR (11 downto 0);
    signal HwReg_width_read_reg_411 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln685_fu_213_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln685_reg_416 : STD_LOGIC_VECTOR (2 downto 0);
    signal loopWidth_fu_233_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal loopWidth_reg_421 : STD_LOGIC_VECTOR (12 downto 0);
    signal cmp36727_i_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp36727_i_reg_426 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_3_fu_258_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_3_reg_433 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal pixbuf_y_2_load_reg_438 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln722_fu_253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixbuf_y_3_load_reg_443 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_4_load_reg_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_done : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_idle : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_vresampled_read : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_hresampled_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_hresampled_write : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_9_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_8_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_7_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_5_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_5_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal pixbuf_y_4_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_3_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_2_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_1_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0748793_lcssa819_i_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0744790_lcssa816_i_fu_114 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_lcssa789813_i_fu_110 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_lcssa788810_i_fu_106 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0786_lcssa804_i_fu_102 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0480783_lcssa798_i_fu_98 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0748_lcssa774_i_fu_94 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0744_lcssa771_i_fu_90 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_0740_lcssa765_i_fu_82 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0738_lcssa762_i_fu_78 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0536736_lcssa759_i_fu_74 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_2_fu_70 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal p_0_0_0_0_0536742_lcssa768_i_fu_86 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln720_fu_221_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln720_fu_229_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_in_vresampled_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_in_vresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_vresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_vresampled_empty_n : IN STD_LOGIC;
        stream_in_vresampled_read : OUT STD_LOGIC;
        stream_in_hresampled_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_in_hresampled_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_hresampled_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_in_hresampled_full_n : IN STD_LOGIC;
        stream_in_hresampled_write : OUT STD_LOGIC;
        pixbuf_y_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0536742_lcssa768_i : IN STD_LOGIC_VECTOR (7 downto 0);
        loopWidth : IN STD_LOGIC_VECTOR (12 downto 0);
        select_ln685 : IN STD_LOGIC_VECTOR (2 downto 0);
        zext_ln720 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        pixbuf_y_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_9_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_8_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_7_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_6_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_6_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_6_out_o_ap_vld : OUT STD_LOGIC;
        pixbuf_y_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_5_out_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0748795_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0748795_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0748795_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0744792_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0744792_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0744792_i_out_o_ap_vld : OUT STD_LOGIC;
        p_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out_o_ap_vld : OUT STD_LOGIC;
        p_out1_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_out1_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_out1_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0785_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0785_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0785_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0480782_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0480782_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0480782_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0751_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0751_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0751_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0747_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0747_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0747_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_2_0_0_0741_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_0741_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_0741_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0739_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0739_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0739_i_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0536737_i_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0536737_i_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0536737_i_out_o_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180 : component bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start,
        ap_done => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_done,
        ap_idle => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_idle,
        ap_ready => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready,
        stream_in_vresampled_dout => stream_in_vresampled_dout,
        stream_in_vresampled_num_data_valid => ap_const_lv5_0,
        stream_in_vresampled_fifo_cap => ap_const_lv5_0,
        stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
        stream_in_vresampled_read => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_vresampled_read,
        stream_in_hresampled_din => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_hresampled_din,
        stream_in_hresampled_num_data_valid => ap_const_lv5_0,
        stream_in_hresampled_fifo_cap => ap_const_lv5_0,
        stream_in_hresampled_full_n => stream_in_hresampled_full_n,
        stream_in_hresampled_write => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_hresampled_write,
        pixbuf_y_4 => pixbuf_y_4_load_reg_448,
        pixbuf_y_3 => pixbuf_y_3_load_reg_443,
        pixbuf_y_2 => pixbuf_y_2_load_reg_438,
        pixbuf_y => pixbuf_y_fu_122,
        p_0_0_0_0_0536742_lcssa768_i => p_0_0_0_0_0536742_lcssa768_i_fu_86,
        loopWidth => loopWidth_reg_421,
        select_ln685 => select_ln685_reg_416,
        zext_ln720 => HwReg_width_read_reg_411,
        p_read => p_read,
        pixbuf_y_9_out => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_9_out,
        pixbuf_y_9_out_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_9_out_ap_vld,
        pixbuf_y_8_out => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_8_out,
        pixbuf_y_8_out_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_8_out_ap_vld,
        pixbuf_y_7_out => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_7_out,
        pixbuf_y_7_out_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_7_out_ap_vld,
        pixbuf_y_6_out_i => pixbuf_y_1_fu_126,
        pixbuf_y_6_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o,
        pixbuf_y_6_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o_ap_vld,
        pixbuf_y_5_out => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_5_out,
        pixbuf_y_5_out_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_5_out_ap_vld,
        p_0_1_0_0_0748795_i_out_i => p_0_1_0_0_0748793_lcssa819_i_fu_118,
        p_0_1_0_0_0748795_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o,
        p_0_1_0_0_0748795_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o_ap_vld,
        p_0_1_0_0_0744792_i_out_i => p_0_1_0_0_0744790_lcssa816_i_fu_114,
        p_0_1_0_0_0744792_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o,
        p_0_1_0_0_0744792_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o_ap_vld,
        p_out_i => p_lcssa789813_i_fu_110,
        p_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o,
        p_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o_ap_vld,
        p_out1_i => p_lcssa788810_i_fu_106,
        p_out1_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o,
        p_out1_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o_ap_vld,
        p_0_0_0785_i_out_i => p_0_0_0786_lcssa804_i_fu_102,
        p_0_0_0785_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o,
        p_0_0_0785_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o_ap_vld,
        p_0_0_0480782_i_out_i => p_0_0_0480783_lcssa798_i_fu_98,
        p_0_0_0480782_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o,
        p_0_0_0480782_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o_ap_vld,
        p_0_1_0_0_0751_i_out_i => p_0_1_0_0_0748_lcssa774_i_fu_94,
        p_0_1_0_0_0751_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o,
        p_0_1_0_0_0751_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o_ap_vld,
        p_0_1_0_0_0747_i_out_i => p_0_1_0_0_0744_lcssa771_i_fu_90,
        p_0_1_0_0_0747_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o,
        p_0_1_0_0_0747_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o_ap_vld,
        p_0_2_0_0_0741_i_out_i => p_0_2_0_0_0740_lcssa765_i_fu_82,
        p_0_2_0_0_0741_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o,
        p_0_2_0_0_0741_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o_ap_vld,
        p_0_1_0_0_0739_i_out_i => p_0_1_0_0_0738_lcssa762_i_fu_78,
        p_0_1_0_0_0739_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o,
        p_0_1_0_0_0739_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o_ap_vld,
        p_0_0_0_0_0536737_i_out_i => p_0_0_0_0_0536736_lcssa759_i_fu_74,
        p_0_0_0_0_0536737_i_out_o => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o,
        p_0_0_0_0_0536737_i_out_o_ap_vld => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln722_fu_253_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready = ap_const_logic_1)) then 
                    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_2_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_2_fu_70 <= ap_const_lv12_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                y_2_fu_70 <= y_3_reg_433;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                HwReg_width_read_reg_411 <= HwReg_width_dout;
                cmp36727_i_reg_426 <= cmp36727_i_fu_239_p2;
                loopHeight_reg_406 <= HwReg_height_dout;
                loopWidth_reg_421 <= loopWidth_fu_233_p2;
                    select_ln685_reg_416(0) <= select_ln685_fu_213_p3(0);    select_ln685_reg_416(2) <= select_ln685_fu_213_p3(2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0480783_lcssa798_i_fu_98 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0786_lcssa804_i_fu_102 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0536736_lcssa759_i_fu_74 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp36727_i_reg_426 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_0_0_0_0536742_lcssa768_i_fu_86 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_5_out;
                pixbuf_y_fu_122 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_0738_lcssa762_i_fu_78 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_0744790_lcssa816_i_fu_114 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_0744_lcssa771_i_fu_90 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_0748793_lcssa819_i_fu_118 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_0748_lcssa774_i_fu_94 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o_ap_vld = ap_const_logic_1))) then
                p_0_2_0_0_0740_lcssa765_i_fu_82 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o_ap_vld = ap_const_logic_1))) then
                p_lcssa788810_i_fu_106 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o_ap_vld = ap_const_logic_1))) then
                p_lcssa789813_i_fu_110 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o_ap_vld = ap_const_logic_1))) then
                pixbuf_y_1_fu_126 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_7_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_2_fu_130 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp36727_i_reg_426 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln722_fu_253_p2 = ap_const_lv1_0))) then
                pixbuf_y_2_load_reg_438 <= pixbuf_y_2_fu_130;
                pixbuf_y_3_load_reg_443 <= pixbuf_y_3_fu_134;
                pixbuf_y_4_load_reg_448 <= pixbuf_y_4_fu_138;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_8_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_3_fu_134 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_8_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_9_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_4_fu_138 <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                y_3_reg_433 <= y_3_fu_258_p2;
            end if;
        end if;
    end process;
    select_ln685_reg_416(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c21_full_n, HwReg_height_c27_full_n, cmp36727_i_reg_426, ap_CS_fsm_state2, icmp_ln722_fu_253_p2, grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln722_fu_253_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((cmp36727_i_reg_426 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln722_fu_253_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;

    HwReg_height_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_blk_n <= HwReg_height_empty_n;
        else 
            HwReg_height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    HwReg_height_c27_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_c27_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_c27_blk_n <= HwReg_height_c27_full_n;
        else 
            HwReg_height_c27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_height_c27_din <= HwReg_height_dout;

    HwReg_height_c27_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c21_full_n, HwReg_height_c27_full_n)
    begin
        if ((not(((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_c27_write <= ap_const_logic_1;
        else 
            HwReg_height_c27_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_height_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c21_full_n, HwReg_height_c27_full_n)
    begin
        if ((not(((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_height_read <= ap_const_logic_1;
        else 
            HwReg_height_read <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_width_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_width_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_blk_n <= HwReg_width_empty_n;
        else 
            HwReg_width_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    HwReg_width_c21_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_width_c21_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_c21_blk_n <= HwReg_width_c21_full_n;
        else 
            HwReg_width_c21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    HwReg_width_c21_din <= HwReg_width_dout;

    HwReg_width_c21_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c21_full_n, HwReg_height_c27_full_n)
    begin
        if ((not(((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_c21_write <= ap_const_logic_1;
        else 
            HwReg_width_c21_write <= ap_const_logic_0;
        end if; 
    end process;


    HwReg_width_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c21_full_n, HwReg_height_c27_full_n)
    begin
        if ((not(((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            HwReg_width_read <= ap_const_logic_1;
        else 
            HwReg_width_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c21_full_n, HwReg_height_c27_full_n)
    begin
        if (((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_done)
    begin
        if ((grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, HwReg_height_empty_n, HwReg_width_empty_n, HwReg_width_c21_full_n, HwReg_height_c27_full_n)
    begin
                ap_block_state1 <= ((ap_const_logic_0 = HwReg_height_c27_full_n) or (ap_const_logic_0 = HwReg_width_c21_full_n) or (ap_const_logic_0 = HwReg_width_empty_n) or (ap_const_logic_0 = HwReg_height_empty_n) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln722_fu_253_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln722_fu_253_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln722_fu_253_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln722_fu_253_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp36727_i_fu_239_p2 <= "1" when (loopWidth_fu_233_p2 = ap_const_lv13_0) else "0";
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg;
    icmp_ln722_fu_253_p2 <= "1" when (y_2_fu_70 = loopHeight_reg_406) else "0";
    loopWidth_fu_233_p2 <= std_logic_vector(unsigned(select_ln720_fu_221_p3) + unsigned(zext_ln720_fu_229_p1));
    select_ln685_fu_213_p3 <= 
        ap_const_lv3_0 when (p_read(0) = '1') else 
        ap_const_lv3_5;
    select_ln720_fu_221_p3 <= 
        ap_const_lv13_0 when (p_read(0) = '1') else 
        ap_const_lv13_5;
    stream_in_hresampled_din <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_hresampled_din;

    stream_in_hresampled_write_assign_proc : process(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_hresampled_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stream_in_hresampled_write <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_hresampled_write;
        else 
            stream_in_hresampled_write <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_vresampled_read_assign_proc : process(grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_vresampled_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stream_in_vresampled_read <= grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_stream_in_vresampled_read;
        else 
            stream_in_vresampled_read <= ap_const_logic_0;
        end if; 
    end process;

    y_3_fu_258_p2 <= std_logic_vector(unsigned(y_2_fu_70) + unsigned(ap_const_lv12_1));
    zext_ln720_fu_229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(HwReg_width_dout),13));
end behav;
