/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /nvme/test_zephyr_standalone/zephyr-gsoc-core/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /soc
 *   5   /soc/interrupt-controller@e000e100
 *   6   /clocks
 *   7   /clocks/clk-hse
 *   8   /clocks/pll@0
 *   9   /soc/rcc@58024400
 *   10  /soc/pin-controller@58020000
 *   11  /soc/pin-controller@58020000/adc3_inp0_pc2_c
 *   12  /soc/pin-controller@58020000/adc3_inp1_pc3_c
 *   13  /soc/adc@58026000
 *   14  /dietemp
 *   15  /soc/pin-controller@58020000/i2c4_scl_pb6
 *   16  /soc/pin-controller@58020000/i2c4_sda_ph12
 *   17  /soc/i2c@58001c00
 *   18  /soc/pin-controller@58020000/gpio@58022000
 *   19  /soc/i2c@58001c00/gt911@5d
 *   20  /lvgl_pointer
 *   21  /memory@24000000
 *   22  /memory@30000000
 *   23  /memory@30020000
 *   24  /memory@30040000
 *   25  /memory@38000000
 *   26  /memory@90000000
 *   27  /soc/pin-controller@58020000/i2c1_scl_pb8
 *   28  /soc/pin-controller@58020000/i2c1_sda_pb9
 *   29  /soc/i2c@40005400
 *   30  /smbus1
 *   31  /soc/pin-controller@58020000/i2c2_scl_ph4
 *   32  /soc/pin-controller@58020000/i2c2_sda_pb11
 *   33  /soc/i2c@40005800
 *   34  /smbus2
 *   35  /soc/i2c@40005c00
 *   36  /smbus3
 *   37  /smbus4
 *   38  /vbat
 *   39  /vref
 *   40  /gpio@deadbeef
 *   41  /soc/pin-controller@58020000/adc1_inp0_pa0_c
 *   42  /soc/pin-controller@58020000/adc1_inp10_pc0
 *   43  /soc/pin-controller@58020000/adc1_inp12_pc2
 *   44  /soc/pin-controller@58020000/adc1_inp13_pc3
 *   45  /soc/pin-controller@58020000/adc1_inp16_pa0
 *   46  /soc/pin-controller@58020000/adc1_inp18_pa4
 *   47  /soc/pin-controller@58020000/adc1_inp19_pa5
 *   48  /soc/pin-controller@58020000/adc1_inp1_pa1_c
 *   49  /soc/pin-controller@58020000/adc1_inp4_pc4
 *   50  /soc/pin-controller@58020000/adc1_inp5_pb1
 *   51  /soc/pin-controller@58020000/adc1_inp8_pc5
 *   52  /soc/pin-controller@58020000/adc1_inp9_pb0
 *   53  /soc/adc@40022000
 *   54  /soc/pin-controller@58020000/dac1_out1_pa4
 *   55  /soc/pin-controller@58020000/dac1_out2_pa5
 *   56  /soc/dac@40007400
 *   57  /soc/pin-controller@58020000/usart2_rx_pd6
 *   58  /soc/pin-controller@58020000/usart2_tx_pd5
 *   59  /soc/rcc@58024400/reset-controller
 *   60  /soc/serial@40004400
 *   61  /soc/pin-controller@58020000/uart4_rx_pi9
 *   62  /soc/pin-controller@58020000/uart4_tx_ph13
 *   63  /soc/serial@40004c00
 *   64  /soc/pin-controller@58020000/usart1_rx_pb7
 *   65  /soc/pin-controller@58020000/usart1_tx_pa9
 *   66  /soc/serial@40011000
 *   67  /soc/pin-controller@58020000/usart6_rx_pc7
 *   68  /soc/pin-controller@58020000/usart6_tx_pg14
 *   69  /soc/serial@40011400
 *   70  /soc/pin-controller@58020000/spi1_miso_pg9
 *   71  /soc/pin-controller@58020000/spi1_mosi_pd7
 *   72  /soc/pin-controller@58020000/spi1_sck_pb3
 *   73  /soc/spi@40013000
 *   74  /soc/pin-controller@58020000/spi5_miso_pj11
 *   75  /soc/pin-controller@58020000/spi5_mosi_pj10
 *   76  /soc/pin-controller@58020000/spi5_sck_ph6
 *   77  /soc/spi@40015000
 *   78  /soc/pin-controller@58020000/gpio@58020000
 *   79  /soc/pin-controller@58020000/gpio@58020400
 *   80  /soc/pin-controller@58020000/gpio@58020800
 *   81  /soc/pin-controller@58020000/gpio@58020C00
 *   82  /soc/pin-controller@58020000/gpio@58021000
 *   83  /soc/pin-controller@58020000/gpio@58021800
 *   84  /soc/pin-controller@58020000/gpio@58021C00
 *   85  /soc/pin-controller@58020000/gpio@58022400
 *   86  /soc/pin-controller@58020000/gpio@58022800
 *   87  /soc/timers@40000000
 *   88  /soc/pin-controller@58020000/tim2_ch3_pa2
 *   89  /soc/pin-controller@58020000/tim2_ch4_pa3
 *   90  /soc/timers@40000000/pwm
 *   91  /soc/timers@40000400
 *   92  /soc/pin-controller@58020000/tim3_ch1_pb4
 *   93  /soc/pin-controller@58020000/tim3_ch2_pa7
 *   94  /soc/timers@40000400/pwm
 *   95  /soc/timers@40000800
 *   96  /soc/pin-controller@58020000/tim4_ch2_pd13
 *   97  /soc/pin-controller@58020000/tim4_ch3_pb8
 *   98  /soc/pin-controller@58020000/tim4_ch4_pb9
 *   99  /soc/timers@40000800/pwm
 *   100 /soc/timers@40001800
 *   101 /soc/pin-controller@58020000/tim12_ch1_ph6
 *   102 /soc/timers@40001800/pwm
 *   103 /soc/timers@40010000
 *   104 /soc/pin-controller@58020000/tim1_ch1_pk1
 *   105 /soc/pin-controller@58020000/tim1_ch2_pj11
 *   106 /soc/pin-controller@58020000/tim1_ch3_pj9
 *   107 /soc/timers@40010000/pwm
 *   108 /soc/timers@40010400
 *   109 /soc/pin-controller@58020000/tim8_ch1_pj8
 *   110 /soc/pin-controller@58020000/tim8_ch2_pj10
 *   111 /soc/timers@40010400/pwm
 *   112 /otghs_fs_phy
 *   113 /soc/pin-controller@58020000/usb_otg_fs_dm_pa11
 *   114 /soc/pin-controller@58020000/usb_otg_fs_dp_pa12
 *   115 /soc/usb@40080000
 *   116 /soc/usb@40080000/cdc_acm_uart0
 *   117 /zephyr,user
 *   118 /clocks/clk-csi
 *   119 /clocks/clk-hsi
 *   120 /clocks/clk-hsi48
 *   121 /clocks/clk-lse
 *   122 /clocks/clk-lsi
 *   123 /clocks/perck
 *   124 /clocks/pll@1
 *   125 /clocks/pll@2
 *   126 /cpus
 *   127 /cpus/cpu@0
 *   128 /cpus/cpu@0/mpu@e000ed90
 *   129 /gpio_keys
 *   130 /gpio_keys/button_0
 *   131 /leds
 *   132 /leds/led_0
 *   133 /leds/led_1
 *   134 /leds/led_2
 *   135 /mcos
 *   136 /mcos/mco1
 *   137 /mcos/mco2
 *   138 /soc/adc@40022100
 *   139 /soc/adc@40022300
 *   140 /soc/bdma@58025400
 *   141 /soc/can@4000a000
 *   142 /soc/pin-controller@58020000/fdcan2_rx_pb5
 *   143 /soc/pin-controller@58020000/fdcan2_tx_pb13
 *   144 /soc/can@4000a400
 *   145 /soc/dma@40020400
 *   146 /soc/dmamux@58025800
 *   147 /soc/dmamux@40020800
 *   148 /soc/i2s@40003800
 *   149 /soc/i2s@40003c00
 *   150 /soc/i2s@40013000
 *   151 /soc/interrupt-controller@58000000
 *   152 /soc/mailbox@58026400
 *   153 /soc/memory@38800000
 *   154 /soc/rng@48021800
 *   155 /soc/sdmmc@48022400
 *   156 /soc/sdmmc@52007000
 *   157 /soc/serial@40004800
 *   158 /soc/serial@40005000
 *   159 /soc/serial@40007c00
 *   160 /soc/serial@58000c00
 *   161 /soc/spi@40003800
 *   162 /soc/spi@40003c00
 *   163 /soc/spi@40013400
 *   164 /soc/spi@58001400
 *   165 /soc/timer@e000e010
 *   166 /soc/timers@40002400
 *   167 /soc/usb@40040000
 *   168 /soc/watchdog@50003000
 *   169 /soc/watchdog@58004800
 *   170 /soc/adc@40022000/channel@0
 *   171 /soc/adc@40022000/channel@1
 *   172 /soc/adc@40022000/channel@4
 *   173 /soc/adc@40022000/channel@5
 *   174 /soc/adc@40022000/channel@8
 *   175 /soc/adc@40022000/channel@9
 *   176 /soc/adc@40022000/channel@a
 *   177 /soc/adc@40022000/channel@c
 *   178 /soc/adc@40022000/channel@d
 *   179 /soc/adc@40022000/channel@10
 *   180 /soc/adc@40022000/channel@12
 *   181 /soc/adc@40022000/channel@13
 *   182 /soc/adc@58026000/channel@0
 *   183 /soc/adc@58026000/channel@1
 *   184 /soc/dma@40020000
 *   185 /soc/i2c@58001c00/gc2145@3c
 *   186 /soc/pin-controller@58020000/dcmi_d0_ph9
 *   187 /soc/pin-controller@58020000/dcmi_d1_ph10
 *   188 /soc/pin-controller@58020000/dcmi_d2_ph11
 *   189 /soc/pin-controller@58020000/dcmi_d3_pg11
 *   190 /soc/pin-controller@58020000/dcmi_d4_ph14
 *   191 /soc/pin-controller@58020000/dcmi_d5_pi4
 *   192 /soc/pin-controller@58020000/dcmi_d6_pi6
 *   193 /soc/pin-controller@58020000/dcmi_d7_pi7
 *   194 /soc/pin-controller@58020000/dcmi_hsync_ph8
 *   195 /soc/pin-controller@58020000/dcmi_pixclk_pa6
 *   196 /soc/pin-controller@58020000/dcmi_vsync_pi5
 *   197 /soc/dcmi@48020000
 *   198 /soc/dcmi@48020000/port
 *   199 /soc/dcmi@48020000/port/endpoint
 *   200 /sdram@c0000000
 *   201 /soc/display-controller@50001000
 *   202 /soc/display-controller@50001000/display-timings
 *   203 /soc/dsihost@50000000
 *   204 /soc/dsihost@50000000/st7701@0
 *   205 /soc/ethernet@40028000
 *   206 /soc/ethernet@40028000/mdio
 *   207 /soc/flash-controller@52002000
 *   208 /soc/flash-controller@52002000/flash@8000000
 *   209 /soc/flash-controller@52002000/flash@8000000/partitions
 *   210 /soc/flash-controller@52002000/flash@8000000/partitions/partition@0
 *   211 /soc/flash-controller@52002000/flash@8000000/partitions/partition@40000
 *   212 /soc/flash-controller@52002000/flash@8000000/partitions/partition@e0000
 *   213 /soc/i2c@58001c00/gc2145@3c/port
 *   214 /soc/i2c@58001c00/gc2145@3c/port/endpoint
 *   215 /soc/pin-controller@58020000/fmc_a0_pf0
 *   216 /soc/pin-controller@58020000/fmc_a10_pg0
 *   217 /soc/pin-controller@58020000/fmc_a11_pg1
 *   218 /soc/pin-controller@58020000/fmc_a12_pg2
 *   219 /soc/pin-controller@58020000/fmc_a14_pg4
 *   220 /soc/pin-controller@58020000/fmc_a15_pg5
 *   221 /soc/pin-controller@58020000/fmc_a1_pf1
 *   222 /soc/pin-controller@58020000/fmc_a2_pf2
 *   223 /soc/pin-controller@58020000/fmc_a3_pf3
 *   224 /soc/pin-controller@58020000/fmc_a4_pf4
 *   225 /soc/pin-controller@58020000/fmc_a5_pf5
 *   226 /soc/pin-controller@58020000/fmc_a6_pf12
 *   227 /soc/pin-controller@58020000/fmc_a7_pf13
 *   228 /soc/pin-controller@58020000/fmc_a8_pf14
 *   229 /soc/pin-controller@58020000/fmc_a9_pf15
 *   230 /soc/pin-controller@58020000/fmc_d0_pd14
 *   231 /soc/pin-controller@58020000/fmc_d10_pe13
 *   232 /soc/pin-controller@58020000/fmc_d11_pe14
 *   233 /soc/pin-controller@58020000/fmc_d12_pe15
 *   234 /soc/pin-controller@58020000/fmc_d13_pd8
 *   235 /soc/pin-controller@58020000/fmc_d14_pd9
 *   236 /soc/pin-controller@58020000/fmc_d15_pd10
 *   237 /soc/pin-controller@58020000/fmc_d1_pd15
 *   238 /soc/pin-controller@58020000/fmc_d2_pd0
 *   239 /soc/pin-controller@58020000/fmc_d3_pd1
 *   240 /soc/pin-controller@58020000/fmc_d4_pe7
 *   241 /soc/pin-controller@58020000/fmc_d5_pe8
 *   242 /soc/pin-controller@58020000/fmc_d6_pe9
 *   243 /soc/pin-controller@58020000/fmc_d7_pe10
 *   244 /soc/pin-controller@58020000/fmc_d8_pe11
 *   245 /soc/pin-controller@58020000/fmc_d9_pe12
 *   246 /soc/pin-controller@58020000/fmc_nbl0_pe0
 *   247 /soc/pin-controller@58020000/fmc_nbl1_pe1
 *   248 /soc/pin-controller@58020000/fmc_sdcke0_ph2
 *   249 /soc/pin-controller@58020000/fmc_sdclk_pg8
 *   250 /soc/pin-controller@58020000/fmc_sdncas_pg15
 *   251 /soc/pin-controller@58020000/fmc_sdne0_ph3
 *   252 /soc/pin-controller@58020000/fmc_sdnras_pf11
 *   253 /soc/pin-controller@58020000/fmc_sdnwe_ph5
 *   254 /soc/memory-controller@52004000
 *   255 /soc/memory-controller@52004000/sdram
 *   256 /soc/memory-controller@52004000/sdram/bank@0
 *   257 /soc/pin-controller@58020000/gpio@58021400
 *   258 /soc/rtc@58004000
 *   259 /soc/rtc@58004000/backup_regs
 *   260 /soc/pin-controller@58020000/uart7_cts_pf9
 *   261 /soc/pin-controller@58020000/uart7_rts_pf8
 *   262 /soc/pin-controller@58020000/uart7_rx_pa8
 *   263 /soc/pin-controller@58020000/uart7_tx_pf7
 *   264 /soc/serial@40007800
 *   265 /soc/serial@40007800/bt_hci_uart
 *   266 /soc/serial@40007800/bt_hci_uart/murata-1dx
 *   267 /soc/pin-controller@58020000/quadspi_bk1_io0_pd11
 *   268 /soc/pin-controller@58020000/quadspi_bk1_io1_pd12
 *   269 /soc/pin-controller@58020000/quadspi_bk1_io2_pe2
 *   270 /soc/pin-controller@58020000/quadspi_bk1_io3_pf6
 *   271 /soc/pin-controller@58020000/quadspi_bk1_ncs_pg6
 *   272 /soc/pin-controller@58020000/quadspi_clk_pf10
 *   273 /soc/spi@52005000
 *   274 /soc/spi@52005000/qspi-nor-flash@90000000
 *   275 /soc/spi@52005000/qspi-nor-flash@90000000/partitions
 *   276 /soc/spi@52005000/qspi-nor-flash@90000000/partitions/partition@0
 *   277 /soc/spi@52005000/qspi-nor-flash@90000000/partitions/partition@100000
 *   278 /soc/timers@40000000/counter
 *   279 /soc/timers@40000400/counter
 *   280 /soc/timers@40000800/counter
 *   281 /soc/timers@40000c00
 *   282 /soc/timers@40000c00/counter
 *   283 /soc/timers@40000c00/pwm
 *   284 /soc/timers@40001000
 *   285 /soc/timers@40001000/counter
 *   286 /soc/timers@40001400
 *   287 /soc/timers@40001400/counter
 *   288 /soc/timers@40001800/counter
 *   289 /soc/timers@40001c00
 *   290 /soc/timers@40001c00/counter
 *   291 /soc/timers@40001c00/pwm
 *   292 /soc/timers@40002000
 *   293 /soc/timers@40002000/counter
 *   294 /soc/timers@40002000/pwm
 *   295 /soc/timers@40010000/pwm/pwmclock
 *   296 /soc/timers@40014000
 *   297 /soc/timers@40014000/counter
 *   298 /soc/timers@40014000/pwm
 *   299 /soc/timers@40014400
 *   300 /soc/timers@40014400/counter
 *   301 /soc/timers@40014400/pwm
 *   302 /soc/timers@40014800
 *   303 /soc/timers@40014800/counter
 *   304 /soc/timers@40014800/pwm
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 27
#define DT_N_CHILD_NUM_STATUS_OKAY 20
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_90000000) fn(DT_N_S_clocks) fn(DT_N_S_mcos) fn(DT_N_S_dietemp) fn(DT_N_S_vbat) fn(DT_N_S_vref) fn(DT_N_S_smbus1) fn(DT_N_S_smbus2) fn(DT_N_S_smbus3) fn(DT_N_S_smbus4) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30020000) fn(DT_N_S_memory_30040000) fn(DT_N_S_memory_38000000) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_sdram_c0000000) fn(DT_N_S_lvgl_pointer) fn(DT_N_S_gpio_deadbeef) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_90000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_dietemp) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_24000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_38000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_fs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_c0000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lvgl_pointer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_deadbeef) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_mcos, __VA_ARGS__) fn(DT_N_S_dietemp, __VA_ARGS__) fn(DT_N_S_vbat, __VA_ARGS__) fn(DT_N_S_vref, __VA_ARGS__) fn(DT_N_S_smbus1, __VA_ARGS__) fn(DT_N_S_smbus2, __VA_ARGS__) fn(DT_N_S_smbus3, __VA_ARGS__) fn(DT_N_S_smbus4, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30020000, __VA_ARGS__) fn(DT_N_S_memory_30040000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_sdram_c0000000, __VA_ARGS__) fn(DT_N_S_lvgl_pointer, __VA_ARGS__) fn(DT_N_S_gpio_deadbeef, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_90000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_dietemp, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_24000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_38000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_c0000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lvgl_pointer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_deadbeef, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_90000000) fn(DT_N_S_clocks) fn(DT_N_S_mcos) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30020000) fn(DT_N_S_memory_30040000) fn(DT_N_S_memory_38000000) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_sdram_c0000000) fn(DT_N_S_lvgl_pointer) fn(DT_N_S_gpio_deadbeef) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_90000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_24000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_38000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_fs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_c0000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lvgl_pointer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_deadbeef) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_mcos, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30020000, __VA_ARGS__) fn(DT_N_S_memory_30040000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_sdram_c0000000, __VA_ARGS__) fn(DT_N_S_lvgl_pointer, __VA_ARGS__) fn(DT_N_S_gpio_deadbeef, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_90000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_24000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_30040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_38000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sdram_c0000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lvgl_pointer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_deadbeef, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, \
	2, \
	3, \
	4, \
	6, \
	14, \
	20, \
	21, \
	22, \
	23, \
	24, \
	25, \
	26, \
	30, \
	34, \
	36, \
	37, \
	38, \
	39, \
	40, \
	112, \
	117, \
	126, \
	129, \
	131, \
	135, \
	200,

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_arduino_giga_r1 DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_arduino_giga_r1 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Arduino"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "giga-r1"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"arduino,giga-r1"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "arduino,giga-r1"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED arduino,giga-r1
#define DT_N_P_compatible_IDX_0_STRING_TOKEN arduino_giga_r1
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_GIGA_R1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_PATH "/connector"

/* Node's name with unit-address: */
#define DT_N_S_connector_FULL_NAME "connector"
#define DT_N_S_connector_FULL_NAME_UNQUOTED connector
#define DT_N_S_connector_FULL_NAME_TOKEN connector
#define DT_N_S_connector_FULL_NAME_UPPER_TOKEN CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_connector_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_connector_NODELABEL_NUM 1
#define DT_N_S_connector_FOREACH_NODELABEL(fn) fn(arduino_header)
#define DT_N_S_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(arduino_header, __VA_ARGS__)
#define DT_N_S_connector_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_connector_CHILD_NUM 0
#define DT_N_S_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_connector_FOREACH_CHILD(fn) 
#define DT_N_S_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_connector_HASH 1hNYiTso4N65bku_L_0pzRcHL_5NCz8DqiXd1i5KK7Q

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3
#define DT_N_S_connector_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_RANGES_NUM 0
#define DT_N_S_connector_FOREACH_RANGE(fn) 
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_IRQ_LEVEL 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_TOKEN arduino_header_r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_R3
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1
#define DT_N_S_connector_P_zephyr_deferred_init 0
#define DT_N_S_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_connector_P_wakeup_source 0
#define DT_N_S_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 71
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 36
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_interrupt_controller_58000000) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_watchdog_58004800) fn(DT_N_S_soc_S_watchdog_50003000) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc_S_serial_40007c00) fn(DT_N_S_soc_S_serial_58000c00) fn(DT_N_S_soc_S_rtc_58004000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_40005c00) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40003800) fn(DT_N_S_soc_S_spi_40003c00) fn(DT_N_S_soc_S_spi_40013400) fn(DT_N_S_soc_S_spi_40015000) fn(DT_N_S_soc_S_spi_58001400) fn(DT_N_S_soc_S_i2s_40013000) fn(DT_N_S_soc_S_i2s_40003800) fn(DT_N_S_soc_S_i2s_40003c00) fn(DT_N_S_soc_S_can_4000a000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc_S_timers_40001c00) fn(DT_N_S_soc_S_timers_40002000) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_timers_40002400) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc_S_adc_40022100) fn(DT_N_S_soc_S_adc_40022300) fn(DT_N_S_soc_S_adc_58026000) fn(DT_N_S_soc_S_dac_40007400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_dma_40020400) fn(DT_N_S_soc_S_bdma_58025400) fn(DT_N_S_soc_S_dmamux_40020800) fn(DT_N_S_soc_S_dmamux_58025800) fn(DT_N_S_soc_S_rng_48021800) fn(DT_N_S_soc_S_sdmmc_52007000) fn(DT_N_S_soc_S_sdmmc_48022400) fn(DT_N_S_soc_S_ethernet_40028000) fn(DT_N_S_soc_S_memory_controller_52004000) fn(DT_N_S_soc_S_memory_38800000) fn(DT_N_S_soc_S_spi_52005000) fn(DT_N_S_soc_S_dcmi_48020000) fn(DT_N_S_soc_S_mailbox_58026400) fn(DT_N_S_soc_S_display_controller_50001000) fn(DT_N_S_soc_S_usb_40040000) fn(DT_N_S_soc_S_usb_40080000) fn(DT_N_S_soc_S_dsihost_50000000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_58024400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_58000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_58004800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_50003000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_58000c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_58004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40015000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_58001400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_40003800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_40003c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_58026000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_40007400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_bdma_58025400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_40020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_58025800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_48021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_52007000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_48022400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40028000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_52004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_38800000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_52005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dcmi_48020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mailbox_58026400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_display_controller_50001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usb_40040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usb_40080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dsihost_50000000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_58004800, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_50003000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_58000c00, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_58004000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_58001400, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_40003c00, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002400, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022300, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020400, __VA_ARGS__) fn(DT_N_S_soc_S_bdma_58025400, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_58025800, __VA_ARGS__) fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_52007000, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_48022400, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_38800000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_dcmi_48020000, __VA_ARGS__) fn(DT_N_S_soc_S_mailbox_58026400, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_dsihost_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_58004800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_50003000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_58000c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_58004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_58001400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_40003800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2s_40003c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_58026000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_bdma_58025400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_58025800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_52007000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_48022400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_38800000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_52005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dcmi_48020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mailbox_58026400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usb_40040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usb_40080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dsihost_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_interrupt_controller_58000000) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40015000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc_S_adc_58026000) fn(DT_N_S_soc_S_dac_40007400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_dmamux_40020800) fn(DT_N_S_soc_S_rng_48021800) fn(DT_N_S_soc_S_memory_controller_52004000) fn(DT_N_S_soc_S_spi_52005000) fn(DT_N_S_soc_S_dcmi_48020000) fn(DT_N_S_soc_S_mailbox_58026400) fn(DT_N_S_soc_S_display_controller_50001000) fn(DT_N_S_soc_S_usb_40080000) fn(DT_N_S_soc_S_dsihost_50000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_58024400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_58000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40015000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_58026000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_40007400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_40020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_48021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_52004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_52005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dcmi_48020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mailbox_58026400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_display_controller_50001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usb_40080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dsihost_50000000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_dcmi_48020000, __VA_ARGS__) fn(DT_N_S_soc_S_mailbox_58026400, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_dsihost_50000000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_58026000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_52005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dcmi_48020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mailbox_58026400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usb_40080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dsihost_50000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 4
#define DT_N_S_soc_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	5, \
	9, \
	10, \
	13, \
	17, \
	29, \
	33, \
	35, \
	53, \
	56, \
	60, \
	63, \
	66, \
	69, \
	73, \
	77, \
	87, \
	91, \
	95, \
	100, \
	103, \
	108, \
	115, \
	138, \
	139, \
	140, \
	141, \
	144, \
	145, \
	146, \
	147, \
	148, \
	149, \
	150, \
	151, \
	152, \
	153, \
	154, \
	155, \
	156, \
	157, \
	158, \
	159, \
	160, \
	161, \
	162, \
	163, \
	164, \
	165, \
	166, \
	167, \
	168, \
	169, \
	184, \
	197, \
	201, \
	203, \
	205, \
	207, \
	254, \
	258, \
	264, \
	273, \
	281, \
	284, \
	286, \
	289, \
	292, \
	296, \
	299, \
	302,

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_st_stm32h747 DT_N_S_soc
#define DT_N_INST_0_st_stm32h7   DT_N_S_soc
#define DT_N_INST_0_simple_bus   DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_st_stm32h747 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_COMPAT_MODEL_IDX_0 "stm32h747"
#define DT_N_S_soc_COMPAT_MATCHES_st_stm32h7 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_COMPAT_MODEL_IDX_1 "stm32h7"
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"st,stm32h747", "st,stm32h7", "simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "st,stm32h747"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h747
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN st_stm32h747
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H747
#define DT_N_S_soc_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_1 "st,stm32h7"
#define DT_N_S_soc_P_compatible_IDX_1_STRING_UNQUOTED st,stm32h7
#define DT_N_S_soc_P_compatible_IDX_1_STRING_TOKEN st_stm32h7
#define DT_N_S_soc_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32H7
#define DT_N_S_soc_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_2 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_2_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_2_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_2_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0) \
	fn(DT_N_S_soc, compatible, 1) \
	fn(DT_N_S_soc, compatible, 2)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 2)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 3
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 5
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	4,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	13, \
	17, \
	29, \
	33, \
	35, \
	53, \
	60, \
	63, \
	66, \
	69, \
	73, \
	77, \
	87, \
	91, \
	95, \
	100, \
	103, \
	108, \
	115, \
	138, \
	139, \
	140, \
	141, \
	144, \
	145, \
	146, \
	147, \
	148, \
	149, \
	150, \
	151, \
	152, \
	154, \
	155, \
	156, \
	157, \
	158, \
	159, \
	160, \
	161, \
	162, \
	163, \
	164, \
	166, \
	167, \
	168, \
	184, \
	197, \
	201, \
	205, \
	207, \
	258, \
	264, \
	273, \
	281, \
	284, \
	286, \
	289, \
	292, \
	296, \
	299, \
	302,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984, 3072}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v7m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v7m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V7M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"
#define DT_N_S_clocks_FULL_NAME_UNQUOTED clocks
#define DT_N_S_clocks_FULL_NAME_TOKEN clocks
#define DT_N_S_clocks_FULL_NAME_UPPER_TOKEN CLOCKS

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 0
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) 
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_clocks_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 10
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 5
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_csi) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_clk_lsi) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_1) fn(DT_N_S_clocks_S_pll_2) fn(DT_N_S_clocks_S_perck)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_csi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lsi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_perck)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_csi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_1, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__) fn(DT_N_S_clocks_S_perck, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_csi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_perck, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_2)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_2)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_HASH 3P3fmk_q5wPvaymGA6NeomHHBb_cCfQX2PaKw_k1t_w

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 6
#define DT_N_S_clocks_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	7, \
	8, \
	118, \
	119, \
	120, \
	121, \
	122, \
	123, \
	124, \
	125,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clk-hse
 *
 * Node identifier: DT_N_S_clocks_S_clk_hse
 *
 * Binding (compatible = st,stm32-hse-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-hse-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hse_PATH "/clocks/clk-hse"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hse_FULL_NAME "clk-hse"
#define DT_N_S_clocks_S_clk_hse_FULL_NAME_UNQUOTED clk-hse
#define DT_N_S_clocks_S_clk_hse_FULL_NAME_TOKEN clk_hse
#define DT_N_S_clocks_S_clk_hse_FULL_NAME_UPPER_TOKEN CLK_HSE

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hse_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hse_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_hse_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_hse_FOREACH_NODELABEL(fn) fn(clk_hse)
#define DT_N_S_clocks_S_clk_hse_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_hse, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hse_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_hse_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_hse_HASH CHg50lhzojbh1fYYqBOhbjZFQvgn2_C8kiV4EgV0j3Y

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hse_ORD 7
#define DT_N_S_clocks_S_clk_hse_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hse_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hse_SUPPORTS_ORDS \
	8, \
	125,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hse_EXISTS 1
#define DT_N_INST_0_st_stm32_hse_clock DT_N_S_clocks_S_clk_hse
#define DT_N_NODELABEL_clk_hse         DT_N_S_clocks_S_clk_hse

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hse_REG_NUM 0
#define DT_N_S_clocks_S_clk_hse_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hse_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hse_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hse_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_hse_COMPAT_MATCHES_st_stm32_hse_clock 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_hse_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_MODEL_IDX_0 "stm32-hse-clock"
#define DT_N_S_clocks_S_clk_hse_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hse_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hse_P_hse_bypass 0
#define DT_N_S_clocks_S_clk_hse_P_hse_bypass_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_css_enabled 0
#define DT_N_S_clocks_S_clk_hse_P_css_enabled_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_clock_frequency 16000000
#define DT_N_S_clocks_S_clk_hse_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_status "okay"
#define DT_N_S_clocks_S_clk_hse_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_hse_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_hse_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_hse_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_hse_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_hse_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hse, status, 0)
#define DT_N_S_clocks_S_clk_hse_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse, status, 0)
#define DT_N_S_clocks_S_clk_hse_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_P_status_LEN 1
#define DT_N_S_clocks_S_clk_hse_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_compatible {"st,stm32-hse-clock"}
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0 "st,stm32-hse-clock"
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-hse-clock
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0_STRING_TOKEN st_stm32_hse_clock
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_HSE_CLOCK
#define DT_N_S_clocks_S_clk_hse_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hse, compatible, 0)
#define DT_N_S_clocks_S_clk_hse_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse, compatible, 0)
#define DT_N_S_clocks_S_clk_hse_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_hse_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_hse_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_hse_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_hse_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll@0
 *
 * Node identifier: DT_N_S_clocks_S_pll_0
 *
 * Binding (compatible = st,stm32h7-pll-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32h7-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_0_PATH "/clocks/pll@0"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_0_FULL_NAME "pll@0"
#define DT_N_S_clocks_S_pll_0_FULL_NAME_UNQUOTED pll@0
#define DT_N_S_clocks_S_pll_0_FULL_NAME_TOKEN pll_0
#define DT_N_S_clocks_S_pll_0_FULL_NAME_UPPER_TOKEN PLL_0

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_0_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_0_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_0_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_0_FOREACH_NODELABEL(fn) fn(pll)
#define DT_N_S_clocks_S_pll_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_0_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_0_HASH MQQiShyk02U1i_6CpL1idKH9Kynsy61BGysC68_aeHc

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_0_ORD 8
#define DT_N_S_clocks_S_pll_0_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_0_REQUIRES_ORDS \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_0_SUPPORTS_ORDS \
	9,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_0_EXISTS 1
#define DT_N_INST_0_st_stm32h7_pll_clock DT_N_S_clocks_S_pll_0
#define DT_N_NODELABEL_pll               DT_N_S_clocks_S_pll_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_0_REG_NUM 1
#define DT_N_S_clocks_S_pll_0_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_clocks_S_pll_0_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_0_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_0_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_0_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_0_COMPAT_MATCHES_st_stm32h7_pll_clock 1
#define DT_N_S_clocks_S_pll_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_COMPAT_MODEL_IDX_0 "stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_0_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_clocks_IDX_0_PH DT_N_S_clocks_S_clk_hse
#define DT_N_S_clocks_S_pll_0_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_0, clocks, 0)
#define DT_N_S_clocks_S_pll_0_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_0, clocks, 0)
#define DT_N_S_clocks_S_pll_0_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_0, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_0, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_0_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_div_m 2
#define DT_N_S_clocks_S_pll_0_P_div_m_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_mul_n 120
#define DT_N_S_clocks_S_pll_0_P_mul_n_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_div_p 2
#define DT_N_S_clocks_S_pll_0_P_div_p_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_div_q 4
#define DT_N_S_clocks_S_pll_0_P_div_q_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_div_r 2
#define DT_N_S_clocks_S_pll_0_P_div_r_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_status "okay"
#define DT_N_S_clocks_S_pll_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_0_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_0_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_0, status, 0)
#define DT_N_S_clocks_S_pll_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_0, status, 0)
#define DT_N_S_clocks_S_pll_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_0, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_0, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_status_LEN 1
#define DT_N_S_clocks_S_pll_0_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_compatible {"st,stm32h7-pll-clock"}
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0 "st,stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-pll-clock
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_pll_clock
#define DT_N_S_clocks_S_pll_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_PLL_CLOCK
#define DT_N_S_clocks_S_pll_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_0, compatible, 0)
#define DT_N_S_clocks_S_pll_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_0, compatible, 0)
#define DT_N_S_clocks_S_pll_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_0_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_0_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_reg {0}
#define DT_N_S_clocks_S_pll_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_reg_IDX_0 0
#define DT_N_S_clocks_S_pll_0_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_0_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rcc@58024400
 *
 * Node identifier: DT_N_S_soc_S_rcc_58024400
 *
 * Binding (compatible = st,stm32h7-rcc):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32h7-rcc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rcc_58024400_PATH "/soc/rcc@58024400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rcc_58024400_FULL_NAME "rcc@58024400"
#define DT_N_S_soc_S_rcc_58024400_FULL_NAME_UNQUOTED rcc@58024400
#define DT_N_S_soc_S_rcc_58024400_FULL_NAME_TOKEN rcc_58024400
#define DT_N_S_soc_S_rcc_58024400_FULL_NAME_UPPER_TOKEN RCC_58024400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rcc_58024400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rcc_58024400_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rcc_58024400_NODELABEL_NUM 1
#define DT_N_S_soc_S_rcc_58024400_FOREACH_NODELABEL(fn) fn(rcc)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_NODELABEL_VARGS(fn, ...) fn(rcc, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rcc_58024400_CHILD_NUM 1
#define DT_N_S_soc_S_rcc_58024400_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_rcc_58024400_HASH lkKd9LQJ1uNUNG504qBw1CbYS8rOGAVc85MbddAOkH8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_58024400_ORD 9
#define DT_N_S_soc_S_rcc_58024400_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_58024400_REQUIRES_ORDS \
	4, \
	8,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_58024400_SUPPORTS_ORDS \
	13, \
	17, \
	18, \
	29, \
	33, \
	35, \
	53, \
	56, \
	59, \
	60, \
	63, \
	66, \
	69, \
	73, \
	77, \
	78, \
	79, \
	80, \
	81, \
	82, \
	83, \
	84, \
	85, \
	86, \
	87, \
	91, \
	95, \
	100, \
	103, \
	108, \
	115, \
	138, \
	139, \
	140, \
	141, \
	144, \
	145, \
	146, \
	147, \
	148, \
	149, \
	150, \
	152, \
	153, \
	154, \
	155, \
	156, \
	157, \
	158, \
	159, \
	160, \
	161, \
	162, \
	163, \
	164, \
	166, \
	167, \
	168, \
	184, \
	197, \
	201, \
	203, \
	205, \
	207, \
	254, \
	257, \
	258, \
	264, \
	273, \
	281, \
	284, \
	286, \
	289, \
	292, \
	296, \
	299, \
	302,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_58024400_EXISTS 1
#define DT_N_INST_0_st_stm32h7_rcc DT_N_S_soc_S_rcc_58024400
#define DT_N_NODELABEL_rcc         DT_N_S_soc_S_rcc_58024400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rcc_58024400_REG_NUM 1
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_VAL_ADDRESS 1476543488
#define DT_N_S_soc_S_rcc_58024400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_rcc_58024400_RANGES_NUM 0
#define DT_N_S_soc_S_rcc_58024400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rcc_58024400_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_58024400_IRQ_LEVEL 0
#define DT_N_S_soc_S_rcc_58024400_COMPAT_MATCHES_st_stm32h7_rcc 1
#define DT_N_S_soc_S_rcc_58024400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rcc_58024400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_COMPAT_MODEL_IDX_0 "stm32h7-rcc"
#define DT_N_S_soc_S_rcc_58024400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rcc_58024400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_58024400_P_reg {1476543488, 1024}
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_0 1476543488
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rcc_58024400_P_reg_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_clock_frequency 480000000
#define DT_N_S_soc_S_rcc_58024400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre 1
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1cpre_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_hpre 2
#define DT_N_S_soc_S_rcc_58024400_P_hpre_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_hpre_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_hpre_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_hpre_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre 2
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d1ppre_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1 2
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre1_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2 2
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d2ppre2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre 2
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_d3ppre_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_compatible {"st,stm32h7-rcc"}
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0 "st,stm32h7-rcc"
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-rcc
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_rcc
#define DT_N_S_soc_S_rcc_58024400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_RCC
#define DT_N_S_soc_S_rcc_58024400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_58024400, compatible, 0)
#define DT_N_S_soc_S_rcc_58024400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400, compatible, 0)
#define DT_N_S_soc_S_rcc_58024400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_58024400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll_0
#define DT_N_S_soc_S_rcc_58024400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_58024400, clocks, 0)
#define DT_N_S_soc_S_rcc_58024400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400, clocks, 0)
#define DT_N_S_soc_S_rcc_58024400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_P_clocks_LEN 1
#define DT_N_S_soc_S_rcc_58024400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rcc_58024400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_wakeup_source 0
#define DT_N_S_soc_S_rcc_58024400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rcc_58024400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_PATH "/soc/pin-controller@58020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_FULL_NAME "pin-controller@58020000"
#define DT_N_S_soc_S_pin_controller_58020000_FULL_NAME_UNQUOTED pin-controller@58020000
#define DT_N_S_soc_S_pin_controller_58020000_FULL_NAME_TOKEN pin_controller_58020000
#define DT_N_S_soc_S_pin_controller_58020000_FULL_NAME_UPPER_TOKEN PIN_CONTROLLER_58020000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_CHILD_NUM 124
#define DT_N_S_soc_S_pin_controller_58020000_CHILD_NUM_STATUS_OKAY 124
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_HASH OP_ywCu3XrpQ8OghT_3xz4N3jJCb4NhvJLCbkMGBOvE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_ORD 10
#define DT_N_S_soc_S_pin_controller_58020000_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_REQUIRES_ORDS \
	4,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_SUPPORTS_ORDS \
	11, \
	12, \
	15, \
	16, \
	18, \
	27, \
	28, \
	31, \
	32, \
	41, \
	42, \
	43, \
	44, \
	45, \
	46, \
	47, \
	48, \
	49, \
	50, \
	51, \
	52, \
	54, \
	55, \
	57, \
	58, \
	61, \
	62, \
	64, \
	65, \
	67, \
	68, \
	70, \
	71, \
	72, \
	74, \
	75, \
	76, \
	78, \
	79, \
	80, \
	81, \
	82, \
	83, \
	84, \
	85, \
	86, \
	88, \
	89, \
	92, \
	93, \
	96, \
	97, \
	98, \
	101, \
	104, \
	105, \
	106, \
	109, \
	110, \
	113, \
	114, \
	142, \
	143, \
	186, \
	187, \
	188, \
	189, \
	190, \
	191, \
	192, \
	193, \
	194, \
	195, \
	196, \
	215, \
	216, \
	217, \
	218, \
	219, \
	220, \
	221, \
	222, \
	223, \
	224, \
	225, \
	226, \
	227, \
	228, \
	229, \
	230, \
	231, \
	232, \
	233, \
	234, \
	235, \
	236, \
	237, \
	238, \
	239, \
	240, \
	241, \
	242, \
	243, \
	244, \
	245, \
	246, \
	247, \
	248, \
	249, \
	250, \
	251, \
	252, \
	253, \
	257, \
	260, \
	261, \
	262, \
	263, \
	267, \
	268, \
	269, \
	270, \
	271, \
	272,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_EXISTS 1
#define DT_N_INST_0_st_stm32_pinctrl DT_N_S_soc_S_pin_controller_58020000
#define DT_N_NODELABEL_pinctrl       DT_N_S_soc_S_pin_controller_58020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_VAL_ADDRESS 1476526080
#define DT_N_S_soc_S_pin_controller_58020000_REG_IDX_0_VAL_SIZE 9216
#define DT_N_S_soc_S_pin_controller_58020000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_MATCHES_st_stm32_pinctrl 1
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_COMPAT_MODEL_IDX_0 "stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_58020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_P_reg {1476526080, 9216}
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_0 1476526080
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_IDX_1 9216
#define DT_N_S_soc_S_pin_controller_58020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa11 0
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa11_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa12 0
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa11_pa12 0
#define DT_N_S_soc_S_pin_controller_58020000_P_remap_pa11_pa12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible {"st,stm32-pinctrl"}
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0 "st,stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pinctrl
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_pinctrl
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PINCTRL
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp0_pc2_c
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_PATH "/soc/pin-controller@58020000/adc3_inp0_pc2_c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FULL_NAME "adc3_inp0_pc2_c"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FULL_NAME_UNQUOTED adc3_inp0_pc2_c
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FULL_NAME_TOKEN adc3_inp0_pc2_c
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FULL_NAME_UPPER_TOKEN ADC3_INP0_PC2_C

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_NODELABEL(fn) fn(adc3_inp0_pc2_c)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc3_inp0_pc2_c, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_HASH bl8mwVDPFlVWjGBz5fuCpxuFz_Tccin_ruQ0DNfqzNg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_ORD 11
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_SUPPORTS_ORDS \
	13,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_EXISTS 1
#define DT_N_NODELABEL_adc3_inp0_pc2_c DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_pinmux 1104
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc3_inp1_pc3_c
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_PATH "/soc/pin-controller@58020000/adc3_inp1_pc3_c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FULL_NAME "adc3_inp1_pc3_c"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FULL_NAME_UNQUOTED adc3_inp1_pc3_c
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FULL_NAME_TOKEN adc3_inp1_pc3_c
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FULL_NAME_UPPER_TOKEN ADC3_INP1_PC3_C

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_NODELABEL(fn) fn(adc3_inp1_pc3_c)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc3_inp1_pc3_c, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_HASH e48YmQBHMzE6N41GLbNYGuDQfXYfeQ40kr6xQ2xzLvo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_ORD 12
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_SUPPORTS_ORDS \
	13,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_EXISTS 1
#define DT_N_NODELABEL_adc3_inp1_pc3_c DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_pinmux 1136
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/adc@58026000
 *
 * Node identifier: DT_N_S_soc_S_adc_58026000
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_58026000_PATH "/soc/adc@58026000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_58026000_FULL_NAME "adc@58026000"
#define DT_N_S_soc_S_adc_58026000_FULL_NAME_UNQUOTED adc@58026000
#define DT_N_S_soc_S_adc_58026000_FULL_NAME_TOKEN adc_58026000
#define DT_N_S_soc_S_adc_58026000_FULL_NAME_UPPER_TOKEN ADC_58026000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_58026000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_58026000_CHILD_IDX 51

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_58026000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_58026000_FOREACH_NODELABEL(fn) fn(adc3)
#define DT_N_S_soc_S_adc_58026000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_58026000_CHILD_NUM 2
#define DT_N_S_soc_S_adc_58026000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_adc_58026000_S_channel_0) fn(DT_N_S_soc_S_adc_58026000_S_channel_1)
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000_S_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_58026000_S_channel_1)
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_58026000_S_channel_1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_adc_58026000_S_channel_0) fn(DT_N_S_soc_S_adc_58026000_S_channel_1)
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000_S_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_58026000_S_channel_1)
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_58026000_S_channel_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_adc_58026000_HASH t9mFT1ycuOKfTlu38PJgt3L_wdHkIh6okSunHP_OJnA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_58026000_ORD 13
#define DT_N_S_soc_S_adc_58026000_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_58026000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	11, \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_58026000_SUPPORTS_ORDS \
	14, \
	38, \
	39, \
	117, \
	182, \
	183,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_58026000_EXISTS 1
#define DT_N_INST_1_st_stm32_adc DT_N_S_soc_S_adc_58026000
#define DT_N_NODELABEL_adc3      DT_N_S_soc_S_adc_58026000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_58026000_REG_NUM 1
#define DT_N_S_soc_S_adc_58026000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_REG_IDX_0_VAL_ADDRESS 1476550656
#define DT_N_S_soc_S_adc_58026000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_adc_58026000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_58026000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_58026000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_VAL_irq 127
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_58026000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_58026000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_58026000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_58026000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_58026000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_58026000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_58026000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_58026000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_58026000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_58026000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c
#define DT_N_S_soc_S_adc_58026000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c

/* Generic property macros: */
#define DT_N_S_soc_S_adc_58026000_P_reg {1476550656, 1024}
#define DT_N_S_soc_S_adc_58026000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_reg_IDX_0 1476550656
#define DT_N_S_soc_S_adc_58026000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_58026000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_VAL_bits 16777216
#define DT_N_S_soc_S_adc_58026000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, clocks, 0)
#define DT_N_S_soc_S_adc_58026000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, clocks, 0)
#define DT_N_S_soc_S_adc_58026000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_interrupts {127, 0}
#define DT_N_S_soc_S_adc_58026000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_interrupts_IDX_0 127
#define DT_N_S_soc_S_adc_58026000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_58026000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source "SYNC"
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_STRING_UNQUOTED SYNC
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_STRING_TOKEN SYNC
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_STRING_UPPER_TOKEN SYNC
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_IDX_0 "SYNC"
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_IDX_0_ENUM_VAL_SYNC_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_clock_source_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_prescaler 4
#define DT_N_S_soc_S_adc_58026000_P_st_adc_prescaler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_58026000_P_st_adc_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_prescaler_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_prescaler_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_58026000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_resolutions {8446476, 7725580, 6742540, 5497356, 4710924}
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_0 8446476
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_1 7725580
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_2 6742540
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_3 5497356
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_resolutions_IDX_4 4710924
#define DT_N_S_soc_S_adc_58026000_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 3) \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 4)
#define DT_N_S_soc_S_adc_58026000_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 4)
#define DT_N_S_soc_S_adc_58026000_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_resolutions_LEN 5
#define DT_N_S_soc_S_adc_58026000_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times {2, 3, 9, 17, 33, 65, 388, 811}
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_0 2
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_1 3
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_2 9
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_3 17
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_4 33
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_5 65
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_6 388
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_IDX_7 811
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 7)
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 7)
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_58026000_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer "FULLY_CONFIGURABLE"
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_STRING_UNQUOTED FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_STRING_TOKEN FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_STRING_UPPER_TOKEN FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_IDX_0 "FULLY_CONFIGURABLE"
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_IDX_0_ENUM_VAL_FULLY_CONFIGURABLE_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_sequencer_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler "OVERSAMPLER_EXTENDED"
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_STRING_UNQUOTED OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_STRING_TOKEN OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_STRING_UPPER_TOKEN OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_IDX_0 "OVERSAMPLER_EXTENDED"
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_IDX_0_ENUM_VAL_OVERSAMPLER_EXTENDED_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_st_adc_oversampler_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_status "okay"
#define DT_N_S_soc_S_adc_58026000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_58026000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_58026000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_58026000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_58026000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_58026000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, status, 0)
#define DT_N_S_soc_S_adc_58026000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, status, 0)
#define DT_N_S_soc_S_adc_58026000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_status_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_58026000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_58026000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_58026000_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_58026000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_58026000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, compatible, 0)
#define DT_N_S_soc_S_adc_58026000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, compatible, 0)
#define DT_N_S_soc_S_adc_58026000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_58026000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_58026000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_58026000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_adc_58026000, pinctrl_0, 1)
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, pinctrl_0, 1)
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_58026000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_58026000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_58026000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /dietemp
 *
 * Node identifier: DT_N_S_dietemp
 *
 * Binding (compatible = st,stm32-temp-cal):
 *   $ZEPHYR_BASE/dts/bindings/sensor/st,stm32-temp-cal.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_dietemp_PATH "/dietemp"

/* Node's name with unit-address: */
#define DT_N_S_dietemp_FULL_NAME "dietemp"
#define DT_N_S_dietemp_FULL_NAME_UNQUOTED dietemp
#define DT_N_S_dietemp_FULL_NAME_TOKEN dietemp
#define DT_N_S_dietemp_FULL_NAME_UPPER_TOKEN DIETEMP

/* Node parent (/) identifier: */
#define DT_N_S_dietemp_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_dietemp_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_dietemp_NODELABEL_NUM 1
#define DT_N_S_dietemp_FOREACH_NODELABEL(fn) fn(die_temp)
#define DT_N_S_dietemp_FOREACH_NODELABEL_VARGS(fn, ...) fn(die_temp, __VA_ARGS__)
#define DT_N_S_dietemp_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_dietemp_CHILD_NUM 0
#define DT_N_S_dietemp_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_dietemp_FOREACH_CHILD(fn) 
#define DT_N_S_dietemp_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_dietemp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_dietemp_HASH 1P3ft3QMjkFq1eBnbB6dz9pZsoSMwhVrPGe82Fpxz6c

/* Node's dependency ordinal: */
#define DT_N_S_dietemp_ORD 14
#define DT_N_S_dietemp_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_dietemp_REQUIRES_ORDS \
	0, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_dietemp_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_dietemp_EXISTS 1
#define DT_N_INST_0_st_stm32_temp_cal DT_N_S_dietemp
#define DT_N_NODELABEL_die_temp       DT_N_S_dietemp

/* Macros for properties that are special in the specification: */
#define DT_N_S_dietemp_REG_NUM 0
#define DT_N_S_dietemp_RANGES_NUM 0
#define DT_N_S_dietemp_FOREACH_RANGE(fn) 
#define DT_N_S_dietemp_IRQ_NUM 0
#define DT_N_S_dietemp_IRQ_LEVEL 0
#define DT_N_S_dietemp_COMPAT_MATCHES_st_stm32_temp_cal 1
#define DT_N_S_dietemp_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_dietemp_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_dietemp_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_dietemp_COMPAT_MODEL_IDX_0 "stm32-temp-cal"
#define DT_N_S_dietemp_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_dietemp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_dietemp_P_ts_cal2_addr 535947328
#define DT_N_S_dietemp_P_ts_cal2_addr_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal2_temp 110
#define DT_N_S_dietemp_P_ts_cal2_temp_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal1_addr 535947296
#define DT_N_S_dietemp_P_ts_cal1_addr_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal1_temp 30
#define DT_N_S_dietemp_P_ts_cal1_temp_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_vrefanalog 3300
#define DT_N_S_dietemp_P_ts_cal_vrefanalog_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution 16
#define DT_N_S_dietemp_P_ts_cal_resolution_IDX_0_ENUM_IDX 2
#define DT_N_S_dietemp_P_ts_cal_resolution_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution_EXISTS 1
#define DT_N_S_dietemp_P_status "disabled"
#define DT_N_S_dietemp_P_status_STRING_UNQUOTED disabled
#define DT_N_S_dietemp_P_status_STRING_TOKEN disabled
#define DT_N_S_dietemp_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_dietemp_P_status_IDX_0 "disabled"
#define DT_N_S_dietemp_P_status_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_dietemp_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, status, 0)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, status, 0)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, status, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, status, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_status_LEN 1
#define DT_N_S_dietemp_P_status_EXISTS 1
#define DT_N_S_dietemp_P_compatible {"st,stm32-temp-cal"}
#define DT_N_S_dietemp_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_compatible_IDX_0 "st,stm32-temp-cal"
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-temp-cal
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_TOKEN st_stm32_temp_cal
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TEMP_CAL
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, compatible, 0)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, compatible, 0)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, compatible, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, compatible, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_compatible_LEN 1
#define DT_N_S_dietemp_P_compatible_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_58026000
#define DT_N_S_dietemp_P_io_channels_IDX_0_VAL_input 18
#define DT_N_S_dietemp_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, io_channels, 0)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, io_channels, 0)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, io_channels, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, io_channels, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_io_channels_LEN 1
#define DT_N_S_dietemp_P_io_channels_EXISTS 1
#define DT_N_S_dietemp_P_zephyr_deferred_init 0
#define DT_N_S_dietemp_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_dietemp_P_wakeup_source 0
#define DT_N_S_dietemp_P_wakeup_source_EXISTS 1
#define DT_N_S_dietemp_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_dietemp_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_scl_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_PATH "/soc/pin-controller@58020000/i2c4_scl_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FULL_NAME "i2c4_scl_pb6"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FULL_NAME_UNQUOTED i2c4_scl_pb6
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FULL_NAME_TOKEN i2c4_scl_pb6
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FULL_NAME_UPPER_TOKEN I2C4_SCL_PB6

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_CHILD_IDX 81

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_NODELABEL(fn) fn(i2c4_scl_pb6)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c4_scl_pb6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_HASH GFIDJQW4RwHxchnOwcekXRsr8xkZWGq_LUy71wItiIU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_ORD 15
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_SUPPORTS_ORDS \
	17,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pb6 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_pinmux 710
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c4_sda_ph12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_PATH "/soc/pin-controller@58020000/i2c4_sda_ph12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FULL_NAME "i2c4_sda_ph12"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FULL_NAME_UNQUOTED i2c4_sda_ph12
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FULL_NAME_TOKEN i2c4_sda_ph12
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FULL_NAME_UPPER_TOKEN I2C4_SDA_PH12

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_CHILD_IDX 84

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_NODELABEL(fn) fn(i2c4_sda_ph12)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c4_sda_ph12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_HASH OuWx0ko6lKYGBEE5kpBS1EbpIHloUvZEEihKwZbyO3s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_ORD 16
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_SUPPORTS_ORDS \
	17,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_ph12 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_pinmux 3972
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/i2c@58001c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_58001c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_58001c00_PATH "/soc/i2c@58001c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_58001c00_FULL_NAME "i2c@58001c00"
#define DT_N_S_soc_S_i2c_58001c00_FULL_NAME_UNQUOTED i2c@58001c00
#define DT_N_S_soc_S_i2c_58001c00_FULL_NAME_TOKEN i2c_58001c00
#define DT_N_S_soc_S_i2c_58001c00_FULL_NAME_UPPER_TOKEN I2C_58001C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_58001c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_58001c00_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_58001c00_NODELABEL_NUM 2
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_NODELABEL(fn) fn(i2c4) fn(arduino_i2c)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c4, __VA_ARGS__) fn(arduino_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_58001c00_CHILD_NUM 2
#define DT_N_S_soc_S_i2c_58001c00_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_i2c_58001c00_HASH 7zFXeytRG0YRlm5DndI1CnL8H8XBEccQz1iO4_UGulk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_58001c00_ORD 17
#define DT_N_S_soc_S_i2c_58001c00_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_58001c00_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	15, \
	16,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_58001c00_SUPPORTS_ORDS \
	19, \
	37, \
	117, \
	185,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_58001c00_EXISTS 1
#define DT_N_INST_2_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_58001c00
#define DT_N_NODELABEL_i2c4         DT_N_S_soc_S_i2c_58001c00
#define DT_N_NODELABEL_arduino_i2c  DT_N_S_soc_S_i2c_58001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_58001c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_VAL_ADDRESS 1476402176
#define DT_N_S_soc_S_i2c_58001c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_i2c_58001c00_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq 95
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq 96
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_58001c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_58001c00_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_58001c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6
#define DT_N_S_soc_S_i2c_58001c00_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_58001c00_P_reg {1476402176, 1024}
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_0 1476402176
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_58001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts {95, 0, 96, 0}
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_0 95
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_2 96
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_58001c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_58001c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_sq_size 4
#define DT_N_S_soc_S_i2c_58001c00_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_cq_size 4
#define DT_N_S_soc_S_i2c_58001c00_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_status "okay"
#define DT_N_S_soc_S_i2c_58001c00_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_58001c00_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_58001c00_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_58001c00_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_58001c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_58001c00_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, status, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, status, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_status_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_58001c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_58001c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bus 244
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00, clocks, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00, clocks, 0)
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_58001c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_58001c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_58001c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_PATH "/soc/pin-controller@58020000/gpio@58022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FULL_NAME "gpio@58022000"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FULL_NAME_UNQUOTED gpio@58022000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FULL_NAME_TOKEN gpio_58022000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FULL_NAME_UPPER_TOKEN GPIO_58022000

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_NODELABEL(fn) fn(gpioi)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioi, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_HASH X5po7QCBbtJf87tGL6bS248o3JOw_xf4eQbQnfhheU4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_ORD 18
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_SUPPORTS_ORDS \
	19, \
	117, \
	131, \
	132,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_EXISTS 1
#define DT_N_INST_8_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_NODELABEL_gpioi      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_VAL_ADDRESS 1476534272
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg {1476534272, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_0 1476534272
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@58001c00/gt911@5d
 *
 * Node identifier: DT_N_S_soc_S_i2c_58001c00_S_gt911_5d
 *
 * Binding (compatible = goodix,gt911):
 *   $ZEPHYR_BASE/dts/bindings/input/goodix,gt911.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_PATH "/soc/i2c@58001c00/gt911@5d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FULL_NAME "gt911@5d"
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FULL_NAME_UNQUOTED gt911@5d
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FULL_NAME_TOKEN gt911_5d
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FULL_NAME_UPPER_TOKEN GT911_5D

/* Node parent (/soc/i2c@58001c00) identifier: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_PARENT DT_N_S_soc_S_i2c_58001c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_NODELABEL(fn) fn(gt911)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_NODELABEL_VARGS(fn, ...) fn(gt911, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_HASH 0uvtJQEQ5lB948tN2s97MS_vD72T_mAvtpFXLWpWKhM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_ORD 19
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_REQUIRES_ORDS \
	17, \
	18,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_SUPPORTS_ORDS \
	20,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_EXISTS 1
#define DT_N_ALIAS_accel0        DT_N_S_soc_S_i2c_58001c00_S_gt911_5d
#define DT_N_INST_0_goodix_gt911 DT_N_S_soc_S_i2c_58001c00_S_gt911_5d
#define DT_N_NODELABEL_gt911     DT_N_S_soc_S_i2c_58001c00_S_gt911_5d

/* Bus info (controller: '/soc/i2c@58001c00', type: '['i2c']') */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_BUS_i2c 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_BUS DT_N_S_soc_S_i2c_58001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_REG_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_REG_IDX_0_VAL_ADDRESS 93
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_COMPAT_MATCHES_goodix_gt911 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_COMPAT_VENDOR_IDX_0 "Shenzhen Huiding Technology Co., Ltd."
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_COMPAT_MODEL_IDX_0 "gt911"
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, irq_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, irq_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, irq_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, irq_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_irq_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, reset_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, reset_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reset_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_alt_addr 20
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_alt_addr_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reg {93}
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reg_IDX_0 93
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible {"goodix,gt911"}
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_IDX_0 "goodix,gt911"
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_IDX_0_STRING_UNQUOTED goodix,gt911
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_IDX_0_STRING_TOKEN goodix_gt911
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_IDX_0_STRING_UPPER_TOKEN GOODIX_GT911
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_58001c00_S_gt911_5d_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /lvgl_pointer
 *
 * Node identifier: DT_N_S_lvgl_pointer
 *
 * Binding (compatible = zephyr,lvgl-pointer-input):
 *   $ZEPHYR_BASE/dts/bindings/input/zephyr,lvgl-pointer-input.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_lvgl_pointer_PATH "/lvgl_pointer"

/* Node's name with unit-address: */
#define DT_N_S_lvgl_pointer_FULL_NAME "lvgl_pointer"
#define DT_N_S_lvgl_pointer_FULL_NAME_UNQUOTED lvgl_pointer
#define DT_N_S_lvgl_pointer_FULL_NAME_TOKEN lvgl_pointer
#define DT_N_S_lvgl_pointer_FULL_NAME_UPPER_TOKEN LVGL_POINTER

/* Node parent (/) identifier: */
#define DT_N_S_lvgl_pointer_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_lvgl_pointer_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_lvgl_pointer_NODELABEL_NUM 0
#define DT_N_S_lvgl_pointer_FOREACH_NODELABEL(fn) 
#define DT_N_S_lvgl_pointer_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_lvgl_pointer_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_lvgl_pointer_CHILD_NUM 0
#define DT_N_S_lvgl_pointer_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_lvgl_pointer_FOREACH_CHILD(fn) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_lvgl_pointer_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_lvgl_pointer_HASH 9oAfOZodC_aqxbBUiGPA779FZbyhILEYrqO3oMLRpXQ

/* Node's dependency ordinal: */
#define DT_N_S_lvgl_pointer_ORD 20
#define DT_N_S_lvgl_pointer_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_lvgl_pointer_REQUIRES_ORDS \
	0, \
	19,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_lvgl_pointer_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_lvgl_pointer_EXISTS 1
#define DT_N_INST_0_zephyr_lvgl_pointer_input DT_N_S_lvgl_pointer

/* Macros for properties that are special in the specification: */
#define DT_N_S_lvgl_pointer_REG_NUM 0
#define DT_N_S_lvgl_pointer_RANGES_NUM 0
#define DT_N_S_lvgl_pointer_FOREACH_RANGE(fn) 
#define DT_N_S_lvgl_pointer_IRQ_NUM 0
#define DT_N_S_lvgl_pointer_IRQ_LEVEL 0
#define DT_N_S_lvgl_pointer_COMPAT_MATCHES_zephyr_lvgl_pointer_input 1
#define DT_N_S_lvgl_pointer_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_lvgl_pointer_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_lvgl_pointer_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_lvgl_pointer_COMPAT_MODEL_IDX_0 "lvgl-pointer-input"
#define DT_N_S_lvgl_pointer_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_lvgl_pointer_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_lvgl_pointer_P_swap_xy 0
#define DT_N_S_lvgl_pointer_P_swap_xy_EXISTS 1
#define DT_N_S_lvgl_pointer_P_invert_x 0
#define DT_N_S_lvgl_pointer_P_invert_x_EXISTS 1
#define DT_N_S_lvgl_pointer_P_invert_y 0
#define DT_N_S_lvgl_pointer_P_invert_y_EXISTS 1
#define DT_N_S_lvgl_pointer_P_input DT_N_S_soc_S_i2c_58001c00_S_gt911_5d
#define DT_N_S_lvgl_pointer_P_input_IDX_0 DT_N_S_soc_S_i2c_58001c00_S_gt911_5d
#define DT_N_S_lvgl_pointer_P_input_IDX_0_PH DT_N_S_soc_S_i2c_58001c00_S_gt911_5d
#define DT_N_S_lvgl_pointer_P_input_IDX_0_EXISTS 1
#define DT_N_S_lvgl_pointer_P_input_FOREACH_PROP_ELEM(fn) fn(DT_N_S_lvgl_pointer, input, 0)
#define DT_N_S_lvgl_pointer_P_input_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_lvgl_pointer, input, 0)
#define DT_N_S_lvgl_pointer_P_input_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_lvgl_pointer, input, 0, __VA_ARGS__)
#define DT_N_S_lvgl_pointer_P_input_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_lvgl_pointer, input, 0, __VA_ARGS__)
#define DT_N_S_lvgl_pointer_P_input_LEN 1
#define DT_N_S_lvgl_pointer_P_input_EXISTS 1

/*
 * Devicetree node: /memory@24000000
 *
 * Node identifier: DT_N_S_memory_24000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_24000000_PATH "/memory@24000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_24000000_FULL_NAME "memory@24000000"
#define DT_N_S_memory_24000000_FULL_NAME_UNQUOTED memory@24000000
#define DT_N_S_memory_24000000_FULL_NAME_TOKEN memory_24000000
#define DT_N_S_memory_24000000_FULL_NAME_UPPER_TOKEN MEMORY_24000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_24000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_24000000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_24000000_NODELABEL_NUM 1
#define DT_N_S_memory_24000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_memory_24000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_memory_24000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_24000000_CHILD_NUM 0
#define DT_N_S_memory_24000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_24000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_24000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_24000000_HASH fM6z5xWmkA34yb_9WqVE1Ffyl3sOegnlBkvKtaeuLkg

/* Node's dependency ordinal: */
#define DT_N_S_memory_24000000_ORD 21
#define DT_N_S_memory_24000000_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_24000000_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_24000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_24000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_24000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_24000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_24000000_REG_NUM 1
#define DT_N_S_memory_24000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_REG_IDX_0_VAL_ADDRESS 603979776
#define DT_N_S_memory_24000000_REG_IDX_0_VAL_SIZE 524288
#define DT_N_S_memory_24000000_RANGES_NUM 0
#define DT_N_S_memory_24000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_24000000_IRQ_NUM 0
#define DT_N_S_memory_24000000_IRQ_LEVEL 0
#define DT_N_S_memory_24000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_24000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_24000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_24000000_P_reg {603979776, 524288}
#define DT_N_S_memory_24000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_P_reg_IDX_0 603979776
#define DT_N_S_memory_24000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_24000000_P_reg_IDX_1 524288
#define DT_N_S_memory_24000000_P_reg_EXISTS 1
#define DT_N_S_memory_24000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_24000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_24000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_24000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_24000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_24000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_24000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_24000000, compatible, 0)
#define DT_N_S_memory_24000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_24000000, compatible, 0)
#define DT_N_S_memory_24000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_24000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_24000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_24000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_24000000_P_compatible_LEN 1
#define DT_N_S_memory_24000000_P_compatible_EXISTS 1
#define DT_N_S_memory_24000000_P_zephyr_deferred_init 0
#define DT_N_S_memory_24000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_24000000_P_wakeup_source 0
#define DT_N_S_memory_24000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_24000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_24000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@30000000
 *
 * Node identifier: DT_N_S_memory_30000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_30000000_PATH "/memory@30000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_30000000_FULL_NAME "memory@30000000"
#define DT_N_S_memory_30000000_FULL_NAME_UNQUOTED memory@30000000
#define DT_N_S_memory_30000000_FULL_NAME_TOKEN memory_30000000
#define DT_N_S_memory_30000000_FULL_NAME_UPPER_TOKEN MEMORY_30000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_30000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_30000000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_30000000_NODELABEL_NUM 1
#define DT_N_S_memory_30000000_FOREACH_NODELABEL(fn) fn(sram1)
#define DT_N_S_memory_30000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram1, __VA_ARGS__)
#define DT_N_S_memory_30000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_30000000_CHILD_NUM 0
#define DT_N_S_memory_30000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_30000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_30000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_30000000_HASH jxsfKv5xFU0d0ZGf4HJwPEY9jyoFtUN0439hF8QtXJQ

/* Node's dependency ordinal: */
#define DT_N_S_memory_30000000_ORD 22
#define DT_N_S_memory_30000000_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_30000000_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_30000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_30000000_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region DT_N_S_memory_30000000
#define DT_N_INST_1_mmio_sram            DT_N_S_memory_30000000
#define DT_N_NODELABEL_sram1             DT_N_S_memory_30000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_30000000_REG_NUM 1
#define DT_N_S_memory_30000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_REG_IDX_0_VAL_ADDRESS 805306368
#define DT_N_S_memory_30000000_REG_IDX_0_VAL_SIZE 131072
#define DT_N_S_memory_30000000_RANGES_NUM 0
#define DT_N_S_memory_30000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_30000000_IRQ_NUM 0
#define DT_N_S_memory_30000000_IRQ_LEVEL 0
#define DT_N_S_memory_30000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_30000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_30000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_30000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_30000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_30000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_30000000_P_zephyr_memory_region "SRAM1"
#define DT_N_S_memory_30000000_P_zephyr_memory_region_STRING_UNQUOTED SRAM1
#define DT_N_S_memory_30000000_P_zephyr_memory_region_STRING_TOKEN SRAM1
#define DT_N_S_memory_30000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM1
#define DT_N_S_memory_30000000_P_zephyr_memory_region_IDX_0 "SRAM1"
#define DT_N_S_memory_30000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30000000, zephyr_memory_region, 0)
#define DT_N_S_memory_30000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30000000, zephyr_memory_region, 0)
#define DT_N_S_memory_30000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_30000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_30000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_30000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_30000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_30000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_30000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_30000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_30000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_30000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_30000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_30000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_30000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30000000, compatible, 0) \
	fn(DT_N_S_memory_30000000, compatible, 1)
#define DT_N_S_memory_30000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30000000, compatible, 1)
#define DT_N_S_memory_30000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_30000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30000000_P_compatible_LEN 2
#define DT_N_S_memory_30000000_P_compatible_EXISTS 1
#define DT_N_S_memory_30000000_P_reg {805306368, 131072}
#define DT_N_S_memory_30000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_30000000_P_reg_IDX_0 805306368
#define DT_N_S_memory_30000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_30000000_P_reg_IDX_1 131072
#define DT_N_S_memory_30000000_P_reg_EXISTS 1
#define DT_N_S_memory_30000000_P_zephyr_deferred_init 0
#define DT_N_S_memory_30000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_30000000_P_wakeup_source 0
#define DT_N_S_memory_30000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_30000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_30000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@30020000
 *
 * Node identifier: DT_N_S_memory_30020000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_30020000_PATH "/memory@30020000"

/* Node's name with unit-address: */
#define DT_N_S_memory_30020000_FULL_NAME "memory@30020000"
#define DT_N_S_memory_30020000_FULL_NAME_UNQUOTED memory@30020000
#define DT_N_S_memory_30020000_FULL_NAME_TOKEN memory_30020000
#define DT_N_S_memory_30020000_FULL_NAME_UPPER_TOKEN MEMORY_30020000

/* Node parent (/) identifier: */
#define DT_N_S_memory_30020000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_30020000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_30020000_NODELABEL_NUM 1
#define DT_N_S_memory_30020000_FOREACH_NODELABEL(fn) fn(sram2)
#define DT_N_S_memory_30020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram2, __VA_ARGS__)
#define DT_N_S_memory_30020000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_30020000_CHILD_NUM 0
#define DT_N_S_memory_30020000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_30020000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_30020000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_30020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_30020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_30020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_30020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_30020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_30020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_30020000_HASH vylsMMUnSYTnLm9vqFTw3wlGJJ4Ba_pJOUPgOcxM6Yw

/* Node's dependency ordinal: */
#define DT_N_S_memory_30020000_ORD 23
#define DT_N_S_memory_30020000_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_30020000_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_30020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_30020000_EXISTS 1
#define DT_N_INST_2_zephyr_memory_region DT_N_S_memory_30020000
#define DT_N_INST_2_mmio_sram            DT_N_S_memory_30020000
#define DT_N_NODELABEL_sram2             DT_N_S_memory_30020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_30020000_REG_NUM 1
#define DT_N_S_memory_30020000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_30020000_REG_IDX_0_VAL_ADDRESS 805437440
#define DT_N_S_memory_30020000_REG_IDX_0_VAL_SIZE 131072
#define DT_N_S_memory_30020000_RANGES_NUM 0
#define DT_N_S_memory_30020000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_30020000_IRQ_NUM 0
#define DT_N_S_memory_30020000_IRQ_LEVEL 0
#define DT_N_S_memory_30020000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_30020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_30020000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_30020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_30020000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_30020000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_30020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_30020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_30020000_P_zephyr_memory_region "SRAM2"
#define DT_N_S_memory_30020000_P_zephyr_memory_region_STRING_UNQUOTED SRAM2
#define DT_N_S_memory_30020000_P_zephyr_memory_region_STRING_TOKEN SRAM2
#define DT_N_S_memory_30020000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM2
#define DT_N_S_memory_30020000_P_zephyr_memory_region_IDX_0 "SRAM2"
#define DT_N_S_memory_30020000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_30020000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30020000, zephyr_memory_region, 0)
#define DT_N_S_memory_30020000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30020000, zephyr_memory_region, 0)
#define DT_N_S_memory_30020000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30020000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30020000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30020000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30020000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_30020000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_30020000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_30020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_30020000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_30020000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_30020000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_30020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_30020000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_30020000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_30020000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_30020000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_30020000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_30020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30020000, compatible, 0) \
	fn(DT_N_S_memory_30020000, compatible, 1)
#define DT_N_S_memory_30020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30020000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30020000, compatible, 1)
#define DT_N_S_memory_30020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30020000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_30020000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30020000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30020000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30020000_P_compatible_LEN 2
#define DT_N_S_memory_30020000_P_compatible_EXISTS 1
#define DT_N_S_memory_30020000_P_reg {805437440, 131072}
#define DT_N_S_memory_30020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_30020000_P_reg_IDX_0 805437440
#define DT_N_S_memory_30020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_30020000_P_reg_IDX_1 131072
#define DT_N_S_memory_30020000_P_reg_EXISTS 1
#define DT_N_S_memory_30020000_P_zephyr_deferred_init 0
#define DT_N_S_memory_30020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_30020000_P_wakeup_source 0
#define DT_N_S_memory_30020000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_30020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_30020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@30040000
 *
 * Node identifier: DT_N_S_memory_30040000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_30040000_PATH "/memory@30040000"

/* Node's name with unit-address: */
#define DT_N_S_memory_30040000_FULL_NAME "memory@30040000"
#define DT_N_S_memory_30040000_FULL_NAME_UNQUOTED memory@30040000
#define DT_N_S_memory_30040000_FULL_NAME_TOKEN memory_30040000
#define DT_N_S_memory_30040000_FULL_NAME_UPPER_TOKEN MEMORY_30040000

/* Node parent (/) identifier: */
#define DT_N_S_memory_30040000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_30040000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_30040000_NODELABEL_NUM 1
#define DT_N_S_memory_30040000_FOREACH_NODELABEL(fn) fn(sram3)
#define DT_N_S_memory_30040000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram3, __VA_ARGS__)
#define DT_N_S_memory_30040000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_30040000_CHILD_NUM 0
#define DT_N_S_memory_30040000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_30040000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_30040000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_30040000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_30040000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_30040000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_30040000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_30040000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_30040000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_30040000_HASH 0JVqWTTR1Li3wXZ7p7hjGn52idRSCN7NGjvOjotYSq0

/* Node's dependency ordinal: */
#define DT_N_S_memory_30040000_ORD 24
#define DT_N_S_memory_30040000_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_30040000_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_30040000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_30040000_EXISTS 1
#define DT_N_INST_3_zephyr_memory_region DT_N_S_memory_30040000
#define DT_N_INST_3_mmio_sram            DT_N_S_memory_30040000
#define DT_N_NODELABEL_sram3             DT_N_S_memory_30040000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_30040000_REG_NUM 1
#define DT_N_S_memory_30040000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_30040000_REG_IDX_0_VAL_ADDRESS 805568512
#define DT_N_S_memory_30040000_REG_IDX_0_VAL_SIZE 32768
#define DT_N_S_memory_30040000_RANGES_NUM 0
#define DT_N_S_memory_30040000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_30040000_IRQ_NUM 0
#define DT_N_S_memory_30040000_IRQ_LEVEL 0
#define DT_N_S_memory_30040000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_30040000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_30040000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_30040000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_30040000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_30040000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_30040000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_30040000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_30040000_P_zephyr_memory_region "SRAM3"
#define DT_N_S_memory_30040000_P_zephyr_memory_region_STRING_UNQUOTED SRAM3
#define DT_N_S_memory_30040000_P_zephyr_memory_region_STRING_TOKEN SRAM3
#define DT_N_S_memory_30040000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM3
#define DT_N_S_memory_30040000_P_zephyr_memory_region_IDX_0 "SRAM3"
#define DT_N_S_memory_30040000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_30040000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30040000, zephyr_memory_region, 0)
#define DT_N_S_memory_30040000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30040000, zephyr_memory_region, 0)
#define DT_N_S_memory_30040000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30040000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30040000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30040000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_30040000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_30040000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_30040000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_30040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_30040000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_30040000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_30040000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_30040000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_30040000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_30040000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_30040000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_30040000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_30040000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_30040000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_30040000, compatible, 0) \
	fn(DT_N_S_memory_30040000, compatible, 1)
#define DT_N_S_memory_30040000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_30040000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30040000, compatible, 1)
#define DT_N_S_memory_30040000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_30040000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_30040000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30040000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_30040000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_30040000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_30040000_P_compatible_LEN 2
#define DT_N_S_memory_30040000_P_compatible_EXISTS 1
#define DT_N_S_memory_30040000_P_reg {805568512, 32768}
#define DT_N_S_memory_30040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_30040000_P_reg_IDX_0 805568512
#define DT_N_S_memory_30040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_30040000_P_reg_IDX_1 32768
#define DT_N_S_memory_30040000_P_reg_EXISTS 1
#define DT_N_S_memory_30040000_P_zephyr_deferred_init 0
#define DT_N_S_memory_30040000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_30040000_P_wakeup_source 0
#define DT_N_S_memory_30040000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_30040000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_30040000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@38000000
 *
 * Node identifier: DT_N_S_memory_38000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_38000000_PATH "/memory@38000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_38000000_FULL_NAME "memory@38000000"
#define DT_N_S_memory_38000000_FULL_NAME_UNQUOTED memory@38000000
#define DT_N_S_memory_38000000_FULL_NAME_TOKEN memory_38000000
#define DT_N_S_memory_38000000_FULL_NAME_UPPER_TOKEN MEMORY_38000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_38000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_38000000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_38000000_NODELABEL_NUM 1
#define DT_N_S_memory_38000000_FOREACH_NODELABEL(fn) fn(sram4)
#define DT_N_S_memory_38000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram4, __VA_ARGS__)
#define DT_N_S_memory_38000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_38000000_CHILD_NUM 0
#define DT_N_S_memory_38000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_38000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_38000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_38000000_HASH 3WLBCTypcxSOW3URs9z2JNy8o_uXho1mjMpqbLHSEJs

/* Node's dependency ordinal: */
#define DT_N_S_memory_38000000_ORD 25
#define DT_N_S_memory_38000000_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_38000000_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_38000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_38000000_EXISTS 1
#define DT_N_INST_4_zephyr_memory_region DT_N_S_memory_38000000
#define DT_N_INST_4_mmio_sram            DT_N_S_memory_38000000
#define DT_N_NODELABEL_sram4             DT_N_S_memory_38000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_38000000_REG_NUM 1
#define DT_N_S_memory_38000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_REG_IDX_0_VAL_ADDRESS 939524096
#define DT_N_S_memory_38000000_REG_IDX_0_VAL_SIZE 65536
#define DT_N_S_memory_38000000_RANGES_NUM 0
#define DT_N_S_memory_38000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_38000000_IRQ_NUM 0
#define DT_N_S_memory_38000000_IRQ_LEVEL 0
#define DT_N_S_memory_38000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_38000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_38000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_38000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_38000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_38000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_38000000_P_zephyr_memory_region "SRAM4"
#define DT_N_S_memory_38000000_P_zephyr_memory_region_STRING_UNQUOTED SRAM4
#define DT_N_S_memory_38000000_P_zephyr_memory_region_STRING_TOKEN SRAM4
#define DT_N_S_memory_38000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM4
#define DT_N_S_memory_38000000_P_zephyr_memory_region_IDX_0 "SRAM4"
#define DT_N_S_memory_38000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_38000000, zephyr_memory_region, 0)
#define DT_N_S_memory_38000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_38000000, zephyr_memory_region, 0)
#define DT_N_S_memory_38000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_38000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_38000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_38000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_38000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_38000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_38000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_38000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_38000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_38000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_38000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_38000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_38000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_38000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_38000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_38000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_38000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_38000000, compatible, 0) \
	fn(DT_N_S_memory_38000000, compatible, 1)
#define DT_N_S_memory_38000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_38000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_38000000, compatible, 1)
#define DT_N_S_memory_38000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_38000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_38000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_38000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_38000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_38000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_38000000_P_compatible_LEN 2
#define DT_N_S_memory_38000000_P_compatible_EXISTS 1
#define DT_N_S_memory_38000000_P_reg {939524096, 65536}
#define DT_N_S_memory_38000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_38000000_P_reg_IDX_0 939524096
#define DT_N_S_memory_38000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_38000000_P_reg_IDX_1 65536
#define DT_N_S_memory_38000000_P_reg_EXISTS 1
#define DT_N_S_memory_38000000_P_zephyr_deferred_init 0
#define DT_N_S_memory_38000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_38000000_P_wakeup_source 0
#define DT_N_S_memory_38000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_38000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_38000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@90000000
 *
 * Node identifier: DT_N_S_memory_90000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_90000000_PATH "/memory@90000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_90000000_FULL_NAME "memory@90000000"
#define DT_N_S_memory_90000000_FULL_NAME_UNQUOTED memory@90000000
#define DT_N_S_memory_90000000_FULL_NAME_TOKEN memory_90000000
#define DT_N_S_memory_90000000_FULL_NAME_UPPER_TOKEN MEMORY_90000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_90000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_90000000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_90000000_NODELABEL_NUM 1
#define DT_N_S_memory_90000000_FOREACH_NODELABEL(fn) fn(ext_memory)
#define DT_N_S_memory_90000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ext_memory, __VA_ARGS__)
#define DT_N_S_memory_90000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_90000000_CHILD_NUM 0
#define DT_N_S_memory_90000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_90000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_90000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_90000000_HASH d_8S2yDxb2q19aTnon3QIN6Z8YP6Jcfc0VxWlqzPPXg

/* Node's dependency ordinal: */
#define DT_N_S_memory_90000000_ORD 26
#define DT_N_S_memory_90000000_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_90000000_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_90000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_90000000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_memory_90000000
#define DT_N_NODELABEL_ext_memory        DT_N_S_memory_90000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_90000000_REG_NUM 1
#define DT_N_S_memory_90000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_REG_IDX_0_VAL_ADDRESS 2415919104
#define DT_N_S_memory_90000000_REG_IDX_0_VAL_SIZE 268435456
#define DT_N_S_memory_90000000_RANGES_NUM 0
#define DT_N_S_memory_90000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_90000000_IRQ_NUM 0
#define DT_N_S_memory_90000000_IRQ_LEVEL 0
#define DT_N_S_memory_90000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_90000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_memory_90000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_90000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_90000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_90000000_P_zephyr_memory_region "EXTMEM"
#define DT_N_S_memory_90000000_P_zephyr_memory_region_STRING_UNQUOTED EXTMEM
#define DT_N_S_memory_90000000_P_zephyr_memory_region_STRING_TOKEN EXTMEM
#define DT_N_S_memory_90000000_P_zephyr_memory_region_STRING_UPPER_TOKEN EXTMEM
#define DT_N_S_memory_90000000_P_zephyr_memory_region_IDX_0 "EXTMEM"
#define DT_N_S_memory_90000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_90000000, zephyr_memory_region, 0)
#define DT_N_S_memory_90000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_90000000, zephyr_memory_region, 0)
#define DT_N_S_memory_90000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_90000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_90000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_90000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_90000000_P_compatible {"zephyr,memory-region"}
#define DT_N_S_memory_90000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_90000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_90000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_90000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_90000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_90000000, compatible, 0)
#define DT_N_S_memory_90000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_90000000, compatible, 0)
#define DT_N_S_memory_90000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_90000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_90000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_90000000_P_compatible_LEN 1
#define DT_N_S_memory_90000000_P_compatible_EXISTS 1
#define DT_N_S_memory_90000000_P_reg {2415919104, 268435456}
#define DT_N_S_memory_90000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_90000000_P_reg_IDX_0 2415919104
#define DT_N_S_memory_90000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_90000000_P_reg_IDX_1 268435456
#define DT_N_S_memory_90000000_P_reg_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_deferred_init 0
#define DT_N_S_memory_90000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_90000000_P_wakeup_source 0
#define DT_N_S_memory_90000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_90000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_memory_90000000_P_zephyr_memory_attr 33554432
#define DT_N_S_memory_90000000_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c1_scl_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_PATH "/soc/pin-controller@58020000/i2c1_scl_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FULL_NAME "i2c1_scl_pb8"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FULL_NAME_UNQUOTED i2c1_scl_pb8
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FULL_NAME_TOKEN i2c1_scl_pb8
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FULL_NAME_UPPER_TOKEN I2C1_SCL_PB8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_CHILD_IDX 79

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_NODELABEL(fn) fn(i2c1_scl_pb8)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1_scl_pb8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_HASH UGAK85Unv5LaFJX_U7kkjXIBLP8sQnOtI6JM0ILC_Tk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_ORD 27
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_SUPPORTS_ORDS \
	29,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pb8 DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_pinmux 772
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c1_sda_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_PATH "/soc/pin-controller@58020000/i2c1_sda_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FULL_NAME "i2c1_sda_pb9"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FULL_NAME_UNQUOTED i2c1_sda_pb9
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FULL_NAME_TOKEN i2c1_sda_pb9
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FULL_NAME_UPPER_TOKEN I2C1_SDA_PB9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_CHILD_IDX 82

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_NODELABEL(fn) fn(i2c1_sda_pb9)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1_sda_pb9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_HASH oGZoDhzTqmsvJqwDBUTHCjd94Oo_Zb4G_WlECXuFva4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_ORD 28
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_SUPPORTS_ORDS \
	29,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pb9 DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_pinmux 804
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005400
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005400
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005400_PATH "/soc/i2c@40005400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME "i2c@40005400"
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME_UNQUOTED i2c@40005400
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME_TOKEN i2c_40005400
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME_UPPER_TOKEN I2C_40005400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005400_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40005400_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40005400_FOREACH_NODELABEL(fn) fn(i2c1)
#define DT_N_S_soc_S_i2c_40005400_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005400_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40005400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40005400_HASH qdcoGqslkp_qGZ59SAaN4H47YRea2PU_8MI_v34YdEo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005400_ORD 29
#define DT_N_S_soc_S_i2c_40005400_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	27, \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005400_SUPPORTS_ORDS \
	30, \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005400_EXISTS 1
#define DT_N_INST_0_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_i2c1         DT_N_S_soc_S_i2c_40005400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005400_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_ADDRESS 1073763328
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_i2c_40005400_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005400_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq 32
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005400_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005400_P_reg {1073763328, 1024}
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0 1073763328
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005400_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts {31, 0, 32, 0}
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2 32
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_sq_size 4
#define DT_N_S_soc_S_i2c_40005400_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_cq_size 4
#define DT_N_S_soc_S_i2c_40005400_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status "okay"
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, status, 0)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, status, 0)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus1
 *
 * Node identifier: DT_N_S_smbus1
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE/dts/bindings/smbus/st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus1_PATH "/smbus1"

/* Node's name with unit-address: */
#define DT_N_S_smbus1_FULL_NAME "smbus1"
#define DT_N_S_smbus1_FULL_NAME_UNQUOTED smbus1
#define DT_N_S_smbus1_FULL_NAME_TOKEN smbus1
#define DT_N_S_smbus1_FULL_NAME_UPPER_TOKEN SMBUS1

/* Node parent (/) identifier: */
#define DT_N_S_smbus1_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus1_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus1_NODELABEL_NUM 1
#define DT_N_S_smbus1_FOREACH_NODELABEL(fn) fn(smbus1)
#define DT_N_S_smbus1_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus1, __VA_ARGS__)
#define DT_N_S_smbus1_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus1_CHILD_NUM 0
#define DT_N_S_smbus1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus1_FOREACH_CHILD(fn) 
#define DT_N_S_smbus1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus1_HASH RRjxCtQo8vEaNES3pUGCHfX2Mp6H0kS5wnsZuRpKBrY

/* Node's dependency ordinal: */
#define DT_N_S_smbus1_ORD 30
#define DT_N_S_smbus1_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus1_REQUIRES_ORDS \
	0, \
	29,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus1_EXISTS 1
#define DT_N_INST_0_st_stm32_smbus DT_N_S_smbus1
#define DT_N_NODELABEL_smbus1      DT_N_S_smbus1

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus1_REG_NUM 0
#define DT_N_S_smbus1_RANGES_NUM 0
#define DT_N_S_smbus1_FOREACH_RANGE(fn) 
#define DT_N_S_smbus1_IRQ_NUM 0
#define DT_N_S_smbus1_IRQ_LEVEL 0
#define DT_N_S_smbus1_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus1_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus1_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus1_P_i2c DT_N_S_soc_S_i2c_40005400
#define DT_N_S_smbus1_P_i2c_IDX_0 DT_N_S_soc_S_i2c_40005400
#define DT_N_S_smbus1_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_40005400
#define DT_N_S_smbus1_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus1_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus1, i2c, 0)
#define DT_N_S_smbus1_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus1, i2c, 0)
#define DT_N_S_smbus1_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus1, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus1, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_i2c_LEN 1
#define DT_N_S_smbus1_P_i2c_EXISTS 1
#define DT_N_S_smbus1_P_status "disabled"
#define DT_N_S_smbus1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus1_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus1_P_status_IDX_0 "disabled"
#define DT_N_S_smbus1_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_smbus1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus1, status, 0)
#define DT_N_S_smbus1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus1, status, 0)
#define DT_N_S_smbus1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus1, status, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus1, status, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_status_LEN 1
#define DT_N_S_smbus1_P_status_EXISTS 1
#define DT_N_S_smbus1_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus1_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus1_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus1_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus1_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus1, compatible, 0)
#define DT_N_S_smbus1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus1, compatible, 0)
#define DT_N_S_smbus1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus1, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus1, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_compatible_LEN 1
#define DT_N_S_smbus1_P_compatible_EXISTS 1
#define DT_N_S_smbus1_P_zephyr_deferred_init 0
#define DT_N_S_smbus1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus1_P_wakeup_source 0
#define DT_N_S_smbus1_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c2_scl_ph4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_PATH "/soc/pin-controller@58020000/i2c2_scl_ph4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FULL_NAME "i2c2_scl_ph4"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FULL_NAME_UNQUOTED i2c2_scl_ph4
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FULL_NAME_TOKEN i2c2_scl_ph4
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FULL_NAME_UPPER_TOKEN I2C2_SCL_PH4

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_CHILD_IDX 80

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_NODELABEL(fn) fn(i2c2_scl_ph4)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2_scl_ph4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_HASH 0C_6YMUDJCW8QK202nzLePg_cQ42vyyR21GBT5LROvI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_ORD 31
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_SUPPORTS_ORDS \
	33,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_EXISTS 1
#define DT_N_NODELABEL_i2c2_scl_ph4 DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_pinmux 3716
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/i2c2_sda_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_PATH "/soc/pin-controller@58020000/i2c2_sda_pb11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FULL_NAME "i2c2_sda_pb11"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FULL_NAME_UNQUOTED i2c2_sda_pb11
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FULL_NAME_TOKEN i2c2_sda_pb11
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FULL_NAME_UPPER_TOKEN I2C2_SDA_PB11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_CHILD_IDX 83

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_NODELABEL(fn) fn(i2c2_sda_pb11)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2_sda_pb11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_HASH aQiTDoVl_r05Pog3a4xwTZTIx40_SMJlgQdjCQsgIo0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_ORD 32
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_SUPPORTS_ORDS \
	33,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_EXISTS 1
#define DT_N_NODELABEL_i2c2_sda_pb11 DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_pinmux 868
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005800
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005800
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005800_PATH "/soc/i2c@40005800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME "i2c@40005800"
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME_UNQUOTED i2c@40005800
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME_TOKEN i2c_40005800
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME_UPPER_TOKEN I2C_40005800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005800_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40005800_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40005800_FOREACH_NODELABEL(fn) fn(i2c2)
#define DT_N_S_soc_S_i2c_40005800_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005800_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40005800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40005800_HASH eB73TQqq_PUOgKTcnvcwzuS4tWCFU0fUXyPb0bwWGkQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005800_ORD 33
#define DT_N_S_soc_S_i2c_40005800_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005800_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	31, \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005800_SUPPORTS_ORDS \
	34, \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005800_EXISTS 1
#define DT_N_INST_1_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005800
#define DT_N_NODELABEL_i2c2         DT_N_S_soc_S_i2c_40005800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005800_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_ADDRESS 1073764352
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_i2c_40005800_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005800_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq 33
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq 34
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005800_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005800_P_reg {1073764352, 1024}
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0 1073764352
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts {33, 0, 34, 0}
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0 33
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2 34
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_sq_size 4
#define DT_N_S_soc_S_i2c_40005800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_cq_size 4
#define DT_N_S_soc_S_i2c_40005800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status "okay"
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, status, 0)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, status, 0)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits 4194304
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus2
 *
 * Node identifier: DT_N_S_smbus2
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE/dts/bindings/smbus/st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus2_PATH "/smbus2"

/* Node's name with unit-address: */
#define DT_N_S_smbus2_FULL_NAME "smbus2"
#define DT_N_S_smbus2_FULL_NAME_UNQUOTED smbus2
#define DT_N_S_smbus2_FULL_NAME_TOKEN smbus2
#define DT_N_S_smbus2_FULL_NAME_UPPER_TOKEN SMBUS2

/* Node parent (/) identifier: */
#define DT_N_S_smbus2_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus2_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus2_NODELABEL_NUM 1
#define DT_N_S_smbus2_FOREACH_NODELABEL(fn) fn(smbus2)
#define DT_N_S_smbus2_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus2, __VA_ARGS__)
#define DT_N_S_smbus2_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus2_CHILD_NUM 0
#define DT_N_S_smbus2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus2_FOREACH_CHILD(fn) 
#define DT_N_S_smbus2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus2_HASH CeKsUeBLVHACPFrmleKnxYHTPUYQ02SrNC2w1a_Vmm4

/* Node's dependency ordinal: */
#define DT_N_S_smbus2_ORD 34
#define DT_N_S_smbus2_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus2_REQUIRES_ORDS \
	0, \
	33,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus2_EXISTS 1
#define DT_N_INST_1_st_stm32_smbus DT_N_S_smbus2
#define DT_N_NODELABEL_smbus2      DT_N_S_smbus2

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus2_REG_NUM 0
#define DT_N_S_smbus2_RANGES_NUM 0
#define DT_N_S_smbus2_FOREACH_RANGE(fn) 
#define DT_N_S_smbus2_IRQ_NUM 0
#define DT_N_S_smbus2_IRQ_LEVEL 0
#define DT_N_S_smbus2_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus2_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus2_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus2_P_i2c DT_N_S_soc_S_i2c_40005800
#define DT_N_S_smbus2_P_i2c_IDX_0 DT_N_S_soc_S_i2c_40005800
#define DT_N_S_smbus2_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_40005800
#define DT_N_S_smbus2_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus2_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus2, i2c, 0)
#define DT_N_S_smbus2_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus2, i2c, 0)
#define DT_N_S_smbus2_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus2, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus2, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_i2c_LEN 1
#define DT_N_S_smbus2_P_i2c_EXISTS 1
#define DT_N_S_smbus2_P_status "disabled"
#define DT_N_S_smbus2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus2_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus2_P_status_IDX_0 "disabled"
#define DT_N_S_smbus2_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_smbus2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus2, status, 0)
#define DT_N_S_smbus2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus2, status, 0)
#define DT_N_S_smbus2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus2, status, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus2, status, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_status_LEN 1
#define DT_N_S_smbus2_P_status_EXISTS 1
#define DT_N_S_smbus2_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus2_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus2_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus2_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus2_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus2, compatible, 0)
#define DT_N_S_smbus2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus2, compatible, 0)
#define DT_N_S_smbus2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus2, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus2, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_compatible_LEN 1
#define DT_N_S_smbus2_P_compatible_EXISTS 1
#define DT_N_S_smbus2_P_zephyr_deferred_init 0
#define DT_N_S_smbus2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus2_P_wakeup_source 0
#define DT_N_S_smbus2_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005c00_PATH "/soc/i2c@40005c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005c00_FULL_NAME "i2c@40005c00"
#define DT_N_S_soc_S_i2c_40005c00_FULL_NAME_UNQUOTED i2c@40005c00
#define DT_N_S_soc_S_i2c_40005c00_FULL_NAME_TOKEN i2c_40005c00
#define DT_N_S_soc_S_i2c_40005c00_FULL_NAME_UPPER_TOKEN I2C_40005C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005c00_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40005c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_NODELABEL(fn) fn(i2c3)
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005c00_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40005c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40005c00_HASH 5fJFJ8Y_ydW7n0l4sdfawjHU6iH4mdEbeKnIUA_HHoc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005c00_ORD 35
#define DT_N_S_soc_S_i2c_40005c00_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005c00_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005c00_SUPPORTS_ORDS \
	36,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005c00_EXISTS 1
#define DT_N_INST_3_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005c00
#define DT_N_NODELABEL_i2c3         DT_N_S_soc_S_i2c_40005c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_ADDRESS 1073765376
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_i2c_40005c00_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq 73
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005c00_P_reg {1073765376, 1024}
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0 1073765376
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts {72, 0, 73, 0}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2 73
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_sq_size 4
#define DT_N_S_soc_S_i2c_40005c00_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_cq_size 4
#define DT_N_S_soc_S_i2c_40005c00_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40005c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40005c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, status, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005c00, status, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits 8388608
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40005c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus3
 *
 * Node identifier: DT_N_S_smbus3
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE/dts/bindings/smbus/st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus3_PATH "/smbus3"

/* Node's name with unit-address: */
#define DT_N_S_smbus3_FULL_NAME "smbus3"
#define DT_N_S_smbus3_FULL_NAME_UNQUOTED smbus3
#define DT_N_S_smbus3_FULL_NAME_TOKEN smbus3
#define DT_N_S_smbus3_FULL_NAME_UPPER_TOKEN SMBUS3

/* Node parent (/) identifier: */
#define DT_N_S_smbus3_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus3_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus3_NODELABEL_NUM 1
#define DT_N_S_smbus3_FOREACH_NODELABEL(fn) fn(smbus3)
#define DT_N_S_smbus3_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus3, __VA_ARGS__)
#define DT_N_S_smbus3_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus3_CHILD_NUM 0
#define DT_N_S_smbus3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus3_FOREACH_CHILD(fn) 
#define DT_N_S_smbus3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus3_HASH ZeVI1g__orT_bhXDEMbeNx9PIwW74xB8lEqisMROKVc

/* Node's dependency ordinal: */
#define DT_N_S_smbus3_ORD 36
#define DT_N_S_smbus3_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus3_REQUIRES_ORDS \
	0, \
	35,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus3_EXISTS 1
#define DT_N_INST_2_st_stm32_smbus DT_N_S_smbus3
#define DT_N_NODELABEL_smbus3      DT_N_S_smbus3

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus3_REG_NUM 0
#define DT_N_S_smbus3_RANGES_NUM 0
#define DT_N_S_smbus3_FOREACH_RANGE(fn) 
#define DT_N_S_smbus3_IRQ_NUM 0
#define DT_N_S_smbus3_IRQ_LEVEL 0
#define DT_N_S_smbus3_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus3_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus3_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus3_P_i2c DT_N_S_soc_S_i2c_40005c00
#define DT_N_S_smbus3_P_i2c_IDX_0 DT_N_S_soc_S_i2c_40005c00
#define DT_N_S_smbus3_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_40005c00
#define DT_N_S_smbus3_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus3_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus3, i2c, 0)
#define DT_N_S_smbus3_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus3, i2c, 0)
#define DT_N_S_smbus3_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus3, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus3, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_i2c_LEN 1
#define DT_N_S_smbus3_P_i2c_EXISTS 1
#define DT_N_S_smbus3_P_status "disabled"
#define DT_N_S_smbus3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus3_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus3_P_status_IDX_0 "disabled"
#define DT_N_S_smbus3_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_smbus3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus3, status, 0)
#define DT_N_S_smbus3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus3, status, 0)
#define DT_N_S_smbus3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus3, status, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus3, status, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_status_LEN 1
#define DT_N_S_smbus3_P_status_EXISTS 1
#define DT_N_S_smbus3_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus3_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus3_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus3_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus3_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus3, compatible, 0)
#define DT_N_S_smbus3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus3, compatible, 0)
#define DT_N_S_smbus3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus3, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus3, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_compatible_LEN 1
#define DT_N_S_smbus3_P_compatible_EXISTS 1
#define DT_N_S_smbus3_P_zephyr_deferred_init 0
#define DT_N_S_smbus3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus3_P_wakeup_source 0
#define DT_N_S_smbus3_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus4
 *
 * Node identifier: DT_N_S_smbus4
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE/dts/bindings/smbus/st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus4_PATH "/smbus4"

/* Node's name with unit-address: */
#define DT_N_S_smbus4_FULL_NAME "smbus4"
#define DT_N_S_smbus4_FULL_NAME_UNQUOTED smbus4
#define DT_N_S_smbus4_FULL_NAME_TOKEN smbus4
#define DT_N_S_smbus4_FULL_NAME_UPPER_TOKEN SMBUS4

/* Node parent (/) identifier: */
#define DT_N_S_smbus4_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus4_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus4_NODELABEL_NUM 1
#define DT_N_S_smbus4_FOREACH_NODELABEL(fn) fn(smbus4)
#define DT_N_S_smbus4_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus4, __VA_ARGS__)
#define DT_N_S_smbus4_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus4_CHILD_NUM 0
#define DT_N_S_smbus4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus4_FOREACH_CHILD(fn) 
#define DT_N_S_smbus4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus4_HASH Yz3iDQpYN_WRfZzFDrKAcE1qlHQcEOd2JWX1YWcG0ns

/* Node's dependency ordinal: */
#define DT_N_S_smbus4_ORD 37
#define DT_N_S_smbus4_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus4_REQUIRES_ORDS \
	0, \
	17,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus4_EXISTS 1
#define DT_N_INST_3_st_stm32_smbus DT_N_S_smbus4
#define DT_N_NODELABEL_smbus4      DT_N_S_smbus4

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus4_REG_NUM 0
#define DT_N_S_smbus4_RANGES_NUM 0
#define DT_N_S_smbus4_FOREACH_RANGE(fn) 
#define DT_N_S_smbus4_IRQ_NUM 0
#define DT_N_S_smbus4_IRQ_LEVEL 0
#define DT_N_S_smbus4_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus4_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus4_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus4_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus4_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus4_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus4_P_i2c DT_N_S_soc_S_i2c_58001c00
#define DT_N_S_smbus4_P_i2c_IDX_0 DT_N_S_soc_S_i2c_58001c00
#define DT_N_S_smbus4_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_58001c00
#define DT_N_S_smbus4_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus4_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus4, i2c, 0)
#define DT_N_S_smbus4_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus4, i2c, 0)
#define DT_N_S_smbus4_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus4, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus4, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_i2c_LEN 1
#define DT_N_S_smbus4_P_i2c_EXISTS 1
#define DT_N_S_smbus4_P_status "disabled"
#define DT_N_S_smbus4_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus4_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus4_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus4_P_status_IDX_0 "disabled"
#define DT_N_S_smbus4_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus4_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_smbus4_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus4_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus4, status, 0)
#define DT_N_S_smbus4_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus4, status, 0)
#define DT_N_S_smbus4_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus4, status, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus4, status, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_status_LEN 1
#define DT_N_S_smbus4_P_status_EXISTS 1
#define DT_N_S_smbus4_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus4_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus4_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus4_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus4_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus4_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus4_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus4, compatible, 0)
#define DT_N_S_smbus4_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus4, compatible, 0)
#define DT_N_S_smbus4_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus4, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus4, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_compatible_LEN 1
#define DT_N_S_smbus4_P_compatible_EXISTS 1
#define DT_N_S_smbus4_P_zephyr_deferred_init 0
#define DT_N_S_smbus4_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus4_P_wakeup_source 0
#define DT_N_S_smbus4_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus4_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus4_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /vbat
 *
 * Node identifier: DT_N_S_vbat
 *
 * Binding (compatible = st,stm32-vbat):
 *   $ZEPHYR_BASE/dts/bindings/sensor/st,stm32-vbat.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_vbat_PATH "/vbat"

/* Node's name with unit-address: */
#define DT_N_S_vbat_FULL_NAME "vbat"
#define DT_N_S_vbat_FULL_NAME_UNQUOTED vbat
#define DT_N_S_vbat_FULL_NAME_TOKEN vbat
#define DT_N_S_vbat_FULL_NAME_UPPER_TOKEN VBAT

/* Node parent (/) identifier: */
#define DT_N_S_vbat_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_vbat_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_vbat_NODELABEL_NUM 1
#define DT_N_S_vbat_FOREACH_NODELABEL(fn) fn(vbat)
#define DT_N_S_vbat_FOREACH_NODELABEL_VARGS(fn, ...) fn(vbat, __VA_ARGS__)
#define DT_N_S_vbat_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_vbat_CHILD_NUM 0
#define DT_N_S_vbat_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_vbat_FOREACH_CHILD(fn) 
#define DT_N_S_vbat_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_vbat_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_vbat_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_vbat_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_vbat_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_vbat_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_vbat_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_vbat_HASH 6jTjjWCiokAcWwHDg9DIiUBaK7_R_tkCJ6unpENFBIY

/* Node's dependency ordinal: */
#define DT_N_S_vbat_ORD 38
#define DT_N_S_vbat_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_vbat_REQUIRES_ORDS \
	0, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_vbat_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_vbat_EXISTS 1
#define DT_N_INST_0_st_stm32_vbat DT_N_S_vbat
#define DT_N_NODELABEL_vbat       DT_N_S_vbat

/* Macros for properties that are special in the specification: */
#define DT_N_S_vbat_REG_NUM 0
#define DT_N_S_vbat_RANGES_NUM 0
#define DT_N_S_vbat_FOREACH_RANGE(fn) 
#define DT_N_S_vbat_IRQ_NUM 0
#define DT_N_S_vbat_IRQ_LEVEL 0
#define DT_N_S_vbat_COMPAT_MATCHES_st_stm32_vbat 1
#define DT_N_S_vbat_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_vbat_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_vbat_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_vbat_COMPAT_MODEL_IDX_0 "stm32-vbat"
#define DT_N_S_vbat_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_vbat_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_vbat_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_vbat_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_58026000
#define DT_N_S_vbat_P_io_channels_IDX_0_VAL_input 17
#define DT_N_S_vbat_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_vbat_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat, io_channels, 0)
#define DT_N_S_vbat_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat, io_channels, 0)
#define DT_N_S_vbat_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_io_channels_LEN 1
#define DT_N_S_vbat_P_io_channels_EXISTS 1
#define DT_N_S_vbat_P_ratio 4
#define DT_N_S_vbat_P_ratio_EXISTS 1
#define DT_N_S_vbat_P_status "disabled"
#define DT_N_S_vbat_P_status_STRING_UNQUOTED disabled
#define DT_N_S_vbat_P_status_STRING_TOKEN disabled
#define DT_N_S_vbat_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_vbat_P_status_IDX_0 "disabled"
#define DT_N_S_vbat_P_status_IDX_0_EXISTS 1
#define DT_N_S_vbat_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_vbat_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_vbat_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat, status, 0)
#define DT_N_S_vbat_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat, status, 0)
#define DT_N_S_vbat_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat, status, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat, status, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_status_LEN 1
#define DT_N_S_vbat_P_status_EXISTS 1
#define DT_N_S_vbat_P_compatible {"st,stm32-vbat"}
#define DT_N_S_vbat_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_vbat_P_compatible_IDX_0 "st,stm32-vbat"
#define DT_N_S_vbat_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vbat
#define DT_N_S_vbat_P_compatible_IDX_0_STRING_TOKEN st_stm32_vbat
#define DT_N_S_vbat_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VBAT
#define DT_N_S_vbat_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat, compatible, 0)
#define DT_N_S_vbat_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat, compatible, 0)
#define DT_N_S_vbat_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat, compatible, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat, compatible, 0, __VA_ARGS__)
#define DT_N_S_vbat_P_compatible_LEN 1
#define DT_N_S_vbat_P_compatible_EXISTS 1
#define DT_N_S_vbat_P_zephyr_deferred_init 0
#define DT_N_S_vbat_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_vbat_P_wakeup_source 0
#define DT_N_S_vbat_P_wakeup_source_EXISTS 1
#define DT_N_S_vbat_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_vbat_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /vref
 *
 * Node identifier: DT_N_S_vref
 *
 * Binding (compatible = st,stm32-vref):
 *   $ZEPHYR_BASE/dts/bindings/sensor/st,stm32-vref.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_vref_PATH "/vref"

/* Node's name with unit-address: */
#define DT_N_S_vref_FULL_NAME "vref"
#define DT_N_S_vref_FULL_NAME_UNQUOTED vref
#define DT_N_S_vref_FULL_NAME_TOKEN vref
#define DT_N_S_vref_FULL_NAME_UPPER_TOKEN VREF

/* Node parent (/) identifier: */
#define DT_N_S_vref_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_vref_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_vref_NODELABEL_NUM 1
#define DT_N_S_vref_FOREACH_NODELABEL(fn) fn(vref)
#define DT_N_S_vref_FOREACH_NODELABEL_VARGS(fn, ...) fn(vref, __VA_ARGS__)
#define DT_N_S_vref_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_vref_CHILD_NUM 0
#define DT_N_S_vref_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_vref_FOREACH_CHILD(fn) 
#define DT_N_S_vref_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_vref_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_vref_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_vref_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_vref_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_vref_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_vref_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_vref_HASH _KQ_hQT8vlL_HGgSo8B0PN_M_dmG5lMZ2C1aGmWYFog

/* Node's dependency ordinal: */
#define DT_N_S_vref_ORD 39
#define DT_N_S_vref_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_vref_REQUIRES_ORDS \
	0, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_vref_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_vref_EXISTS 1
#define DT_N_INST_0_st_stm32_vref DT_N_S_vref
#define DT_N_NODELABEL_vref       DT_N_S_vref

/* Macros for properties that are special in the specification: */
#define DT_N_S_vref_REG_NUM 0
#define DT_N_S_vref_RANGES_NUM 0
#define DT_N_S_vref_FOREACH_RANGE(fn) 
#define DT_N_S_vref_IRQ_NUM 0
#define DT_N_S_vref_IRQ_LEVEL 0
#define DT_N_S_vref_COMPAT_MATCHES_st_stm32_vref 1
#define DT_N_S_vref_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_vref_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_vref_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_vref_COMPAT_MODEL_IDX_0 "stm32-vref"
#define DT_N_S_vref_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_vref_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_vref_P_vrefint_cal_addr 535947360
#define DT_N_S_vref_P_vrefint_cal_addr_EXISTS 1
#define DT_N_S_vref_P_vrefint_cal_mv 3300
#define DT_N_S_vref_P_vrefint_cal_mv_EXISTS 1
#define DT_N_S_vref_P_vrefint_cal_resolution 16
#define DT_N_S_vref_P_vrefint_cal_resolution_IDX_0_ENUM_IDX 2
#define DT_N_S_vref_P_vrefint_cal_resolution_IDX_0_EXISTS 1
#define DT_N_S_vref_P_vrefint_cal_resolution_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_vref_P_vrefint_cal_resolution_EXISTS 1
#define DT_N_S_vref_P_status "disabled"
#define DT_N_S_vref_P_status_STRING_UNQUOTED disabled
#define DT_N_S_vref_P_status_STRING_TOKEN disabled
#define DT_N_S_vref_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_vref_P_status_IDX_0 "disabled"
#define DT_N_S_vref_P_status_IDX_0_EXISTS 1
#define DT_N_S_vref_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_vref_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_vref_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref, status, 0)
#define DT_N_S_vref_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref, status, 0)
#define DT_N_S_vref_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref, status, 0, __VA_ARGS__)
#define DT_N_S_vref_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref, status, 0, __VA_ARGS__)
#define DT_N_S_vref_P_status_LEN 1
#define DT_N_S_vref_P_status_EXISTS 1
#define DT_N_S_vref_P_compatible {"st,stm32-vref"}
#define DT_N_S_vref_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_vref_P_compatible_IDX_0 "st,stm32-vref"
#define DT_N_S_vref_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vref
#define DT_N_S_vref_P_compatible_IDX_0_STRING_TOKEN st_stm32_vref
#define DT_N_S_vref_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VREF
#define DT_N_S_vref_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref, compatible, 0)
#define DT_N_S_vref_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref, compatible, 0)
#define DT_N_S_vref_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref, compatible, 0, __VA_ARGS__)
#define DT_N_S_vref_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref, compatible, 0, __VA_ARGS__)
#define DT_N_S_vref_P_compatible_LEN 1
#define DT_N_S_vref_P_compatible_EXISTS 1
#define DT_N_S_vref_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_vref_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_58026000
#define DT_N_S_vref_P_io_channels_IDX_0_VAL_input 19
#define DT_N_S_vref_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_vref_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref, io_channels, 0)
#define DT_N_S_vref_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref, io_channels, 0)
#define DT_N_S_vref_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vref_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vref_P_io_channels_LEN 1
#define DT_N_S_vref_P_io_channels_EXISTS 1
#define DT_N_S_vref_P_zephyr_deferred_init 0
#define DT_N_S_vref_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_vref_P_wakeup_source 0
#define DT_N_S_vref_P_wakeup_source_EXISTS 1
#define DT_N_S_vref_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_vref_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio@deadbeef
 *
 * Node identifier: DT_N_S_gpio_deadbeef
 *
 * Binding (compatible = vnd,gpio):
 *   $ZEPHYR_BASE/dts/bindings/test/vnd,gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_deadbeef_PATH "/gpio@deadbeef"

/* Node's name with unit-address: */
#define DT_N_S_gpio_deadbeef_FULL_NAME "gpio@deadbeef"
#define DT_N_S_gpio_deadbeef_FULL_NAME_UNQUOTED gpio@deadbeef
#define DT_N_S_gpio_deadbeef_FULL_NAME_TOKEN gpio_deadbeef
#define DT_N_S_gpio_deadbeef_FULL_NAME_UPPER_TOKEN GPIO_DEADBEEF

/* Node parent (/) identifier: */
#define DT_N_S_gpio_deadbeef_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_deadbeef_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_deadbeef_NODELABEL_NUM 1
#define DT_N_S_gpio_deadbeef_FOREACH_NODELABEL(fn) fn(gpioz)
#define DT_N_S_gpio_deadbeef_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioz, __VA_ARGS__)
#define DT_N_S_gpio_deadbeef_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_deadbeef_CHILD_NUM 0
#define DT_N_S_gpio_deadbeef_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_deadbeef_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_deadbeef_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_deadbeef_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_deadbeef_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_deadbeef_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_deadbeef_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_deadbeef_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_deadbeef_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_deadbeef_HASH QE_4zwqUf5tynrs1P2rF6R6rrtrCD9E2q5gaceJXB3c

/* Node's dependency ordinal: */
#define DT_N_S_gpio_deadbeef_ORD 40
#define DT_N_S_gpio_deadbeef_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_deadbeef_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_deadbeef_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_gpio_deadbeef_EXISTS 1
#define DT_N_INST_0_vnd_gpio DT_N_S_gpio_deadbeef
#define DT_N_NODELABEL_gpioz DT_N_S_gpio_deadbeef

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_deadbeef_REG_NUM 1
#define DT_N_S_gpio_deadbeef_REG_IDX_0_EXISTS 1
#define DT_N_S_gpio_deadbeef_REG_IDX_0_VAL_ADDRESS 3735928559
#define DT_N_S_gpio_deadbeef_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_gpio_deadbeef_RANGES_NUM 0
#define DT_N_S_gpio_deadbeef_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_deadbeef_IRQ_NUM 0
#define DT_N_S_gpio_deadbeef_IRQ_LEVEL 0
#define DT_N_S_gpio_deadbeef_COMPAT_MATCHES_vnd_gpio 1
#define DT_N_S_gpio_deadbeef_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_gpio_deadbeef_COMPAT_VENDOR_IDX_0 "A stand-in for a real vendor which can be used in examples and tests"
#define DT_N_S_gpio_deadbeef_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_gpio_deadbeef_COMPAT_MODEL_IDX_0 "gpio"
#define DT_N_S_gpio_deadbeef_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_deadbeef_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_deadbeef_P_reg {3735928559, 4096}
#define DT_N_S_gpio_deadbeef_P_reg_IDX_0_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_reg_IDX_0 3735928559
#define DT_N_S_gpio_deadbeef_P_reg_IDX_1_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_reg_IDX_1 4096
#define DT_N_S_gpio_deadbeef_P_reg_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_gpio_controller 1
#define DT_N_S_gpio_deadbeef_P_gpio_controller_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_ngpios 32
#define DT_N_S_gpio_deadbeef_P_ngpios_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_status "okay"
#define DT_N_S_gpio_deadbeef_P_status_STRING_UNQUOTED okay
#define DT_N_S_gpio_deadbeef_P_status_STRING_TOKEN okay
#define DT_N_S_gpio_deadbeef_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_gpio_deadbeef_P_status_IDX_0 "okay"
#define DT_N_S_gpio_deadbeef_P_status_IDX_0_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_gpio_deadbeef_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_deadbeef, status, 0)
#define DT_N_S_gpio_deadbeef_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_deadbeef, status, 0)
#define DT_N_S_gpio_deadbeef_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_deadbeef, status, 0, __VA_ARGS__)
#define DT_N_S_gpio_deadbeef_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_deadbeef, status, 0, __VA_ARGS__)
#define DT_N_S_gpio_deadbeef_P_status_LEN 1
#define DT_N_S_gpio_deadbeef_P_status_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_compatible {"vnd,gpio"}
#define DT_N_S_gpio_deadbeef_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_compatible_IDX_0 "vnd,gpio"
#define DT_N_S_gpio_deadbeef_P_compatible_IDX_0_STRING_UNQUOTED vnd,gpio
#define DT_N_S_gpio_deadbeef_P_compatible_IDX_0_STRING_TOKEN vnd_gpio
#define DT_N_S_gpio_deadbeef_P_compatible_IDX_0_STRING_UPPER_TOKEN VND_GPIO
#define DT_N_S_gpio_deadbeef_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_deadbeef, compatible, 0)
#define DT_N_S_gpio_deadbeef_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_deadbeef, compatible, 0)
#define DT_N_S_gpio_deadbeef_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_deadbeef, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_deadbeef_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_deadbeef, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_deadbeef_P_compatible_LEN 1
#define DT_N_S_gpio_deadbeef_P_compatible_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_zephyr_deferred_init 0
#define DT_N_S_gpio_deadbeef_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_wakeup_source 0
#define DT_N_S_gpio_deadbeef_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_deadbeef_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_deadbeef_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp0_pa0_c
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_PATH "/soc/pin-controller@58020000/adc1_inp0_pa0_c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FULL_NAME "adc1_inp0_pa0_c"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FULL_NAME_UNQUOTED adc1_inp0_pa0_c
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FULL_NAME_TOKEN adc1_inp0_pa0_c
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FULL_NAME_UPPER_TOKEN ADC1_INP0_PA0_C

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_NODELABEL(fn) fn(adc1_inp0_pa0_c)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp0_pa0_c, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_HASH VtowpeF1t_r1iAalHG4VLFq4OZLvPKxQF7clVzjxwS0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_ORD 41
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_EXISTS 1
#define DT_N_NODELABEL_adc1_inp0_pa0_c DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_pinmux 16
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp10_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_PATH "/soc/pin-controller@58020000/adc1_inp10_pc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FULL_NAME "adc1_inp10_pc0"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FULL_NAME_UNQUOTED adc1_inp10_pc0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FULL_NAME_TOKEN adc1_inp10_pc0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FULL_NAME_UPPER_TOKEN ADC1_INP10_PC0

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_NODELABEL(fn) fn(adc1_inp10_pc0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp10_pc0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_HASH k6nPMCzKpWKJEvKUYgOA0Rosn1FhIMh3ktd9xWdSX8I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_ORD 42
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_EXISTS 1
#define DT_N_NODELABEL_adc1_inp10_pc0 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp12_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_PATH "/soc/pin-controller@58020000/adc1_inp12_pc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FULL_NAME "adc1_inp12_pc2"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FULL_NAME_UNQUOTED adc1_inp12_pc2
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FULL_NAME_TOKEN adc1_inp12_pc2
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FULL_NAME_UPPER_TOKEN ADC1_INP12_PC2

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_NODELABEL(fn) fn(adc1_inp12_pc2)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp12_pc2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_HASH kq_ZNpSvsbocQ9GIpHuTmIs4RGmiyOeQRTjBgpb0eV4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_ORD 43
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_EXISTS 1
#define DT_N_NODELABEL_adc1_inp12_pc2 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_pinmux 1104
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp13_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_PATH "/soc/pin-controller@58020000/adc1_inp13_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FULL_NAME "adc1_inp13_pc3"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FULL_NAME_UNQUOTED adc1_inp13_pc3
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FULL_NAME_TOKEN adc1_inp13_pc3
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FULL_NAME_UPPER_TOKEN ADC1_INP13_PC3

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_NODELABEL(fn) fn(adc1_inp13_pc3)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp13_pc3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_HASH eL12Pe9DDFq_ehA4JM7rKFxi_RZjh9BNgqi8nCW9_i4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_ORD 44
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_EXISTS 1
#define DT_N_NODELABEL_adc1_inp13_pc3 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_pinmux 1136
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp16_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_PATH "/soc/pin-controller@58020000/adc1_inp16_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FULL_NAME "adc1_inp16_pa0"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FULL_NAME_UNQUOTED adc1_inp16_pa0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FULL_NAME_TOKEN adc1_inp16_pa0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FULL_NAME_UPPER_TOKEN ADC1_INP16_PA0

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_NODELABEL(fn) fn(adc1_inp16_pa0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp16_pa0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_HASH mP6mcwqEES96l5Ni1__nvyqzE7cYV543bslxrcYgPgQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_ORD 45
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_EXISTS 1
#define DT_N_NODELABEL_adc1_inp16_pa0 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_pinmux 16
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp18_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_PATH "/soc/pin-controller@58020000/adc1_inp18_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FULL_NAME "adc1_inp18_pa4"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FULL_NAME_UNQUOTED adc1_inp18_pa4
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FULL_NAME_TOKEN adc1_inp18_pa4
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FULL_NAME_UPPER_TOKEN ADC1_INP18_PA4

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_NODELABEL(fn) fn(adc1_inp18_pa4)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp18_pa4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_HASH g4qLR0IOQJHUGz_BSJPWacfhoXv8TA7K_iUH7e35rEM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_ORD 46
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_EXISTS 1
#define DT_N_NODELABEL_adc1_inp18_pa4 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_pinmux 144
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp19_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_PATH "/soc/pin-controller@58020000/adc1_inp19_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FULL_NAME "adc1_inp19_pa5"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FULL_NAME_UNQUOTED adc1_inp19_pa5
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FULL_NAME_TOKEN adc1_inp19_pa5
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FULL_NAME_UPPER_TOKEN ADC1_INP19_PA5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_NODELABEL(fn) fn(adc1_inp19_pa5)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp19_pa5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_HASH 0zmdVt8D5RGxb61c1jfSH8lxiwHLAh_hjrNpEEgKhtQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_ORD 47
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_EXISTS 1
#define DT_N_NODELABEL_adc1_inp19_pa5 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_pinmux 176
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp1_pa1_c
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_PATH "/soc/pin-controller@58020000/adc1_inp1_pa1_c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FULL_NAME "adc1_inp1_pa1_c"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FULL_NAME_UNQUOTED adc1_inp1_pa1_c
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FULL_NAME_TOKEN adc1_inp1_pa1_c
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FULL_NAME_UPPER_TOKEN ADC1_INP1_PA1_C

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_NODELABEL(fn) fn(adc1_inp1_pa1_c)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp1_pa1_c, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_HASH yH0RhuHm_sYehzLMxE9s9mqomFXIwkmx0bGhcUrfxqQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_ORD 48
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_EXISTS 1
#define DT_N_NODELABEL_adc1_inp1_pa1_c DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_pinmux 48
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp4_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_PATH "/soc/pin-controller@58020000/adc1_inp4_pc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FULL_NAME "adc1_inp4_pc4"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FULL_NAME_UNQUOTED adc1_inp4_pc4
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FULL_NAME_TOKEN adc1_inp4_pc4
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FULL_NAME_UPPER_TOKEN ADC1_INP4_PC4

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_NODELABEL(fn) fn(adc1_inp4_pc4)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp4_pc4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_HASH eyMIj9ZFvHh09PLOIKlJjP6F541Y_iGw5dIySrIRAkQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_ORD 49
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_EXISTS 1
#define DT_N_NODELABEL_adc1_inp4_pc4 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_pinmux 1168
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp5_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_PATH "/soc/pin-controller@58020000/adc1_inp5_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FULL_NAME "adc1_inp5_pb1"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FULL_NAME_UNQUOTED adc1_inp5_pb1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FULL_NAME_TOKEN adc1_inp5_pb1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FULL_NAME_UPPER_TOKEN ADC1_INP5_PB1

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_NODELABEL(fn) fn(adc1_inp5_pb1)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp5_pb1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_HASH vwUylzCUBx7YZ0cz_Qj4vgQ4uQ3CpeU1t2lxYTSX3zI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_ORD 50
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_EXISTS 1
#define DT_N_NODELABEL_adc1_inp5_pb1 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_pinmux 560
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp8_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_PATH "/soc/pin-controller@58020000/adc1_inp8_pc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FULL_NAME "adc1_inp8_pc5"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FULL_NAME_UNQUOTED adc1_inp8_pc5
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FULL_NAME_TOKEN adc1_inp8_pc5
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FULL_NAME_UPPER_TOKEN ADC1_INP8_PC5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_NODELABEL(fn) fn(adc1_inp8_pc5)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp8_pc5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_HASH AnsR3Kml_rrII_qTTEBj1YD9dYIp_6_MNYWFfR_7EQg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_ORD 51
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_EXISTS 1
#define DT_N_NODELABEL_adc1_inp8_pc5 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_pinmux 1200
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/adc1_inp9_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_PATH "/soc/pin-controller@58020000/adc1_inp9_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FULL_NAME "adc1_inp9_pb0"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FULL_NAME_UNQUOTED adc1_inp9_pb0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FULL_NAME_TOKEN adc1_inp9_pb0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FULL_NAME_UPPER_TOKEN ADC1_INP9_PB0

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_NODELABEL(fn) fn(adc1_inp9_pb0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_inp9_pb0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_HASH SAK0SWOadxFvNjx0wvr5nKCnNh9nu7iV2PokCicSYZg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_ORD 52
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_SUPPORTS_ORDS \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_EXISTS 1
#define DT_N_NODELABEL_adc1_inp9_pb0 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_pinmux 528
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_PATH "/soc/adc@40022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_FULL_NAME "adc@40022000"
#define DT_N_S_soc_S_adc_40022000_FULL_NAME_UNQUOTED adc@40022000
#define DT_N_S_soc_S_adc_40022000_FULL_NAME_TOKEN adc_40022000
#define DT_N_S_soc_S_adc_40022000_FULL_NAME_UPPER_TOKEN ADC_40022000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_CHILD_IDX 48

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_40022000_FOREACH_NODELABEL(fn) fn(adc1)
#define DT_N_S_soc_S_adc_40022000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_CHILD_NUM 12
#define DT_N_S_soc_S_adc_40022000_CHILD_NUM_STATUS_OKAY 12
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_4) fn(DT_N_S_soc_S_adc_40022000_S_channel_8) fn(DT_N_S_soc_S_adc_40022000_S_channel_9) fn(DT_N_S_soc_S_adc_40022000_S_channel_5) fn(DT_N_S_soc_S_adc_40022000_S_channel_d) fn(DT_N_S_soc_S_adc_40022000_S_channel_c) fn(DT_N_S_soc_S_adc_40022000_S_channel_a) fn(DT_N_S_soc_S_adc_40022000_S_channel_10) fn(DT_N_S_soc_S_adc_40022000_S_channel_12) fn(DT_N_S_soc_S_adc_40022000_S_channel_13) fn(DT_N_S_soc_S_adc_40022000_S_channel_0) fn(DT_N_S_soc_S_adc_40022000_S_channel_1)
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_d) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_1)
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_d, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_4) fn(DT_N_S_soc_S_adc_40022000_S_channel_8) fn(DT_N_S_soc_S_adc_40022000_S_channel_9) fn(DT_N_S_soc_S_adc_40022000_S_channel_5) fn(DT_N_S_soc_S_adc_40022000_S_channel_d) fn(DT_N_S_soc_S_adc_40022000_S_channel_c) fn(DT_N_S_soc_S_adc_40022000_S_channel_a) fn(DT_N_S_soc_S_adc_40022000_S_channel_10) fn(DT_N_S_soc_S_adc_40022000_S_channel_12) fn(DT_N_S_soc_S_adc_40022000_S_channel_13) fn(DT_N_S_soc_S_adc_40022000_S_channel_0) fn(DT_N_S_soc_S_adc_40022000_S_channel_1)
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_d) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_1)
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_d, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40022000_S_channel_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_HASH tpkd51fjWnjhbmlkM7KN0vPfDwGBvEfx4X59MB9U7oQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_ORD 53
#define DT_N_S_soc_S_adc_40022000_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	41, \
	42, \
	43, \
	44, \
	45, \
	46, \
	47, \
	48, \
	49, \
	50, \
	51, \
	52,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_SUPPORTS_ORDS \
	117, \
	170, \
	171, \
	172, \
	173, \
	174, \
	175, \
	176, \
	177, \
	178, \
	179, \
	180, \
	181,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_EXISTS 1
#define DT_N_INST_0_st_stm32_adc DT_N_S_soc_S_adc_40022000
#define DT_N_NODELABEL_adc1      DT_N_S_soc_S_adc_40022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_VAL_ADDRESS 1073881088
#define DT_N_S_soc_S_adc_40022000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_adc_40022000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_40022000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_40022000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_40022000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_40022000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_40022000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c
#define DT_N_S_soc_S_adc_40022000_PINCTRL_NAME_default_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_P_reg {1073881088, 1024}
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, clocks, 0)
#define DT_N_S_soc_S_adc_40022000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, clocks, 0)
#define DT_N_S_soc_S_adc_40022000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_interrupts {18, 0}
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source "SYNC"
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_STRING_UNQUOTED SYNC
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_STRING_TOKEN SYNC
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_STRING_UPPER_TOKEN SYNC
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_IDX_0 "SYNC"
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_IDX_0_ENUM_VAL_SYNC_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_clock_source_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_prescaler 4
#define DT_N_S_soc_S_adc_40022000_P_st_adc_prescaler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022000_P_st_adc_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_prescaler_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_prescaler_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40022000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions {8446476, 7725580, 6742540, 5497356, 4710924}
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_0 8446476
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_1 7725580
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_2 6742540
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_3 5497356
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_resolutions_IDX_4 4710924
#define DT_N_S_soc_S_adc_40022000_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 3) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 4)
#define DT_N_S_soc_S_adc_40022000_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 4)
#define DT_N_S_soc_S_adc_40022000_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_resolutions_LEN 5
#define DT_N_S_soc_S_adc_40022000_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times {2, 3, 9, 17, 33, 65, 388, 811}
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_0 2
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_1 3
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_2 9
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_3 17
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_4 33
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_5 65
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_6 388
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_IDX_7 811
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_40022000_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer "FULLY_CONFIGURABLE"
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_STRING_UNQUOTED FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_STRING_TOKEN FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_STRING_UPPER_TOKEN FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_IDX_0 "FULLY_CONFIGURABLE"
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_IDX_0_ENUM_VAL_FULLY_CONFIGURABLE_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_sequencer_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler "OVERSAMPLER_EXTENDED"
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_STRING_UNQUOTED OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_STRING_TOKEN OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_STRING_UPPER_TOKEN OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_IDX_0 "OVERSAMPLER_EXTENDED"
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_IDX_0_ENUM_VAL_OVERSAMPLER_EXTENDED_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_st_adc_oversampler_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_status "okay"
#define DT_N_S_soc_S_adc_40022000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_40022000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_40022000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_40022000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_40022000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40022000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, status, 0)
#define DT_N_S_soc_S_adc_40022000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, status, 0)
#define DT_N_S_soc_S_adc_40022000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_status_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_40022000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_40022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, compatible, 0)
#define DT_N_S_soc_S_adc_40022000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, compatible, 0)
#define DT_N_S_soc_S_adc_40022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_40022000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40022000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40022000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_8 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_8_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_9 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_9_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_10 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_10_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_11 DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_IDX_11_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 7) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 8) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 9) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 10) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 11)
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 11)
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 11, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022000, pinctrl_0, 11, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_LEN 12
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_40022000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dac1_out1_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_PATH "/soc/pin-controller@58020000/dac1_out1_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FULL_NAME "dac1_out1_pa4"
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FULL_NAME_UNQUOTED dac1_out1_pa4
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FULL_NAME_TOKEN dac1_out1_pa4
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FULL_NAME_UPPER_TOKEN DAC1_OUT1_PA4

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_NODELABEL(fn) fn(dac1_out1_pa4)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac1_out1_pa4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_HASH iZbPA4yLuyafaE8nPR_6xiJTeaMslIH1LyigzN6dkC8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_ORD 54
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_SUPPORTS_ORDS \
	56,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_EXISTS 1
#define DT_N_NODELABEL_dac1_out1_pa4 DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_pinmux 144
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dac1_out2_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_PATH "/soc/pin-controller@58020000/dac1_out2_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FULL_NAME "dac1_out2_pa5"
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FULL_NAME_UNQUOTED dac1_out2_pa5
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FULL_NAME_TOKEN dac1_out2_pa5
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FULL_NAME_UPPER_TOKEN DAC1_OUT2_PA5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_NODELABEL(fn) fn(dac1_out2_pa5)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac1_out2_pa5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_HASH dJgflZVFINVVayaUkkXAJ_k3usF4KKxlfG1nJv2RRis

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_ORD 55
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_SUPPORTS_ORDS \
	56,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_EXISTS 1
#define DT_N_NODELABEL_dac1_out2_pa5 DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_pinmux 176
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/dac@40007400
 *
 * Node identifier: DT_N_S_soc_S_dac_40007400
 *
 * Binding (compatible = st,stm32-dac):
 *   $ZEPHYR_BASE/dts/bindings/dac/st,stm32-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_40007400_PATH "/soc/dac@40007400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_40007400_FULL_NAME "dac@40007400"
#define DT_N_S_soc_S_dac_40007400_FULL_NAME_UNQUOTED dac@40007400
#define DT_N_S_soc_S_dac_40007400_FULL_NAME_TOKEN dac_40007400
#define DT_N_S_soc_S_dac_40007400_FULL_NAME_UPPER_TOKEN DAC_40007400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_40007400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dac_40007400_CHILD_IDX 52

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dac_40007400_NODELABEL_NUM 1
#define DT_N_S_soc_S_dac_40007400_FOREACH_NODELABEL(fn) fn(dac1)
#define DT_N_S_soc_S_dac_40007400_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dac_40007400_CHILD_NUM 0
#define DT_N_S_soc_S_dac_40007400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dac_40007400_HASH AEmTXTZMLBfEYJhhkd3MmBxYI__rcYzmOjJiV2l9668

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_40007400_ORD 56
#define DT_N_S_soc_S_dac_40007400_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_40007400_REQUIRES_ORDS \
	4, \
	9, \
	54, \
	55,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_40007400_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_40007400_EXISTS 1
#define DT_N_INST_0_st_stm32_dac DT_N_S_soc_S_dac_40007400
#define DT_N_NODELABEL_dac1      DT_N_S_soc_S_dac_40007400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_40007400_REG_NUM 1
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_VAL_ADDRESS 1073771520
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_dac_40007400_RANGES_NUM 0
#define DT_N_S_soc_S_dac_40007400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_40007400_IRQ_NUM 0
#define DT_N_S_soc_S_dac_40007400_IRQ_LEVEL 0
#define DT_N_S_soc_S_dac_40007400_COMPAT_MATCHES_st_stm32_dac 1
#define DT_N_S_soc_S_dac_40007400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dac_40007400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_COMPAT_MODEL_IDX_0 "stm32-dac"
#define DT_N_S_soc_S_dac_40007400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NUM 1
#define DT_N_S_soc_S_dac_40007400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_dac_40007400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5

/* Generic property macros: */
#define DT_N_S_soc_S_dac_40007400_P_reg {1073771520, 1024}
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_0 1073771520
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dac_40007400_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bits 536870912
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, clocks, 0)
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_40007400, clocks, 0)
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_40007400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_clocks_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_status "okay"
#define DT_N_S_soc_S_dac_40007400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dac_40007400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dac_40007400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dac_40007400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dac_40007400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dac_40007400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, status, 0)
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_40007400, status, 0)
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_40007400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_status_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_compatible {"st,stm32-dac"}
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0 "st,stm32-dac"
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dac
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_STRING_TOKEN st_stm32_dac
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DAC
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, compatible, 0)
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_40007400, compatible, 0)
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_40007400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dac_40007400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_wakeup_source 0
#define DT_N_S_soc_S_dac_40007400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dac_40007400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 1)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 1)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, pinctrl_names, 0)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_40007400, pinctrl_names, 0)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_40007400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_rx_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_PATH "/soc/pin-controller@58020000/usart2_rx_pd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FULL_NAME "usart2_rx_pd6"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FULL_NAME_UNQUOTED usart2_rx_pd6
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FULL_NAME_TOKEN usart2_rx_pd6
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FULL_NAME_UPPER_TOKEN USART2_RX_PD6

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_CHILD_IDX 113

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_NODELABEL(fn) fn(usart2_rx_pd6)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart2_rx_pd6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_HASH 0MiMaBgOl6sgRlGSYT3OLN0yA1FB65vI_fcb9VCpIwA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_ORD 57
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_SUPPORTS_ORDS \
	60,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_EXISTS 1
#define DT_N_NODELABEL_usart2_rx_pd6 DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_pinmux 1735
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart2_tx_pd5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_PATH "/soc/pin-controller@58020000/usart2_tx_pd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FULL_NAME "usart2_tx_pd5"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FULL_NAME_UNQUOTED usart2_tx_pd5
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FULL_NAME_TOKEN usart2_tx_pd5
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FULL_NAME_UPPER_TOKEN USART2_TX_PD5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_CHILD_IDX 118

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_NODELABEL(fn) fn(usart2_tx_pd5)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart2_tx_pd5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_HASH x9HTKJxlFgjlS_KdhCc6LozIU_mApgzeOczQQfu0Tu0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_ORD 58
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_SUPPORTS_ORDS \
	60,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_EXISTS 1
#define DT_N_NODELABEL_usart2_tx_pd5 DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_pinmux 1703
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/rcc@58024400/reset-controller
 *
 * Node identifier: DT_N_S_soc_S_rcc_58024400_S_reset_controller
 *
 * Binding (compatible = st,stm32-rcc-rctl):
 *   $ZEPHYR_BASE/dts/bindings/reset/st,stm32-rcc-rctl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_PATH "/soc/rcc@58024400/reset-controller"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FULL_NAME "reset-controller"
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FULL_NAME_UNQUOTED reset-controller
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FULL_NAME_TOKEN reset_controller
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FULL_NAME_UPPER_TOKEN RESET_CONTROLLER

/* Node parent (/soc/rcc@58024400) identifier: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_PARENT DT_N_S_soc_S_rcc_58024400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_NODELABEL_NUM 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_NODELABEL(fn) fn(rctl)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_NODELABEL_VARGS(fn, ...) fn(rctl, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_CHILD_NUM 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_HASH WR_z9K_wDQyMuNanKB94ZdUTcpHW3IEtIU4TiSkvN3o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_ORD 59
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_REQUIRES_ORDS \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_SUPPORTS_ORDS \
	60, \
	63, \
	66, \
	69, \
	87, \
	91, \
	95, \
	100, \
	103, \
	108, \
	155, \
	156, \
	157, \
	158, \
	159, \
	160, \
	201, \
	203, \
	264, \
	281, \
	284, \
	286, \
	289, \
	292, \
	296, \
	299, \
	302,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_EXISTS 1
#define DT_N_INST_0_st_stm32_rcc_rctl DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_NODELABEL_rctl           DT_N_S_soc_S_rcc_58024400_S_reset_controller

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_REG_NUM 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_RANGES_NUM 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_IRQ_LEVEL 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_MATCHES_st_stm32_rcc_rctl 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_COMPAT_MODEL_IDX_0 "stm32-rcc-rctl"
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_set_bit_to_deassert 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_set_bit_to_deassert_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible {"st,stm32-rcc-rctl"}
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0 "st,stm32-rcc-rctl"
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rcc-rctl
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0_STRING_TOKEN st_stm32_rcc_rctl
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RCC_RCTL
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, compatible, 0)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, compatible, 0)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_wakeup_source 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rcc_58024400_S_reset_controller_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004400
 *
 * Node identifier: DT_N_S_soc_S_serial_40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004400_PATH "/soc/serial@40004400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004400_FULL_NAME "serial@40004400"
#define DT_N_S_soc_S_serial_40004400_FULL_NAME_UNQUOTED serial@40004400
#define DT_N_S_soc_S_serial_40004400_FULL_NAME_TOKEN serial_40004400
#define DT_N_S_soc_S_serial_40004400_FULL_NAME_UPPER_TOKEN SERIAL_40004400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004400_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40004400_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40004400_FOREACH_NODELABEL(fn) fn(usart2)
#define DT_N_S_soc_S_serial_40004400_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart2, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004400_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40004400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40004400_HASH w0whRjCvTBPyVty9dxjB3Bsl1nzzH1xRQTJifgUAAKQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004400_ORD 60
#define DT_N_S_soc_S_serial_40004400_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	57, \
	58, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004400_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004400_EXISTS 1
#define DT_N_INST_1_st_stm32_usart DT_N_S_soc_S_serial_40004400
#define DT_N_INST_1_st_stm32_uart  DT_N_S_soc_S_serial_40004400
#define DT_N_NODELABEL_usart2      DT_N_S_soc_S_serial_40004400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004400_REG_NUM 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_ADDRESS 1073759232
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_40004400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40004400_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40004400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004400_P_reg {1073759232, 1024}
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0 1073759232
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, clocks, 0)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, clocks, 0)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_VAL_id 4625
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, resets, 0)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, resets, 0)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts {38, 0}
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_data_bits 8
#define DT_N_S_soc_S_serial_40004400_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40004400_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_single_wire 0
#define DT_N_S_soc_S_serial_40004400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004400_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_enable 0
#define DT_N_S_soc_S_serial_40004400_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004400_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004400_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_invert 0
#define DT_N_S_soc_S_serial_40004400_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40004400_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_parity "none"
#define DT_N_S_soc_S_serial_40004400_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40004400_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40004400_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40004400_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40004400_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40004400_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, parity, 0)
#define DT_N_S_soc_S_serial_40004400_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, parity, 0)
#define DT_N_S_soc_S_serial_40004400_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status "okay"
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, status, 0)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, status, 0)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40004400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004400_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004400_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_rx_pi9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_PATH "/soc/pin-controller@58020000/uart4_rx_pi9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FULL_NAME "uart4_rx_pi9"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FULL_NAME_UNQUOTED uart4_rx_pi9
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FULL_NAME_TOKEN uart4_rx_pi9
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FULL_NAME_UPPER_TOKEN UART4_RX_PI9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_CHILD_IDX 114

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_NODELABEL(fn) fn(uart4_rx_pi9)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart4_rx_pi9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_HASH 7J9Jc2B8XDob8o3IXrNs4I_2HL1MlkmTsrrBqfOPpV8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_ORD 61
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_SUPPORTS_ORDS \
	63,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pi9 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_pinmux 4392
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart4_tx_ph13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_PATH "/soc/pin-controller@58020000/uart4_tx_ph13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FULL_NAME "uart4_tx_ph13"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FULL_NAME_UNQUOTED uart4_tx_ph13
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FULL_NAME_TOKEN uart4_tx_ph13
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FULL_NAME_UPPER_TOKEN UART4_TX_PH13

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_CHILD_IDX 119

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_NODELABEL(fn) fn(uart4_tx_ph13)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart4_tx_ph13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_HASH l89_50akRY4mUiW4hzQXWuyj9MiCuNZdWEQUc7TRoSI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_ORD 62
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_SUPPORTS_ORDS \
	63,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_ph13 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_pinmux 4008
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40004c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004c00_PATH "/soc/serial@40004c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME "serial@40004c00"
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME_UNQUOTED serial@40004c00
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME_TOKEN serial_40004c00
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME_UPPER_TOKEN SERIAL_40004C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004c00_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40004c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40004c00_FOREACH_NODELABEL(fn) fn(uart4)
#define DT_N_S_soc_S_serial_40004c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart4, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004c00_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40004c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40004c00_HASH qw6sySCqGO4wCPwXm_EFlFNv1NqVYdGrZFXhKaRqK7U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004c00_ORD 63
#define DT_N_S_soc_S_serial_40004c00_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004c00_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59, \
	61, \
	62,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004c00_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004c00_EXISTS 1
#define DT_N_INST_2_st_stm32_uart DT_N_S_soc_S_serial_40004c00
#define DT_N_NODELABEL_uart4      DT_N_S_soc_S_serial_40004c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_ADDRESS 1073761280
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_40004c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40004c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004c00_P_reg {1073761280, 1024}
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0 1073761280
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits 524288
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_VAL_id 4627
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, resets, 0)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, resets, 0)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts {52, 0}
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004c00_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_data_bits 8
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_single_wire 0
#define DT_N_S_soc_S_serial_40004c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004c00_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004c00, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_enable 0
#define DT_N_S_soc_S_serial_40004c00_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004c00_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004c00_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40004c00_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_parity "none"
#define DT_N_S_soc_S_serial_40004c00_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40004c00_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40004c00_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40004c00_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40004c00_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40004c00_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, parity, 0)
#define DT_N_S_soc_S_serial_40004c00_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, parity, 0)
#define DT_N_S_soc_S_serial_40004c00_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status "okay"
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, status, 0)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, status, 0)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_rx_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_PATH "/soc/pin-controller@58020000/usart1_rx_pb7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FULL_NAME "usart1_rx_pb7"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FULL_NAME_UNQUOTED usart1_rx_pb7
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FULL_NAME_TOKEN usart1_rx_pb7
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FULL_NAME_UPPER_TOKEN USART1_RX_PB7

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_CHILD_IDX 112

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_NODELABEL(fn) fn(usart1_rx_pb7)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart1_rx_pb7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_HASH sj3VsQsM7G58zDiHnWEnkz1V_t_q1p_vFHQ2bFzU_Bk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_ORD 64
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_SUPPORTS_ORDS \
	66,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pb7 DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_pinmux 743
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart1_tx_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_PATH "/soc/pin-controller@58020000/usart1_tx_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FULL_NAME "usart1_tx_pa9"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FULL_NAME_UNQUOTED usart1_tx_pa9
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FULL_NAME_TOKEN usart1_tx_pa9
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FULL_NAME_UPPER_TOKEN USART1_TX_PA9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_CHILD_IDX 117

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_NODELABEL(fn) fn(usart1_tx_pa9)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart1_tx_pa9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_HASH KWM2HbTThxHbFT7y5njMId6Hb6VN_CzWDzX0qSd8vAY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_ORD 65
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_SUPPORTS_ORDS \
	66,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pa9 DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_pinmux 295
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011000
 *
 * Node identifier: DT_N_S_soc_S_serial_40011000
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40011000_PATH "/soc/serial@40011000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40011000_FULL_NAME "serial@40011000"
#define DT_N_S_soc_S_serial_40011000_FULL_NAME_UNQUOTED serial@40011000
#define DT_N_S_soc_S_serial_40011000_FULL_NAME_TOKEN serial_40011000
#define DT_N_S_soc_S_serial_40011000_FULL_NAME_UPPER_TOKEN SERIAL_40011000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40011000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40011000_NODELABEL_NUM 2
#define DT_N_S_soc_S_serial_40011000_FOREACH_NODELABEL(fn) fn(usart1) fn(arduino_serial)
#define DT_N_S_soc_S_serial_40011000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart1, __VA_ARGS__) fn(arduino_serial, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40011000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40011000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40011000_HASH zC6jA0Z9upGUbivXx_7kb5XvPKXVEdHortQpRPhSzt8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40011000_ORD 66
#define DT_N_S_soc_S_serial_40011000_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40011000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59, \
	64, \
	65,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40011000_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011000_EXISTS 1
#define DT_N_INST_0_st_stm32_usart    DT_N_S_soc_S_serial_40011000
#define DT_N_INST_0_st_stm32_uart     DT_N_S_soc_S_serial_40011000
#define DT_N_NODELABEL_usart1         DT_N_S_soc_S_serial_40011000
#define DT_N_NODELABEL_arduino_serial DT_N_S_soc_S_serial_40011000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40011000_REG_NUM 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_ADDRESS 1073811456
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_40011000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40011000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40011000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40011000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40011000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40011000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40011000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40011000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40011000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011000_P_reg {1073811456, 1024}
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_0 1073811456
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, clocks, 0)
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, clocks, 0)
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40011000_P_resets_IDX_0_VAL_id 4868
#define DT_N_S_soc_S_serial_40011000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, resets, 0)
#define DT_N_S_soc_S_serial_40011000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, resets, 0)
#define DT_N_S_soc_S_serial_40011000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts {37, 0}
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40011000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_data_bits 8
#define DT_N_S_soc_S_serial_40011000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40011000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_single_wire 0
#define DT_N_S_soc_S_serial_40011000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40011000_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_de_enable 0
#define DT_N_S_soc_S_serial_40011000_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40011000_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40011000_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_de_invert 0
#define DT_N_S_soc_S_serial_40011000_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40011000_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_parity "none"
#define DT_N_S_soc_S_serial_40011000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40011000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40011000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40011000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40011000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40011000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, parity, 0)
#define DT_N_S_soc_S_serial_40011000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, parity, 0)
#define DT_N_S_soc_S_serial_40011000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status "okay"
#define DT_N_S_soc_S_serial_40011000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40011000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40011000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40011000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40011000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40011000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, status, 0)
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, status, 0)
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1)
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1)
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40011000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40011000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40011000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_tx_invert 0
#define DT_N_S_soc_S_serial_40011000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_rx_invert 0
#define DT_N_S_soc_S_serial_40011000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_rx_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_PATH "/soc/pin-controller@58020000/usart6_rx_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FULL_NAME "usart6_rx_pc7"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FULL_NAME_UNQUOTED usart6_rx_pc7
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FULL_NAME_TOKEN usart6_rx_pc7
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FULL_NAME_UPPER_TOKEN USART6_RX_PC7

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_CHILD_IDX 115

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_NODELABEL(fn) fn(usart6_rx_pc7)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart6_rx_pc7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_HASH t_REPyySqtZyQIBmMnkNQt6kRJopmH6N7pD72xTQSxI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_ORD 67
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_SUPPORTS_ORDS \
	69,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_EXISTS 1
#define DT_N_NODELABEL_usart6_rx_pc7 DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_pinmux 1255
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usart6_tx_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_PATH "/soc/pin-controller@58020000/usart6_tx_pg14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FULL_NAME "usart6_tx_pg14"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FULL_NAME_UNQUOTED usart6_tx_pg14
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FULL_NAME_TOKEN usart6_tx_pg14
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FULL_NAME_UPPER_TOKEN USART6_TX_PG14

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_CHILD_IDX 120

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_NODELABEL(fn) fn(usart6_tx_pg14)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart6_tx_pg14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_HASH zJ31obkOPfwheCyxR5RTWj_XAUnLw5Wo8QRVOwO4sWI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_ORD 68
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_SUPPORTS_ORDS \
	69,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_EXISTS 1
#define DT_N_NODELABEL_usart6_tx_pg14 DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_pinmux 3527
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011400
 *
 * Node identifier: DT_N_S_soc_S_serial_40011400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40011400_PATH "/soc/serial@40011400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40011400_FULL_NAME "serial@40011400"
#define DT_N_S_soc_S_serial_40011400_FULL_NAME_UNQUOTED serial@40011400
#define DT_N_S_soc_S_serial_40011400_FULL_NAME_TOKEN serial_40011400
#define DT_N_S_soc_S_serial_40011400_FULL_NAME_UPPER_TOKEN SERIAL_40011400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40011400_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40011400_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40011400_FOREACH_NODELABEL(fn) fn(usart6)
#define DT_N_S_soc_S_serial_40011400_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart6, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40011400_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40011400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40011400_HASH EbGeH803dfT68JE63jG_Jb4zq9uTggwiK7WnQWx1toQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40011400_ORD 69
#define DT_N_S_soc_S_serial_40011400_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40011400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59, \
	67, \
	68,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40011400_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011400_EXISTS 1
#define DT_N_INST_2_st_stm32_usart DT_N_S_soc_S_serial_40011400
#define DT_N_INST_3_st_stm32_uart  DT_N_S_soc_S_serial_40011400
#define DT_N_NODELABEL_usart6      DT_N_S_soc_S_serial_40011400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40011400_REG_NUM 1
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_VAL_ADDRESS 1073812480
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_40011400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40011400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40011400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40011400_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40011400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40011400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40011400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40011400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40011400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40011400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011400_P_reg {1073812480, 1024}
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_0 1073812480
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, clocks, 0)
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, clocks, 0)
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40011400_P_resets_IDX_0_VAL_id 4869
#define DT_N_S_soc_S_serial_40011400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, resets, 0)
#define DT_N_S_soc_S_serial_40011400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, resets, 0)
#define DT_N_S_soc_S_serial_40011400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts {71, 0}
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40011400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_data_bits 8
#define DT_N_S_soc_S_serial_40011400_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40011400_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_single_wire 0
#define DT_N_S_soc_S_serial_40011400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40011400_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_de_enable 0
#define DT_N_S_soc_S_serial_40011400_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40011400_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40011400_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_de_invert 0
#define DT_N_S_soc_S_serial_40011400_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40011400_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_parity "none"
#define DT_N_S_soc_S_serial_40011400_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40011400_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40011400_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40011400_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40011400_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40011400_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, parity, 0)
#define DT_N_S_soc_S_serial_40011400_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, parity, 0)
#define DT_N_S_soc_S_serial_40011400_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_status "okay"
#define DT_N_S_soc_S_serial_40011400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40011400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40011400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40011400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40011400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40011400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, status, 0)
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, status, 0)
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_status_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1)
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40011400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1)
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40011400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40011400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40011400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40011400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_tx_invert 0
#define DT_N_S_soc_S_serial_40011400_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_rx_invert 0
#define DT_N_S_soc_S_serial_40011400_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_miso_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_PATH "/soc/pin-controller@58020000/spi1_miso_pg9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FULL_NAME "spi1_miso_pg9"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FULL_NAME_UNQUOTED spi1_miso_pg9
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FULL_NAME_TOKEN spi1_miso_pg9
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FULL_NAME_UPPER_TOKEN SPI1_MISO_PG9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_CHILD_IDX 91

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_NODELABEL(fn) fn(spi1_miso_pg9)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_miso_pg9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_HASH g5GZN4PbVJvgTz1hfjtx0j9iKd6OzPiixSCq4k50aLo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_ORD 70
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_SUPPORTS_ORDS \
	73,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pg9 DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_pinmux 3365
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_mosi_pd7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_PATH "/soc/pin-controller@58020000/spi1_mosi_pd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FULL_NAME "spi1_mosi_pd7"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FULL_NAME_UNQUOTED spi1_mosi_pd7
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FULL_NAME_TOKEN spi1_mosi_pd7
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FULL_NAME_UPPER_TOKEN SPI1_MOSI_PD7

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_CHILD_IDX 93

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_NODELABEL(fn) fn(spi1_mosi_pd7)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_mosi_pd7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_HASH kTQ7H4HEjvvtpJEqNQrXRJyiWDAfFM8qh7aemlxsXmc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_ORD 71
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_SUPPORTS_ORDS \
	73,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pd7 DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_pinmux 1765
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi1_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_PATH "/soc/pin-controller@58020000/spi1_sck_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FULL_NAME "spi1_sck_pb3"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FULL_NAME_UNQUOTED spi1_sck_pb3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FULL_NAME_TOKEN spi1_sck_pb3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FULL_NAME_UPPER_TOKEN SPI1_SCK_PB3

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_CHILD_IDX 95

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_NODELABEL(fn) fn(spi1_sck_pb3)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_sck_pb3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_HASH 8XmMSnY41KV3Ix_ufg5_5arZtwOjU_agjd3mFlD8ONY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_ORD 72
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_SUPPORTS_ORDS \
	73,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pb3 DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_pinmux 613
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/spi@40013000
 *
 * Node identifier: DT_N_S_soc_S_spi_40013000
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40013000_PATH "/soc/spi@40013000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40013000_FULL_NAME "spi@40013000"
#define DT_N_S_soc_S_spi_40013000_FULL_NAME_UNQUOTED spi@40013000
#define DT_N_S_soc_S_spi_40013000_FULL_NAME_TOKEN spi_40013000
#define DT_N_S_soc_S_spi_40013000_FULL_NAME_UPPER_TOKEN SPI_40013000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40013000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40013000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40013000_FOREACH_NODELABEL(fn) fn(spi1)
#define DT_N_S_soc_S_spi_40013000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40013000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40013000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40013000_HASH q04f3jPcynKDa_9eKR_V34RQn5SAL2iX4yHIC7XGkLs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40013000_ORD 73
#define DT_N_S_soc_S_spi_40013000_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40013000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	70, \
	71, \
	72,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40013000_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40013000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_spi    DT_N_S_soc_S_spi_40013000
#define DT_N_INST_0_st_stm32_spi_fifo DT_N_S_soc_S_spi_40013000
#define DT_N_INST_0_st_stm32_spi      DT_N_S_soc_S_spi_40013000
#define DT_N_NODELABEL_spi1           DT_N_S_soc_S_spi_40013000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40013000_REG_NUM 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_ADDRESS 1073819648
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_spi_40013000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40013000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40013000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40013000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40013000_P_midi_clock 0
#define DT_N_S_soc_S_spi_40013000_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_mssi_clock 0
#define DT_N_S_soc_S_spi_40013000_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_fifo_enable 0
#define DT_N_S_soc_S_spi_40013000_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg {1073819648, 1024}
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts {35, 0}
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status "okay"
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, status, 0)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, status, 0)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40013000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, clocks, 0) \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 1)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 1)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_clocks_LEN 2
#define DT_N_S_soc_S_spi_40013000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40013000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40013000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40013000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi5_miso_pj11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_PATH "/soc/pin-controller@58020000/spi5_miso_pj11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FULL_NAME "spi5_miso_pj11"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FULL_NAME_UNQUOTED spi5_miso_pj11
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FULL_NAME_TOKEN spi5_miso_pj11
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FULL_NAME_UPPER_TOKEN SPI5_MISO_PJ11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_CHILD_IDX 92

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_NODELABEL(fn) fn(spi5_miso_pj11)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi5_miso_pj11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_HASH _OG0aVmHYCdMcgGVhRUOOd8Tz6eUzhAX70aFxzhAnXo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_ORD 74
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_SUPPORTS_ORDS \
	77,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_EXISTS 1
#define DT_N_NODELABEL_spi5_miso_pj11 DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_pinmux 4965
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi5_mosi_pj10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_PATH "/soc/pin-controller@58020000/spi5_mosi_pj10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FULL_NAME "spi5_mosi_pj10"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FULL_NAME_UNQUOTED spi5_mosi_pj10
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FULL_NAME_TOKEN spi5_mosi_pj10
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FULL_NAME_UPPER_TOKEN SPI5_MOSI_PJ10

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_CHILD_IDX 94

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_NODELABEL(fn) fn(spi5_mosi_pj10)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi5_mosi_pj10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_HASH ypb6sbz_OJ37k6tPY9RMI4C31FV9Ve5wDr0R76Ky73I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_ORD 75
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_SUPPORTS_ORDS \
	77,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_EXISTS 1
#define DT_N_NODELABEL_spi5_mosi_pj10 DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_pinmux 4933
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/spi5_sck_ph6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_PATH "/soc/pin-controller@58020000/spi5_sck_ph6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FULL_NAME "spi5_sck_ph6"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FULL_NAME_UNQUOTED spi5_sck_ph6
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FULL_NAME_TOKEN spi5_sck_ph6
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FULL_NAME_UPPER_TOKEN SPI5_SCK_PH6

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_CHILD_IDX 96

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_NODELABEL(fn) fn(spi5_sck_ph6)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi5_sck_ph6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_HASH euhrjgi8FwUyUL6qoXkXLXDIeJvhLxW8pKwCTKnz_8U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_ORD 76
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_SUPPORTS_ORDS \
	77,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_EXISTS 1
#define DT_N_NODELABEL_spi5_sck_ph6 DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_pinmux 3781
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/spi@40015000
 *
 * Node identifier: DT_N_S_soc_S_spi_40015000
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40015000_PATH "/soc/spi@40015000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40015000_FULL_NAME "spi@40015000"
#define DT_N_S_soc_S_spi_40015000_FULL_NAME_UNQUOTED spi@40015000
#define DT_N_S_soc_S_spi_40015000_FULL_NAME_TOKEN spi_40015000
#define DT_N_S_soc_S_spi_40015000_FULL_NAME_UPPER_TOKEN SPI_40015000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40015000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40015000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40015000_NODELABEL_NUM 2
#define DT_N_S_soc_S_spi_40015000_FOREACH_NODELABEL(fn) fn(spi5) fn(arduino_spi)
#define DT_N_S_soc_S_spi_40015000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi5, __VA_ARGS__) fn(arduino_spi, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40015000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40015000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40015000_HASH _7uoLr5262nubu_Aw_eizLfScuJO0NCTRjc4zDKDojg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40015000_ORD 77
#define DT_N_S_soc_S_spi_40015000_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40015000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	74, \
	75, \
	76,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40015000_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40015000_EXISTS 1
#define DT_N_INST_1_st_stm32h7_spi    DT_N_S_soc_S_spi_40015000
#define DT_N_INST_1_st_stm32_spi_fifo DT_N_S_soc_S_spi_40015000
#define DT_N_INST_1_st_stm32_spi      DT_N_S_soc_S_spi_40015000
#define DT_N_NODELABEL_spi5           DT_N_S_soc_S_spi_40015000
#define DT_N_NODELABEL_arduino_spi    DT_N_S_soc_S_spi_40015000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40015000_REG_NUM 1
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_VAL_ADDRESS 1073827840
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_spi_40015000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40015000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40015000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_irq 85
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40015000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40015000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40015000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40015000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_40015000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40015000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_40015000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6
#define DT_N_S_soc_S_spi_40015000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11
#define DT_N_S_soc_S_spi_40015000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40015000_P_midi_clock 0
#define DT_N_S_soc_S_spi_40015000_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_mssi_clock 0
#define DT_N_S_soc_S_spi_40015000_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_fifo_enable 0
#define DT_N_S_soc_S_spi_40015000_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_reg {1073827840, 1024}
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_0 1073827840
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40015000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts {85, 0}
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_0 85
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40015000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 2)
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 2)
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40015000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40015000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_40015000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_status "okay"
#define DT_N_S_soc_S_spi_40015000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_40015000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_40015000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_40015000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_40015000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_40015000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, status, 0)
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40015000, status, 0)
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40015000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40015000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 2)
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40015000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 2)
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40015000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40015000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, clocks, 0)
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40015000, clocks, 0)
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40015000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40015000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40015000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40015000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_PATH "/soc/pin-controller@58020000/gpio@58020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FULL_NAME "gpio@58020000"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FULL_NAME_UNQUOTED gpio@58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FULL_NAME_TOKEN gpio_58020000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FULL_NAME_UPPER_TOKEN GPIO_58020000

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_NODELABEL(fn) fn(gpioa)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioa, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_HASH OBFcV8E53vVYjjpiQJPQ0zMy2lJusA_kZ4LEcg7da5M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_ORD 78
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_SUPPORTS_ORDS \
	117, \
	185, \
	266,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_EXISTS 1
#define DT_N_INST_0_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_NODELABEL_gpioa      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_VAL_ADDRESS 1476526080
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg {1476526080, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_0 1476526080
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_PATH "/soc/pin-controller@58020000/gpio@58020400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FULL_NAME "gpio@58020400"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FULL_NAME_UNQUOTED gpio@58020400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FULL_NAME_TOKEN gpio_58020400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FULL_NAME_UPPER_TOKEN GPIO_58020400

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_NODELABEL(fn) fn(gpiob)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiob, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_HASH gYdP39QIPaBB6nc4XDkGh_lITUPL5FSXbdH2SzSFKKk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_ORD 79
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_SUPPORTS_ORDS \
	117, \
	201,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_EXISTS 1
#define DT_N_INST_1_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_NODELABEL_gpiob      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_VAL_ADDRESS 1476527104
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg {1476527104, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_0 1476527104
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_PATH "/soc/pin-controller@58020000/gpio@58020800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FULL_NAME "gpio@58020800"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FULL_NAME_UNQUOTED gpio@58020800
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FULL_NAME_TOKEN gpio_58020800
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FULL_NAME_UPPER_TOKEN GPIO_58020800

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_NODELABEL(fn) fn(gpioc)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioc, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_HASH kNEdHt4SOX4X8Z1vJWdCf5cNdeBmryoZhM2ULDMOaxs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_ORD 80
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_SUPPORTS_ORDS \
	117, \
	129, \
	130, \
	201,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_EXISTS 1
#define DT_N_INST_2_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_NODELABEL_gpioc      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_VAL_ADDRESS 1476528128
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg {1476528128, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_0 1476528128
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58020C00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_PATH "/soc/pin-controller@58020000/gpio@58020C00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FULL_NAME "gpio@58020C00"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FULL_NAME_UNQUOTED gpio@58020C00
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FULL_NAME_TOKEN gpio_58020C00
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FULL_NAME_UPPER_TOKEN GPIO_58020C00

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_NODELABEL(fn) fn(gpiod)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiod, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_HASH tKRd3cbFp9ssRvkcTuioUrRdj9PDUyedSyHZBEJhbfw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_ORD 81
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_SUPPORTS_ORDS \
	117, \
	185,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_EXISTS 1
#define DT_N_INST_3_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_NODELABEL_gpiod      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_VAL_ADDRESS 1476529152
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg {1476529152, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_0 1476529152
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_PATH "/soc/pin-controller@58020000/gpio@58021000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FULL_NAME "gpio@58021000"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FULL_NAME_UNQUOTED gpio@58021000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FULL_NAME_TOKEN gpio_58021000
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FULL_NAME_UPPER_TOKEN GPIO_58021000

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_NODELABEL(fn) fn(gpioe)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioe, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_HASH csLAO4okPfBG3MacvTQLEHUy_JHRJo1r_5mn7_Zx4zI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_ORD 82
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_SUPPORTS_ORDS \
	117, \
	131, \
	134,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_EXISTS 1
#define DT_N_INST_4_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_NODELABEL_gpioe      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_VAL_ADDRESS 1476530176
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg {1476530176, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_0 1476530176
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_PATH "/soc/pin-controller@58020000/gpio@58021800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FULL_NAME "gpio@58021800"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FULL_NAME_UNQUOTED gpio@58021800
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FULL_NAME_TOKEN gpio_58021800
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FULL_NAME_UPPER_TOKEN GPIO_58021800

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_NODELABEL(fn) fn(gpiog)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiog, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_HASH WMh7Jx9L0cqz8vSetlrt_gCmYQ3gZUCzp4QopsOPnPw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_ORD 83
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_SUPPORTS_ORDS \
	117, \
	266,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_EXISTS 1
#define DT_N_INST_6_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_NODELABEL_gpiog      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_VAL_ADDRESS 1476532224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg {1476532224, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_0 1476532224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021C00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_PATH "/soc/pin-controller@58020000/gpio@58021C00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FULL_NAME "gpio@58021C00"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FULL_NAME_UNQUOTED gpio@58021C00
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FULL_NAME_TOKEN gpio_58021C00
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FULL_NAME_UPPER_TOKEN GPIO_58021C00

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_NODELABEL(fn) fn(gpioh)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioh, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_HASH igMcmz_WuSFluvM0wGo1EvpYTTpFCCq3v9zib1JfYwU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_ORD 84
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_SUPPORTS_ORDS \
	117, \
	266,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_EXISTS 1
#define DT_N_INST_7_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_NODELABEL_gpioh      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_VAL_ADDRESS 1476533248
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg {1476533248, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_0 1476533248
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_PATH "/soc/pin-controller@58020000/gpio@58022400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FULL_NAME "gpio@58022400"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FULL_NAME_UNQUOTED gpio@58022400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FULL_NAME_TOKEN gpio_58022400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FULL_NAME_UPPER_TOKEN GPIO_58022400

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_NODELABEL(fn) fn(gpioj)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioj, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_HASH brNgk1VRUM_ZeSaO73TcvKZPyO_S1j8SHYvaEanogTI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_ORD 85
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_SUPPORTS_ORDS \
	117, \
	131, \
	133,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_EXISTS 1
#define DT_N_INST_9_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_NODELABEL_gpioj      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_VAL_ADDRESS 1476535296
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg {1476535296, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_0 1476535296
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58022800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_PATH "/soc/pin-controller@58020000/gpio@58022800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FULL_NAME "gpio@58022800"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FULL_NAME_UNQUOTED gpio@58022800
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FULL_NAME_TOKEN gpio_58022800
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FULL_NAME_UPPER_TOKEN GPIO_58022800

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_NODELABEL(fn) fn(gpiok)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiok, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_HASH kKwiRU3UgeNHAnynzom_GXwZc7W_TKis8XxviU9ivKE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_ORD 86
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_EXISTS 1
#define DT_N_INST_10_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_NODELABEL_gpiok       DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_VAL_ADDRESS 1476536320
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg {1476536320, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_0 1476536320
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bits 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_PATH "/soc/timers@40000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_FULL_NAME "timers@40000000"
#define DT_N_S_soc_S_timers_40000000_FULL_NAME_UNQUOTED timers@40000000
#define DT_N_S_soc_S_timers_40000000_FULL_NAME_TOKEN timers_40000000
#define DT_N_S_soc_S_timers_40000000_FULL_NAME_UPPER_TOKEN TIMERS_40000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000000_FOREACH_NODELABEL(fn) fn(timers2)
#define DT_N_S_soc_S_timers_40000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers2, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm) fn(DT_N_S_soc_S_timers_40000000_S_counter)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000_S_counter)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000000_HASH EG81bdVGBcHLEHOWL0pmGPFAUziNY8yKUHEsHXKaWCc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_ORD 87
#define DT_N_S_soc_S_timers_40000000_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_SUPPORTS_ORDS \
	90, \
	278,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_EXISTS 1
#define DT_N_INST_1_st_stm32_timers DT_N_S_soc_S_timers_40000000
#define DT_N_NODELABEL_timers2      DT_N_S_soc_S_timers_40000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_REG_NUM 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_ADDRESS 1073741824
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40000000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40000000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40000000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_P_reg {1073741824, 1024}
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, clocks, 0)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, clocks, 0)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_VAL_id 4608
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, resets, 0)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, resets, 0)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_st_prescaler 100
#define DT_N_S_soc_S_timers_40000000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status "okay"
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, status, 0)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, status, 0)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts {28, 0}
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch3_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_PATH "/soc/pin-controller@58020000/tim2_ch3_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FULL_NAME "tim2_ch3_pa2"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FULL_NAME_UNQUOTED tim2_ch3_pa2
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FULL_NAME_TOKEN tim2_ch3_pa2
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FULL_NAME_UPPER_TOKEN TIM2_CH3_PA2

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_CHILD_IDX 100

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_NODELABEL(fn) fn(tim2_ch3_pa2)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim2_ch3_pa2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_HASH 6MEuKlNIRXt1_UzURcIPyRfq4asvf2__irEWcYaRC38

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_ORD 88
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_SUPPORTS_ORDS \
	90,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_EXISTS 1
#define DT_N_NODELABEL_tim2_ch3_pa2 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_pinmux 65
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim2_ch4_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_PATH "/soc/pin-controller@58020000/tim2_ch4_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FULL_NAME "tim2_ch4_pa3"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FULL_NAME_UNQUOTED tim2_ch4_pa3
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FULL_NAME_TOKEN tim2_ch4_pa3
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FULL_NAME_UPPER_TOKEN TIM2_CH4_PA3

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_CHILD_IDX 101

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_NODELABEL(fn) fn(tim2_ch4_pa3)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim2_ch4_pa3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_HASH YiI7EDG5_k1HtJ8J3DvQASKQk_XzPR37u_skV_SqVp4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_ORD 89
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_SUPPORTS_ORDS \
	90,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_EXISTS 1
#define DT_N_NODELABEL_tim2_ch4_pa3 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_pinmux 97
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PATH "/soc/timers@40000000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PARENT DT_N_S_soc_S_timers_40000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_NODELABEL(fn) fn(pwm2)
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm2, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_HASH EPAdjmCelZ_p_2x7j2JfW0691g5_Ul9BLhqJG9tnJMk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD 90
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REQUIRES_ORDS \
	87, \
	88, \
	89,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_EXISTS 1
#define DT_N_INST_1_st_stm32_pwm DT_N_S_soc_S_timers_40000000_S_pwm
#define DT_N_NODELABEL_pwm2      DT_N_S_soc_S_timers_40000000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_0, 1)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_0, 1)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_PATH "/soc/timers@40000400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_FULL_NAME "timers@40000400"
#define DT_N_S_soc_S_timers_40000400_FULL_NAME_UNQUOTED timers@40000400
#define DT_N_S_soc_S_timers_40000400_FULL_NAME_TOKEN timers_40000400
#define DT_N_S_soc_S_timers_40000400_FULL_NAME_UPPER_TOKEN TIMERS_40000400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000400_FOREACH_NODELABEL(fn) fn(timers3)
#define DT_N_S_soc_S_timers_40000400_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40000400_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000400_S_counter)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400_S_counter)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000400_HASH baeUapzy1gNL2E23NOiz9371NQp1G8KhvyeXIcEPqLk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_ORD 91
#define DT_N_S_soc_S_timers_40000400_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_SUPPORTS_ORDS \
	94, \
	279,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_EXISTS 1
#define DT_N_INST_2_st_stm32_timers DT_N_S_soc_S_timers_40000400
#define DT_N_NODELABEL_timers3      DT_N_S_soc_S_timers_40000400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_REG_NUM 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_ADDRESS 1073742848
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40000400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40000400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40000400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_P_reg {1073742848, 1024}
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0 1073742848
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, clocks, 0)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, clocks, 0)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_VAL_id 4609
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, resets, 0)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, resets, 0)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_st_prescaler 100
#define DT_N_S_soc_S_timers_40000400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status "okay"
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, status, 0)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, status, 0)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts {29, 0}
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch1_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_PATH "/soc/pin-controller@58020000/tim3_ch1_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FULL_NAME "tim3_ch1_pb4"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FULL_NAME_UNQUOTED tim3_ch1_pb4
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FULL_NAME_TOKEN tim3_ch1_pb4
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FULL_NAME_UPPER_TOKEN TIM3_CH1_PB4

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_CHILD_IDX 104

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_NODELABEL(fn) fn(tim3_ch1_pb4)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim3_ch1_pb4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_HASH 7_MIbD6HGTdC17trU5hlnxkGCofC_c_bJfy0Ll_0aEI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_ORD 92
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_SUPPORTS_ORDS \
	94,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pb4 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_pinmux 642
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim3_ch2_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_PATH "/soc/pin-controller@58020000/tim3_ch2_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FULL_NAME "tim3_ch2_pa7"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FULL_NAME_UNQUOTED tim3_ch2_pa7
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FULL_NAME_TOKEN tim3_ch2_pa7
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FULL_NAME_UPPER_TOKEN TIM3_CH2_PA7

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_CHILD_IDX 103

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_NODELABEL(fn) fn(tim3_ch2_pa7)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim3_ch2_pa7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_HASH 9ySc_FfzNbVFq_gNyMsvLe8hJ5txypt3Qc4ns1qj9bo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_ORD 93
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_SUPPORTS_ORDS \
	94,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pa7 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_pinmux 226
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PATH "/soc/timers@40000400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PARENT DT_N_S_soc_S_timers_40000400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_NODELABEL(fn) fn(pwm3)
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_HASH 3XEqw4Q0MqUTTpvQ0Yrht2rVkAAPsKyjdgccEVU8gEE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD 94
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REQUIRES_ORDS \
	91, \
	92, \
	93,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_EXISTS 1
#define DT_N_INST_2_st_stm32_pwm DT_N_S_soc_S_timers_40000400_S_pwm
#define DT_N_NODELABEL_pwm3      DT_N_S_soc_S_timers_40000400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 1)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 1)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_PATH "/soc/timers@40000800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_FULL_NAME "timers@40000800"
#define DT_N_S_soc_S_timers_40000800_FULL_NAME_UNQUOTED timers@40000800
#define DT_N_S_soc_S_timers_40000800_FULL_NAME_TOKEN timers_40000800
#define DT_N_S_soc_S_timers_40000800_FULL_NAME_UPPER_TOKEN TIMERS_40000800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000800_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000800_FOREACH_NODELABEL(fn) fn(timers4)
#define DT_N_S_soc_S_timers_40000800_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40000800_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_timers_40000800_S_counter)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800_S_counter)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000800_HASH VTBFi6bYiewunKr1vKL59kMmaq2wTI7eroMWbGtK2dw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_ORD 95
#define DT_N_S_soc_S_timers_40000800_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_SUPPORTS_ORDS \
	99, \
	280,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_EXISTS 1
#define DT_N_INST_3_st_stm32_timers DT_N_S_soc_S_timers_40000800
#define DT_N_NODELABEL_timers4      DT_N_S_soc_S_timers_40000800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_REG_NUM 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_ADDRESS 1073743872
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40000800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40000800_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40000800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_P_reg {1073743872, 1024}
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0 1073743872
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, clocks, 0)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, clocks, 0)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_VAL_id 4610
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, resets, 0)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, resets, 0)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_st_prescaler 100
#define DT_N_S_soc_S_timers_40000800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000800_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status "okay"
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, status, 0)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, status, 0)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts {30, 0}
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch2_pd13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_PATH "/soc/pin-controller@58020000/tim4_ch2_pd13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FULL_NAME "tim4_ch2_pd13"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FULL_NAME_UNQUOTED tim4_ch2_pd13
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FULL_NAME_TOKEN tim4_ch2_pd13
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FULL_NAME_UPPER_TOKEN TIM4_CH2_PD13

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_CHILD_IDX 107

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_NODELABEL(fn) fn(tim4_ch2_pd13)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim4_ch2_pd13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_HASH n22De5NYg80zG6sn_ijrdN57fOkxyG7brj6V9K2eEO8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_ORD 96
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_SUPPORTS_ORDS \
	99,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_EXISTS 1
#define DT_N_NODELABEL_tim4_ch2_pd13 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_pinmux 1954
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch3_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_PATH "/soc/pin-controller@58020000/tim4_ch3_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FULL_NAME "tim4_ch3_pb8"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FULL_NAME_UNQUOTED tim4_ch3_pb8
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FULL_NAME_TOKEN tim4_ch3_pb8
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FULL_NAME_UPPER_TOKEN TIM4_CH3_PB8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_CHILD_IDX 105

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_NODELABEL(fn) fn(tim4_ch3_pb8)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim4_ch3_pb8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_HASH 7iT5pJWlQHLWqPopKn_CEvHNXhIJxpezrrEy9pTfICw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_ORD 97
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_SUPPORTS_ORDS \
	99,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_EXISTS 1
#define DT_N_NODELABEL_tim4_ch3_pb8 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_pinmux 770
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim4_ch4_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_PATH "/soc/pin-controller@58020000/tim4_ch4_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FULL_NAME "tim4_ch4_pb9"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FULL_NAME_UNQUOTED tim4_ch4_pb9
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FULL_NAME_TOKEN tim4_ch4_pb9
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FULL_NAME_UPPER_TOKEN TIM4_CH4_PB9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_CHILD_IDX 106

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_NODELABEL(fn) fn(tim4_ch4_pb9)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim4_ch4_pb9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_HASH guWoImoe0aQnxGc3n4k6wzq8PglXiDDKPbfV6AXcpoo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_ORD 98
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_SUPPORTS_ORDS \
	99,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_EXISTS 1
#define DT_N_NODELABEL_tim4_ch4_pb9 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_pinmux 802
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PATH "/soc/timers@40000800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PARENT DT_N_S_soc_S_timers_40000800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_NODELABEL(fn) fn(pwm4)
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_HASH rmmRd1gBchFTmlpcPkj2kPN2S9h0o7_bVDPViAglyik

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD 99
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REQUIRES_ORDS \
	95, \
	96, \
	97, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_EXISTS 1
#define DT_N_INST_3_st_stm32_pwm DT_N_S_soc_S_timers_40000800_S_pwm
#define DT_N_NODELABEL_pwm4      DT_N_S_soc_S_timers_40000800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 2)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 2)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001800_PATH "/soc/timers@40001800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001800_FULL_NAME "timers@40001800"
#define DT_N_S_soc_S_timers_40001800_FULL_NAME_UNQUOTED timers@40001800
#define DT_N_S_soc_S_timers_40001800_FULL_NAME_TOKEN timers_40001800
#define DT_N_S_soc_S_timers_40001800_FULL_NAME_UPPER_TOKEN TIMERS_40001800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001800_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001800_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40001800_FOREACH_NODELABEL(fn) fn(timers12)
#define DT_N_S_soc_S_timers_40001800_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers12, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001800_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40001800_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm) fn(DT_N_S_soc_S_timers_40001800_S_counter)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800_S_counter)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001800_HASH qfLQQZgyR253_Bl3FxzOIzJN7i8JBpwjwqhvZ_fm11E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_ORD 100
#define DT_N_S_soc_S_timers_40001800_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_SUPPORTS_ORDS \
	102, \
	288,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_EXISTS 1
#define DT_N_INST_5_st_stm32_timers DT_N_S_soc_S_timers_40001800
#define DT_N_NODELABEL_timers12     DT_N_S_soc_S_timers_40001800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001800_REG_NUM 1
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_VAL_ADDRESS 1073747968
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40001800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40001800_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40001800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_P_reg {1073747968, 1024}
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_0 1073747968
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, clocks, 0)
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, clocks, 0)
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40001800_P_resets_IDX_0_VAL_id 4614
#define DT_N_S_soc_S_timers_40001800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, resets, 0)
#define DT_N_S_soc_S_timers_40001800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, resets, 0)
#define DT_N_S_soc_S_timers_40001800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_st_prescaler 100
#define DT_N_S_soc_S_timers_40001800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001800_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_status "okay"
#define DT_N_S_soc_S_timers_40001800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40001800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40001800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40001800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40001800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, status, 0)
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, status, 0)
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts {43, 0}
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim12_ch1_ph6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_PATH "/soc/pin-controller@58020000/tim12_ch1_ph6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FULL_NAME "tim12_ch1_ph6"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FULL_NAME_UNQUOTED tim12_ch1_ph6
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FULL_NAME_TOKEN tim12_ch1_ph6
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FULL_NAME_UPPER_TOKEN TIM12_CH1_PH6

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_CHILD_IDX 102

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_NODELABEL(fn) fn(tim12_ch1_ph6)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim12_ch1_ph6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_HASH LdcEjVk6DzM6usfSSD8y9OJQ4EwM_zo6vvJCEtFvmJY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_ORD 101
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_SUPPORTS_ORDS \
	102,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_EXISTS 1
#define DT_N_NODELABEL_tim12_ch1_ph6 DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_pinmux 3778
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PATH "/soc/timers@40001800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40001800_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40001800_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40001800_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40001800) identifier: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PARENT DT_N_S_soc_S_timers_40001800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_NODELABEL(fn) fn(pwm12)
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm12, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001800_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_HASH K6wIUvCEy1gKgAak61GnZ_6WjWnijyfqkSvLs81dD80

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_ORD 102
#define DT_N_S_soc_S_timers_40001800_S_pwm_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_REQUIRES_ORDS \
	100, \
	101,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_EXISTS 1
#define DT_N_INST_5_st_stm32_pwm DT_N_S_soc_S_timers_40001800_S_pwm
#define DT_N_NODELABEL_pwm12     DT_N_S_soc_S_timers_40001800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40001800_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, pinctrl_0, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm, pinctrl_0, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010000_PATH "/soc/timers@40010000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010000_FULL_NAME "timers@40010000"
#define DT_N_S_soc_S_timers_40010000_FULL_NAME_UNQUOTED timers@40010000
#define DT_N_S_soc_S_timers_40010000_FULL_NAME_TOKEN timers_40010000
#define DT_N_S_soc_S_timers_40010000_FULL_NAME_UPPER_TOKEN TIMERS_40010000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010000_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40010000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40010000_FOREACH_NODELABEL(fn) fn(timers1)
#define DT_N_S_soc_S_timers_40010000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010000_CHILD_NUM 1
#define DT_N_S_soc_S_timers_40010000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40010000_HASH wxcvRN_mA3ySgl7Qy6w43tAOklIzHZ0umwDnKMTErAk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_ORD 103
#define DT_N_S_soc_S_timers_40010000_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_SUPPORTS_ORDS \
	107,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_EXISTS 1
#define DT_N_INST_0_st_stm32_timers DT_N_S_soc_S_timers_40010000
#define DT_N_NODELABEL_timers1      DT_N_S_soc_S_timers_40010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010000_REG_NUM 1
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_VAL_ADDRESS 1073807360
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40010000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010000_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40010000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_CONTROLLER DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_CONTROLLER DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_CONTROLLER DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_CONTROLLER DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_timers_40010000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40010000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40010000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_P_reg {1073807360, 1024}
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_0 1073807360
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, clocks, 0)
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, clocks, 0)
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40010000_P_resets_IDX_0_VAL_id 4864
#define DT_N_S_soc_S_timers_40010000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, resets, 0)
#define DT_N_S_soc_S_timers_40010000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, resets, 0)
#define DT_N_S_soc_S_timers_40010000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40010000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40010000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_status "okay"
#define DT_N_S_soc_S_timers_40010000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40010000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40010000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40010000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40010000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, status, 0)
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, status, 0)
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts {24, 0, 25, 0, 26, 0, 27, 0}
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_STRING_UNQUOTED brk
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_STRING_TOKEN brk
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN BRK
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_STRING_UNQUOTED up
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_STRING_TOKEN up
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN UP
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_STRING_UNQUOTED trgcom
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_STRING_TOKEN trgcom
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TRGCOM
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_STRING_UNQUOTED cc
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_STRING_TOKEN cc
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN CC
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40010000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch1_pk1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_PATH "/soc/pin-controller@58020000/tim1_ch1_pk1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FULL_NAME "tim1_ch1_pk1"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FULL_NAME_UNQUOTED tim1_ch1_pk1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FULL_NAME_TOKEN tim1_ch1_pk1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FULL_NAME_UPPER_TOKEN TIM1_CH1_PK1

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_CHILD_IDX 99

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_NODELABEL(fn) fn(tim1_ch1_pk1)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim1_ch1_pk1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_HASH HZegWkUYK69sHQ0eQEm4jNJjd_WoM24N_9y7qOksTSw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_ORD 104
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_SUPPORTS_ORDS \
	107,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1_pk1 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_pinmux 5153
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch2_pj11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_PATH "/soc/pin-controller@58020000/tim1_ch2_pj11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FULL_NAME "tim1_ch2_pj11"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FULL_NAME_UNQUOTED tim1_ch2_pj11
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FULL_NAME_TOKEN tim1_ch2_pj11
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FULL_NAME_UPPER_TOKEN TIM1_CH2_PJ11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_CHILD_IDX 98

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_NODELABEL(fn) fn(tim1_ch2_pj11)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim1_ch2_pj11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_HASH MS1bVA0JoVpxZJcQYAlMdcE4LCvpZDuZmKzckunlHk8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_ORD 105
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_SUPPORTS_ORDS \
	107,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2_pj11 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_pinmux 4961
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim1_ch3_pj9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_PATH "/soc/pin-controller@58020000/tim1_ch3_pj9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FULL_NAME "tim1_ch3_pj9"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FULL_NAME_UNQUOTED tim1_ch3_pj9
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FULL_NAME_TOKEN tim1_ch3_pj9
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FULL_NAME_UPPER_TOKEN TIM1_CH3_PJ9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_CHILD_IDX 97

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_NODELABEL(fn) fn(tim1_ch3_pj9)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim1_ch3_pj9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_HASH ltiYUTAQGQhGSTUVZpcEz0ch_zsOn9UKAMOnPD9GVEI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_ORD 106
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_SUPPORTS_ORDS \
	107,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3_pj9 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_pinmux 4897
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PATH "/soc/timers@40010000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40010000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40010000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40010000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40010000) identifier: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PARENT DT_N_S_soc_S_timers_40010000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_NODELABEL(fn) fn(pwm1)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010000_S_pwm_CHILD_NUM 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_HASH Z55Ao8vxhtP2i2tfz7SNLkdCnBJdzyWWXJ_lALG31Pk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_ORD 107
#define DT_N_S_soc_S_timers_40010000_S_pwm_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_REQUIRES_ORDS \
	103, \
	104, \
	105, \
	106,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_SUPPORTS_ORDS \
	117, \
	295,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_EXISTS 1
#define DT_N_INST_0_st_stm32_pwm DT_N_S_soc_S_timers_40010000_S_pwm
#define DT_N_NODELABEL_pwm1      DT_N_S_soc_S_timers_40010000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40010000_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 2)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 2)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010400
 *
 * Node identifier: DT_N_S_soc_S_timers_40010400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010400_PATH "/soc/timers@40010400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010400_FULL_NAME "timers@40010400"
#define DT_N_S_soc_S_timers_40010400_FULL_NAME_UNQUOTED timers@40010400
#define DT_N_S_soc_S_timers_40010400_FULL_NAME_TOKEN timers_40010400
#define DT_N_S_soc_S_timers_40010400_FULL_NAME_UPPER_TOKEN TIMERS_40010400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010400_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40010400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40010400_FOREACH_NODELABEL(fn) fn(timers8)
#define DT_N_S_soc_S_timers_40010400_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers8, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010400_CHILD_NUM 1
#define DT_N_S_soc_S_timers_40010400_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40010400_HASH NPzXzIr4jFBRLlwwLLrw1OQABEA_j6hU6F_PLAZ5J4U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010400_ORD 108
#define DT_N_S_soc_S_timers_40010400_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010400_SUPPORTS_ORDS \
	111,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010400_EXISTS 1
#define DT_N_INST_4_st_stm32_timers DT_N_S_soc_S_timers_40010400
#define DT_N_NODELABEL_timers8      DT_N_S_soc_S_timers_40010400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010400_REG_NUM 1
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_VAL_ADDRESS 1073808384
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40010400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010400_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq 44
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq 45
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq 46
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40010400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_CONTROLLER DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_CONTROLLER DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_CONTROLLER DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_CONTROLLER DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_timers_40010400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40010400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40010400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010400_P_reg {1073808384, 1024}
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_0 1073808384
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40010400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, clocks, 0)
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, clocks, 0)
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40010400_P_resets_IDX_0_VAL_id 4865
#define DT_N_S_soc_S_timers_40010400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, resets, 0)
#define DT_N_S_soc_S_timers_40010400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, resets, 0)
#define DT_N_S_soc_S_timers_40010400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_st_prescaler 100
#define DT_N_S_soc_S_timers_40010400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40010400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_status "okay"
#define DT_N_S_soc_S_timers_40010400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40010400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40010400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40010400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40010400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, status, 0)
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, status, 0)
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts {43, 0, 44, 0, 45, 0, 46, 0}
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_2 44
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_4 45
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_6 46
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_STRING_UNQUOTED brk
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_STRING_TOKEN brk
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN BRK
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_STRING_UNQUOTED up
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_STRING_TOKEN up
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN UP
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_STRING_UNQUOTED trgcom
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_STRING_TOKEN trgcom
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TRGCOM
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_STRING_UNQUOTED cc
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_STRING_TOKEN cc
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN CC
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40010400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch1_pj8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_PATH "/soc/pin-controller@58020000/tim8_ch1_pj8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FULL_NAME "tim8_ch1_pj8"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FULL_NAME_UNQUOTED tim8_ch1_pj8
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FULL_NAME_TOKEN tim8_ch1_pj8
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FULL_NAME_UPPER_TOKEN TIM8_CH1_PJ8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_CHILD_IDX 108

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_NODELABEL(fn) fn(tim8_ch1_pj8)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim8_ch1_pj8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_HASH S3OK_aO1XrFgJUlpaxDbESmj73Wyz3TZSNEldbszLXA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_ORD 109
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_SUPPORTS_ORDS \
	111,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1_pj8 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_pinmux 4867
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/tim8_ch2_pj10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_PATH "/soc/pin-controller@58020000/tim8_ch2_pj10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FULL_NAME "tim8_ch2_pj10"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FULL_NAME_UNQUOTED tim8_ch2_pj10
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FULL_NAME_TOKEN tim8_ch2_pj10
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FULL_NAME_UPPER_TOKEN TIM8_CH2_PJ10

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_CHILD_IDX 109

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_NODELABEL(fn) fn(tim8_ch2_pj10)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim8_ch2_pj10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_HASH z7zwnJJ9xtw1yw17PxJtfnvaEYNDLDLulK14tcqd6dE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_ORD 110
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_SUPPORTS_ORDS \
	111,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2_pj10 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_pinmux 4931
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40010400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PATH "/soc/timers@40010400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40010400_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40010400_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40010400_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40010400) identifier: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PARENT DT_N_S_soc_S_timers_40010400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_NODELABEL(fn) fn(pwm8)
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm8, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010400_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_HASH eluEMoLASiCnBNpjXGb0gqHlmoRtkjfjgbVEXs4QAVA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_ORD 111
#define DT_N_S_soc_S_timers_40010400_S_pwm_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_REQUIRES_ORDS \
	108, \
	109, \
	110,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_EXISTS 1
#define DT_N_INST_4_st_stm32_pwm DT_N_S_soc_S_timers_40010400_S_pwm
#define DT_N_NODELABEL_pwm8      DT_N_S_soc_S_timers_40010400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40010400_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_0, 1)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_0, 1)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /otghs_fs_phy
 *
 * Node identifier: DT_N_S_otghs_fs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_otghs_fs_phy_PATH "/otghs_fs_phy"

/* Node's name with unit-address: */
#define DT_N_S_otghs_fs_phy_FULL_NAME "otghs_fs_phy"
#define DT_N_S_otghs_fs_phy_FULL_NAME_UNQUOTED otghs_fs_phy
#define DT_N_S_otghs_fs_phy_FULL_NAME_TOKEN otghs_fs_phy
#define DT_N_S_otghs_fs_phy_FULL_NAME_UPPER_TOKEN OTGHS_FS_PHY

/* Node parent (/) identifier: */
#define DT_N_S_otghs_fs_phy_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_otghs_fs_phy_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_otghs_fs_phy_NODELABEL_NUM 1
#define DT_N_S_otghs_fs_phy_FOREACH_NODELABEL(fn) fn(otghs_fs_phy)
#define DT_N_S_otghs_fs_phy_FOREACH_NODELABEL_VARGS(fn, ...) fn(otghs_fs_phy, __VA_ARGS__)
#define DT_N_S_otghs_fs_phy_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_otghs_fs_phy_CHILD_NUM 0
#define DT_N_S_otghs_fs_phy_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD(fn) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_otghs_fs_phy_HASH o2OMyBwvyxbYltqcvcFLzPkg8jqQm_Azar3MBmQRx1E

/* Node's dependency ordinal: */
#define DT_N_S_otghs_fs_phy_ORD 112
#define DT_N_S_otghs_fs_phy_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_otghs_fs_phy_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_otghs_fs_phy_SUPPORTS_ORDS \
	115, \
	167,

/* Existence and alternate IDs: */
#define DT_N_S_otghs_fs_phy_EXISTS 1
#define DT_N_INST_0_usb_nop_xceiv   DT_N_S_otghs_fs_phy
#define DT_N_NODELABEL_otghs_fs_phy DT_N_S_otghs_fs_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_otghs_fs_phy_REG_NUM 0
#define DT_N_S_otghs_fs_phy_RANGES_NUM 0
#define DT_N_S_otghs_fs_phy_FOREACH_RANGE(fn) 
#define DT_N_S_otghs_fs_phy_IRQ_NUM 0
#define DT_N_S_otghs_fs_phy_IRQ_LEVEL 0
#define DT_N_S_otghs_fs_phy_COMPAT_MATCHES_usb_nop_xceiv 1
#define DT_N_S_otghs_fs_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_otghs_fs_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_otghs_fs_phy_P_compatible {"usb-nop-xceiv"}
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0 "usb-nop-xceiv"
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_STRING_UNQUOTED usb-nop-xceiv
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_STRING_TOKEN usb_nop_xceiv
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_STRING_UPPER_TOKEN USB_NOP_XCEIV
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otghs_fs_phy, compatible, 0)
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_otghs_fs_phy, compatible, 0)
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otghs_fs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_otghs_fs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_otghs_fs_phy_P_compatible_LEN 1
#define DT_N_S_otghs_fs_phy_P_compatible_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_zephyr_deferred_init 0
#define DT_N_S_otghs_fs_phy_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_wakeup_source 0
#define DT_N_S_otghs_fs_phy_P_wakeup_source_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_otghs_fs_phy_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_fs_dm_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_PATH "/soc/pin-controller@58020000/usb_otg_fs_dm_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FULL_NAME "usb_otg_fs_dm_pa11"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FULL_NAME_UNQUOTED usb_otg_fs_dm_pa11
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FULL_NAME_TOKEN usb_otg_fs_dm_pa11
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FULL_NAME_UPPER_TOKEN USB_OTG_FS_DM_PA11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_CHILD_IDX 122

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_NODELABEL(fn) fn(usb_otg_fs_dm_pa11)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_NODELABEL_VARGS(fn, ...) fn(usb_otg_fs_dm_pa11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_HASH epVEVMiNW99Z_G6X6XtLdfgzqSoiQnsUoY5h2KfHv6Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_ORD 113
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_SUPPORTS_ORDS \
	115,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_dm_pa11 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_pinmux 362
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/usb_otg_fs_dp_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_PATH "/soc/pin-controller@58020000/usb_otg_fs_dp_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FULL_NAME "usb_otg_fs_dp_pa12"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FULL_NAME_UNQUOTED usb_otg_fs_dp_pa12
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FULL_NAME_TOKEN usb_otg_fs_dp_pa12
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FULL_NAME_UPPER_TOKEN USB_OTG_FS_DP_PA12

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_CHILD_IDX 123

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_NODELABEL(fn) fn(usb_otg_fs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_NODELABEL_VARGS(fn, ...) fn(usb_otg_fs_dp_pa12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_HASH u5WJkyq42iGNf83aUP3PbT1nX16pmbTnWB0w9bqwMXY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_ORD 114
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_SUPPORTS_ORDS \
	115,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_dp_pa12 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_pinmux 394
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/usb@40080000
 *
 * Node identifier: DT_N_S_soc_S_usb_40080000
 *
 * Binding (compatible = st,stm32-otgfs):
 *   $ZEPHYR_BASE/dts/bindings/usb/st,stm32-otgfs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usb_40080000_PATH "/soc/usb@40080000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usb_40080000_FULL_NAME "usb@40080000"
#define DT_N_S_soc_S_usb_40080000_FULL_NAME_UNQUOTED usb@40080000
#define DT_N_S_soc_S_usb_40080000_FULL_NAME_TOKEN usb_40080000
#define DT_N_S_soc_S_usb_40080000_FULL_NAME_UPPER_TOKEN USB_40080000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usb_40080000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usb_40080000_CHILD_IDX 69

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usb_40080000_NODELABEL_NUM 2
#define DT_N_S_soc_S_usb_40080000_FOREACH_NODELABEL(fn) fn(usbotg_fs) fn(zephyr_udc0)
#define DT_N_S_soc_S_usb_40080000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbotg_fs, __VA_ARGS__) fn(zephyr_udc0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usb_40080000_CHILD_NUM 1
#define DT_N_S_soc_S_usb_40080000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_usb_40080000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0)
#define DT_N_S_soc_S_usb_40080000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0)
#define DT_N_S_soc_S_usb_40080000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0)
#define DT_N_S_soc_S_usb_40080000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0)
#define DT_N_S_soc_S_usb_40080000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_usb_40080000_HASH xQGu00gNbjCT_OUyCiyF7fOwmsW7_CAqPiYuAkB0nlI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usb_40080000_ORD 115
#define DT_N_S_soc_S_usb_40080000_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usb_40080000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	112, \
	113, \
	114,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usb_40080000_SUPPORTS_ORDS \
	116,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usb_40080000_EXISTS 1
#define DT_N_INST_0_st_stm32_otgfs DT_N_S_soc_S_usb_40080000
#define DT_N_NODELABEL_usbotg_fs   DT_N_S_soc_S_usb_40080000
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_usb_40080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usb_40080000_REG_NUM 1
#define DT_N_S_soc_S_usb_40080000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_REG_IDX_0_VAL_ADDRESS 1074266112
#define DT_N_S_soc_S_usb_40080000_REG_IDX_0_VAL_SIZE 262144
#define DT_N_S_soc_S_usb_40080000_RANGES_NUM 0
#define DT_N_S_soc_S_usb_40080000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usb_40080000_IRQ_NUM 4
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_VAL_irq 98
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_VAL_irq 99
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_VAL_irq 100
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_VAL_irq 101
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usb_40080000_IRQ_LEVEL 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_out_VAL_irq DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_out_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_out_VAL_priority DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_out_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_out_CONTROLLER DT_N_S_soc_S_usb_40080000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_in_VAL_irq DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_in_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_in_VAL_priority DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_in_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_ep1_in_CONTROLLER DT_N_S_soc_S_usb_40080000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_wkup_VAL_irq DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_wkup_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_wkup_VAL_priority DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_wkup_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_wkup_CONTROLLER DT_N_S_soc_S_usb_40080000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_otgfs_VAL_irq DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_otgfs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_otgfs_VAL_priority DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_otgfs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_IRQ_NAME_otgfs_CONTROLLER DT_N_S_soc_S_usb_40080000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_usb_40080000_COMPAT_MATCHES_st_stm32_otgfs 1
#define DT_N_S_soc_S_usb_40080000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_usb_40080000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_COMPAT_MODEL_IDX_0 "stm32-otgfs"
#define DT_N_S_soc_S_usb_40080000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usb_40080000_PINCTRL_NUM 1
#define DT_N_S_soc_S_usb_40080000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_usb_40080000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_usb_40080000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_usb_40080000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11
#define DT_N_S_soc_S_usb_40080000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12

/* Generic property macros: */
#define DT_N_S_soc_S_usb_40080000_P_reg {1074266112, 262144}
#define DT_N_S_soc_S_usb_40080000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_reg_IDX_0 1074266112
#define DT_N_S_soc_S_usb_40080000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_usb_40080000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts {98, 0, 99, 0, 100, 0, 101, 0}
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_0 98
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_2 99
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_4 100
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_6 101
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_usb_40080000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_usb_40080000, pinctrl_0, 1)
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, pinctrl_0, 1)
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40080000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000, pinctrl_names, 0)
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000, pinctrl_names, 0)
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_usb_40080000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_ram_size 4096
#define DT_N_S_soc_S_usb_40080000_P_ram_size_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_phys DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40080000_P_phys_IDX_0 DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40080000_P_phys_IDX_0_PH DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40080000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_phys_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000, phys, 0)
#define DT_N_S_soc_S_usb_40080000_P_phys_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000, phys, 0)
#define DT_N_S_soc_S_usb_40080000_P_phys_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_phys_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_phys_LEN 1
#define DT_N_S_soc_S_usb_40080000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_0_VAL_bits 134217728
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_1_VAL_bus 5
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_1_VAL_bits 226388
#define DT_N_S_soc_S_usb_40080000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000, clocks, 0) \
	fn(DT_N_S_soc_S_usb_40080000, clocks, 1)
#define DT_N_S_soc_S_usb_40080000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, clocks, 1)
#define DT_N_S_soc_S_usb_40080000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40080000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_clocks_LEN 2
#define DT_N_S_soc_S_usb_40080000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_num_bidir_endpoints 9
#define DT_N_S_soc_S_usb_40080000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed "full-speed"
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_STRING_UNQUOTED full-speed
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_STRING_TOKEN full_speed
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_STRING_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_IDX_0 "full-speed"
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_IDX_0_ENUM_VAL_full_speed_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000, maximum_speed, 0)
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000, maximum_speed, 0)
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_LEN 1
#define DT_N_S_soc_S_usb_40080000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_status "okay"
#define DT_N_S_soc_S_usb_40080000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_usb_40080000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usb_40080000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usb_40080000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_usb_40080000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usb_40080000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000, status, 0)
#define DT_N_S_soc_S_usb_40080000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000, status, 0)
#define DT_N_S_soc_S_usb_40080000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_status_LEN 1
#define DT_N_S_soc_S_usb_40080000_P_status_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_compatible {"st,stm32-otgfs"}
#define DT_N_S_soc_S_usb_40080000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_compatible_IDX_0 "st,stm32-otgfs"
#define DT_N_S_soc_S_usb_40080000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-otgfs
#define DT_N_S_soc_S_usb_40080000_P_compatible_IDX_0_STRING_TOKEN st_stm32_otgfs
#define DT_N_S_soc_S_usb_40080000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OTGFS
#define DT_N_S_soc_S_usb_40080000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000, compatible, 0)
#define DT_N_S_soc_S_usb_40080000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000, compatible, 0)
#define DT_N_S_soc_S_usb_40080000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_compatible_LEN 1
#define DT_N_S_soc_S_usb_40080000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names {"ep1_out", "ep1_in", "wkup", "otgfs"}
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_0 "ep1_out"
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_0_STRING_UNQUOTED ep1_out
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_0_STRING_TOKEN ep1_out
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EP1_OUT
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_1 "ep1_in"
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_1_STRING_UNQUOTED ep1_in
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_1_STRING_TOKEN ep1_in
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN EP1_IN
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_2 "wkup"
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_2_STRING_UNQUOTED wkup
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_2_STRING_TOKEN wkup
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN WKUP
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_3 "otgfs"
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_3_STRING_UNQUOTED otgfs
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_3_STRING_TOKEN otgfs
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN OTGFS
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 3)
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 3)
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40080000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_usb_40080000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usb_40080000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_wakeup_source 0
#define DT_N_S_soc_S_usb_40080000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usb_40080000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usb@40080000/cdc_acm_uart0
 *
 * Node identifier: DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0
 *
 * Binding (compatible = zephyr,cdc-acm-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/zephyr,cdc-acm-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_PATH "/soc/usb@40080000/cdc_acm_uart0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FULL_NAME "cdc_acm_uart0"
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FULL_NAME_UNQUOTED cdc_acm_uart0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FULL_NAME_TOKEN cdc_acm_uart0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FULL_NAME_UPPER_TOKEN CDC_ACM_UART0

/* Node parent (/soc/usb@40080000) identifier: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_PARENT DT_N_S_soc_S_usb_40080000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_NODELABEL_NUM 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_NODELABEL(fn) fn(cdc_acm_uart0)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_usb_40080000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_CHILD_NUM 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_HASH wF_pmlPzsCrK2y8cPs33vlIf7e6qqpEXS0UsXBklCAY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_ORD 116
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_REQUIRES_ORDS \
	115,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_EXISTS 1
#define DT_N_INST_0_zephyr_cdc_acm_uart DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0
#define DT_N_NODELABEL_cdc_acm_uart0    DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0

/* Bus info (controller: '/soc/usb@40080000', type: '['usb']') */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_BUS_usb 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_BUS DT_N_S_soc_S_usb_40080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_REG_NUM 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_RANGES_NUM 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_IRQ_NUM 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_IRQ_LEVEL 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_COMPAT_MATCHES_zephyr_cdc_acm_uart 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_COMPAT_MODEL_IDX_0 "cdc-acm-uart"
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_tx_fifo_size 1024
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_rx_fifo_size 1024
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_hw_flow_control 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity "none"
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, parity, 0)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, parity, 0)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_LEN 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_parity_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status "okay"
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, status, 0)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, status, 0)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_LEN 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_status_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible {"zephyr,cdc-acm-uart"}
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_IDX_0 "zephyr,cdc-acm-uart"
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,cdc-acm-uart
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_TOKEN zephyr_cdc_acm_uart
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_CDC_ACM_UART
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, compatible, 0)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, compatible, 0)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_LEN 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_wakeup_source 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /zephyr,user
 *
 * Node identifier: DT_N_S_zephyr_user
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_zephyr_user_PATH "/zephyr,user"

/* Node's name with unit-address: */
#define DT_N_S_zephyr_user_FULL_NAME "zephyr,user"
#define DT_N_S_zephyr_user_FULL_NAME_UNQUOTED zephyr,user
#define DT_N_S_zephyr_user_FULL_NAME_TOKEN zephyr_user
#define DT_N_S_zephyr_user_FULL_NAME_UPPER_TOKEN ZEPHYR_USER

/* Node parent (/) identifier: */
#define DT_N_S_zephyr_user_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_zephyr_user_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_zephyr_user_NODELABEL_NUM 0
#define DT_N_S_zephyr_user_FOREACH_NODELABEL(fn) 
#define DT_N_S_zephyr_user_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_zephyr_user_CHILD_NUM 0
#define DT_N_S_zephyr_user_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_zephyr_user_FOREACH_CHILD(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_zephyr_user_HASH yvQw9UuQMLRblNbUC3yeUHnjbtsQjI3bWwAx_c_vELI

/* Node's dependency ordinal: */
#define DT_N_S_zephyr_user_ORD 117
#define DT_N_S_zephyr_user_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_zephyr_user_REQUIRES_ORDS \
	0, \
	13, \
	17, \
	18, \
	29, \
	33, \
	40, \
	53, \
	56, \
	60, \
	63, \
	66, \
	69, \
	73, \
	77, \
	78, \
	79, \
	80, \
	81, \
	82, \
	83, \
	84, \
	85, \
	86, \
	90, \
	94, \
	99, \
	102, \
	107, \
	111, \
	116,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_zephyr_user_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_zephyr_user_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_zephyr_user_REG_NUM 0
#define DT_N_S_zephyr_user_RANGES_NUM 0
#define DT_N_S_zephyr_user_FOREACH_RANGE(fn) 
#define DT_N_S_zephyr_user_IRQ_NUM 0
#define DT_N_S_zephyr_user_IRQ_LEVEL 0
#define DT_N_S_zephyr_user_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_zephyr_user_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin 9
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_VAL_pin 8
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_VAL_pin 13
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_VAL_pin 8
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_VAL_pin 9
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_VAL_pin 10
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_VAL_pin 11
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_VAL_pin 14
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_VAL_pin 13
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_VAL_pin 9
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_VAL_pin 11
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_VAL_pin 12
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_VAL_pin 13
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_VAL_pin 12
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_VAL_pin 14
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_VAL_pin 15
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_37_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_37_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_37_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_37_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_37_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_37_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_38_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_38_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_38_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_38_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_38_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_38_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_39_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_39_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_39_VAL_pin 14
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_39_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_39_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_39_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_40_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_40_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_40_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_40_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_40_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_40_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_41_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_41_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_41_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_41_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_41_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_41_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_42_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_42_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_42_VAL_pin 15
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_42_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_42_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_42_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_43_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_43_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_43_VAL_pin 10
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_43_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_43_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_43_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_44_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_44_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_44_VAL_pin 10
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_44_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_44_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_44_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_45_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_45_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_45_VAL_pin 13
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_45_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_45_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_45_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_46_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_46_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_46_VAL_pin 15
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_46_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_46_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_46_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_47_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_47_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_47_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_47_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_47_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_47_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_48_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_48_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_48_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_48_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_48_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_48_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_49_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_49_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_49_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_49_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_49_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_49_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_50_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_50_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_50_VAL_pin 11
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_50_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_50_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_50_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_51_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_51_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_51_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_51_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_51_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_51_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_52_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_52_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_52_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_52_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_52_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_52_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_53_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_53_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_53_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_53_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_53_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_53_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_54_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_54_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_54_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_54_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_54_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_54_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_55_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_55_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_55_VAL_pin 8
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_55_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_55_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_55_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_56_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_56_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_56_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_56_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_56_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_56_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_57_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_57_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_57_VAL_pin 9
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_57_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_57_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_57_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_58_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_58_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_58_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_58_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_58_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_58_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_59_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_59_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_59_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_59_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_59_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_59_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_60_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_60_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_60_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_60_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_60_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_60_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_61_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_61_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_61_VAL_pin 14
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_61_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_61_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_61_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_62_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_62_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_62_VAL_pin 11
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_62_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_62_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_62_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_63_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_63_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_63_VAL_pin 11
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_63_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_63_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_63_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_64_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_64_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_64_VAL_pin 10
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_64_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_64_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_64_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_65_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_65_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_65_VAL_pin 9
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_65_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_65_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_65_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_66_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_66_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_66_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_66_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_66_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_66_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_67_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_67_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_67_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_67_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_67_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_67_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_68_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_68_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_68_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_68_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_68_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_68_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_69_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_69_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_69_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_69_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_69_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_69_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_70_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_70_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_70_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_70_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_70_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_70_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_71_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_71_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_71_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_71_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_71_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_71_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_72_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_72_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_72_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_72_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_72_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_72_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_73_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_73_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_73_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_73_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_73_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_73_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_74_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_74_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_74_VAL_pin 12
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_74_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_74_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_74_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_75_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_75_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_75_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_75_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_75_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_75_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_76_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_76_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_76_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_76_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_76_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_76_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_77_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_77_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_77_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_77_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_77_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_77_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_78_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_78_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_78_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_78_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_78_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_78_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_79_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_79_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_79_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_79_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_79_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_79_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_80_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_80_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_80_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_80_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_80_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_80_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_81_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_81_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_81_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_81_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_81_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_81_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_82_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_82_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_82_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_82_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_82_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_82_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_83_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_83_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_83_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_83_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_83_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_83_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_84_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_84_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_84_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_84_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_84_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_84_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_85_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_85_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_85_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_85_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_85_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_85_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_86_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_86_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_86_VAL_pin 12
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_86_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_86_VAL_flags 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_86_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_87_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_87_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_87_VAL_pin 13
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_87_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_87_VAL_flags 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_87_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_88_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_88_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_88_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_88_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_88_VAL_flags 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_88_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_89_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_89_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_89_VAL_pin 9
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_89_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_89_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_89_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_90_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_90_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_90_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_90_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_90_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_90_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_91_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_91_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_91_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_91_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_91_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_91_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_92_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_92_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_92_VAL_pin 15
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_92_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_92_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_92_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_93_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_93_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_93_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_93_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_93_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_93_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_94_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_94_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_94_VAL_pin 13
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_94_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_94_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_94_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_95_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_95_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_95_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_95_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_95_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_95_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_96_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_96_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_96_VAL_pin 12
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_96_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_96_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_96_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_97_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_97_PH DT_N_S_gpio_deadbeef
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_97_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_97_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_97_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_97_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_98_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_98_PH DT_N_S_gpio_deadbeef
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_98_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_98_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_98_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_98_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_99_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_99_PH DT_N_S_gpio_deadbeef
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_99_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_99_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_99_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_99_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_100_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_100_PH DT_N_S_gpio_deadbeef
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_100_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_100_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_100_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_100_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 3) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 4) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 5) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 6) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 7) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 8) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 9) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 10) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 11) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 12) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 13) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 14) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 15) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 16) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 17) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 18) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 19) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 20) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 21) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 22) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 23) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 24) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 25) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 26) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 27) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 28) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 29) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 30) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 31) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 32) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 33) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 34) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 35) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 36) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 37) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 38) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 39) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 40) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 41) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 42) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 43) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 44) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 45) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 46) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 47) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 48) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 49) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 50) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 51) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 52) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 53) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 54) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 55) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 56) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 57) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 58) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 59) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 60) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 61) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 62) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 63) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 64) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 65) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 66) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 67) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 68) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 69) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 70) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 71) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 72) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 73) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 74) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 75) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 76) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 77) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 78) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 79) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 80) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 81) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 82) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 83) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 84) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 85) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 86) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 87) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 88) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 89) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 90) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 91) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 92) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 93) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 94) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 95) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 96) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 97) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 98) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 99) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 100)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 31) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 32) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 33) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 34) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 35) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 36) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 37) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 38) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 39) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 40) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 41) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 42) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 43) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 44) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 45) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 46) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 47) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 48) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 49) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 50) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 51) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 52) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 53) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 54) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 55) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 56) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 57) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 58) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 59) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 60) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 61) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 62) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 63) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 64) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 65) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 66) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 67) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 68) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 69) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 70) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 71) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 72) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 73) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 74) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 75) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 76) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 77) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 78) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 79) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 80) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 81) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 82) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 83) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 84) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 85) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 86) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 87) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 88) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 89) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 90) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 91) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 92) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 93) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 94) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 95) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 96) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 97) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 98) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 99) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 100)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 3, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 4, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 5, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 6, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 7, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 8, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 9, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 10, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 11, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 12, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 13, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 14, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 15, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 16, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 17, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 18, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 19, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 20, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 21, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 22, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 23, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 24, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 25, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 26, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 27, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 28, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 29, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 30, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 31, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 32, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 33, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 34, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 35, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 36, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 37, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 38, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 39, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 40, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 41, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 42, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 43, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 44, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 45, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 46, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 47, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 48, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 49, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 50, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 51, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 52, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 53, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 54, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 55, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 56, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 57, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 58, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 59, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 60, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 61, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 62, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 63, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 64, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 65, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 66, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 67, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 68, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 69, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 70, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 71, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 72, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 73, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 74, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 75, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 76, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 77, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 78, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 79, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 80, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 81, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 82, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 83, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 84, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 85, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 86, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 87, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 88, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 89, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 90, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 91, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 92, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 93, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 94, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 95, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 96, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 97, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 98, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 99, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 100, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 36, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 37, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 38, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 39, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 40, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 41, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 42, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 43, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 44, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 45, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 46, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 47, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 48, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 49, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 50, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 51, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 52, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 53, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 54, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 55, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 56, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 57, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 58, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 59, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 60, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 61, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 62, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 63, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 64, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 65, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 66, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 67, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 68, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 69, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 70, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 71, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 72, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 73, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 74, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 75, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 76, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 77, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 78, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 79, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 80, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 81, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 82, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 83, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 84, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 85, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 86, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 87, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 88, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 89, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 90, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 91, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 92, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 93, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 94, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 95, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 96, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 97, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 98, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 99, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 100, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_LEN 101
#define DT_N_S_zephyr_user_P_digital_pin_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin 12
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin 13
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin 3
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_LEN 3
#define DT_N_S_zephyr_user_P_builtin_led_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_VAL_pin 9
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_1_VAL_pin 3
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_2_VAL_pin 2
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_3_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_3_VAL_pin 8
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_3_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_3_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_3_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_4_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_4_VAL_pin 7
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_4_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_4_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_4_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_5_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_5_VAL_pin 13
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_5_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_5_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_5_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_6_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_6_VAL_pin 4
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_6_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_6_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_6_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_7_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_7_VAL_pin 8
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_7_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_7_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_7_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_8_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_8_VAL_pin 9
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_8_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_8_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_8_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_9_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_9_VAL_pin 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_9_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_9_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_9_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_10_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_10_VAL_pin 10
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_10_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_10_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_10_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_11_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_11_VAL_pin 11
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_11_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_11_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_11_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_12_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_12_VAL_pin 6
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_12_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_12_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_12_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, pwm_pin_gpios, 0) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 1) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 2) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 3) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 4) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 5) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 6) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 7) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 8) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 9) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 10) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 11) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 12)
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, pwm_pin_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 12)
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, pwm_pin_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 2, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 3, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 4, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 5, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 6, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 7, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 8, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 9, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 10, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 11, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 12, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, pwm_pin_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwm_pin_gpios, 12, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_LEN 13
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_0_VAL_pin 4
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_1_VAL_pin 5
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_2_VAL_pin 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_3_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_3_VAL_pin 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_3_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_3_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_3_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_4_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_4_VAL_pin 3
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_4_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_4_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_4_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_5_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_5_VAL_pin 2
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_5_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_5_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_5_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_6_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_6_VAL_pin 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_6_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_6_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_6_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_7_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_7_VAL_pin 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_7_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_7_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_7_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_8_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_8_PH DT_N_S_gpio_deadbeef
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_8_VAL_pin 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_8_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_8_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_8_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_9_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_9_PH DT_N_S_gpio_deadbeef
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_9_VAL_pin 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_9_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_9_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_9_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_10_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_10_PH DT_N_S_gpio_deadbeef
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_10_VAL_pin 2
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_10_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_10_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_10_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_11_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_11_PH DT_N_S_gpio_deadbeef
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_11_VAL_pin 3
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_11_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_11_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_11_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_12_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_12_VAL_pin 4
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_12_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_12_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_12_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_13_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_13_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_13_VAL_pin 5
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_13_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_13_VAL_flags 0
#define DT_N_S_zephyr_user_P_adc_pin_gpios_IDX_13_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_adc_pin_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, adc_pin_gpios, 0) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 1) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 2) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 3) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 4) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 5) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 6) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 7) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 8) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 9) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 10) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 11) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 12) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 13)
#define DT_N_S_zephyr_user_P_adc_pin_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, adc_pin_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 13)
#define DT_N_S_zephyr_user_P_adc_pin_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, adc_pin_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 2, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 3, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 4, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 5, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 6, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 7, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 8, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 9, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 10, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 11, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 12, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 13, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_adc_pin_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, adc_pin_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, adc_pin_gpios, 13, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_adc_pin_gpios_LEN 14
#define DT_N_S_zephyr_user_P_adc_pin_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_IDX_0 DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_serials_IDX_0_PH DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_serials_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_IDX_1 DT_N_S_soc_S_serial_40011000
#define DT_N_S_zephyr_user_P_serials_IDX_1_PH DT_N_S_soc_S_serial_40011000
#define DT_N_S_zephyr_user_P_serials_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_IDX_2 DT_N_S_soc_S_serial_40004400
#define DT_N_S_zephyr_user_P_serials_IDX_2_PH DT_N_S_soc_S_serial_40004400
#define DT_N_S_zephyr_user_P_serials_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_IDX_3 DT_N_S_soc_S_serial_40004c00
#define DT_N_S_zephyr_user_P_serials_IDX_3_PH DT_N_S_soc_S_serial_40004c00
#define DT_N_S_zephyr_user_P_serials_IDX_3_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_IDX_4 DT_N_S_soc_S_serial_40011400
#define DT_N_S_zephyr_user_P_serials_IDX_4_PH DT_N_S_soc_S_serial_40011400
#define DT_N_S_zephyr_user_P_serials_IDX_4_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, serials, 0) \
	fn(DT_N_S_zephyr_user, serials, 1) \
	fn(DT_N_S_zephyr_user, serials, 2) \
	fn(DT_N_S_zephyr_user, serials, 3) \
	fn(DT_N_S_zephyr_user, serials, 4)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, serials, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 4)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, serials, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, serials, 2, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, serials, 3, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, serials, 4, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 4, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_LEN 5
#define DT_N_S_zephyr_user_P_serials_EXISTS 1
#define DT_N_S_zephyr_user_P_cdc_acm DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_cdc_acm_IDX_0 DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_cdc_acm_IDX_0_PH DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_cdc_acm_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_cdc_acm_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, cdc_acm, 0)
#define DT_N_S_zephyr_user_P_cdc_acm_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, cdc_acm, 0)
#define DT_N_S_zephyr_user_P_cdc_acm_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, cdc_acm, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_cdc_acm_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, cdc_acm, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_cdc_acm_LEN 1
#define DT_N_S_zephyr_user_P_cdc_acm_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs_IDX_0 DT_N_S_soc_S_i2c_40005800
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_PH DT_N_S_soc_S_i2c_40005800
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs_IDX_1 DT_N_S_soc_S_i2c_58001c00
#define DT_N_S_zephyr_user_P_i2cs_IDX_1_PH DT_N_S_soc_S_i2c_58001c00
#define DT_N_S_zephyr_user_P_i2cs_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs_IDX_2 DT_N_S_soc_S_i2c_40005400
#define DT_N_S_zephyr_user_P_i2cs_IDX_2_PH DT_N_S_soc_S_i2c_40005400
#define DT_N_S_zephyr_user_P_i2cs_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, i2cs, 0) \
	fn(DT_N_S_zephyr_user, i2cs, 1) \
	fn(DT_N_S_zephyr_user, i2cs, 2)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, i2cs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, i2cs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, i2cs, 2)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, i2cs, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, i2cs, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, i2cs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, i2cs, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_LEN 3
#define DT_N_S_zephyr_user_P_i2cs_EXISTS 1
#define DT_N_S_zephyr_user_P_spis_IDX_0 DT_N_S_soc_S_spi_40013000
#define DT_N_S_zephyr_user_P_spis_IDX_0_PH DT_N_S_soc_S_spi_40013000
#define DT_N_S_zephyr_user_P_spis_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_spis_IDX_1 DT_N_S_soc_S_spi_40015000
#define DT_N_S_zephyr_user_P_spis_IDX_1_PH DT_N_S_soc_S_spi_40015000
#define DT_N_S_zephyr_user_P_spis_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, spis, 0) \
	fn(DT_N_S_zephyr_user, spis, 1)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, spis, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, spis, 1)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, spis, 1, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, spis, 1, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_LEN 2
#define DT_N_S_zephyr_user_P_spis_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_PH DT_N_S_soc_S_timers_40010000_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_channel 3
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_period 83
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_1_PH DT_N_S_soc_S_timers_40000000_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_1_VAL_channel 4
#define DT_N_S_zephyr_user_P_pwms_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_1_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_1_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_2_PH DT_N_S_soc_S_timers_40000000_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_2_VAL_channel 3
#define DT_N_S_zephyr_user_P_pwms_IDX_2_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_2_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_2_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_3_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_3_PH DT_N_S_soc_S_timers_40010400_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_3_VAL_channel 1
#define DT_N_S_zephyr_user_P_pwms_IDX_3_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_3_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_3_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_3_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_3_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_4_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_4_PH DT_N_S_soc_S_timers_40000400_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_4_VAL_channel 2
#define DT_N_S_zephyr_user_P_pwms_IDX_4_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_4_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_4_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_4_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_4_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_5_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_5_PH DT_N_S_soc_S_timers_40000800_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_5_VAL_channel 2
#define DT_N_S_zephyr_user_P_pwms_IDX_5_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_5_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_5_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_5_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_5_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_6_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_6_PH DT_N_S_soc_S_timers_40000400_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_6_VAL_channel 1
#define DT_N_S_zephyr_user_P_pwms_IDX_6_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_6_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_6_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_6_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_6_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_7_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_7_PH DT_N_S_soc_S_timers_40000800_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_7_VAL_channel 3
#define DT_N_S_zephyr_user_P_pwms_IDX_7_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_7_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_7_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_7_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_7_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_8_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_8_PH DT_N_S_soc_S_timers_40000800_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_8_VAL_channel 4
#define DT_N_S_zephyr_user_P_pwms_IDX_8_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_8_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_8_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_8_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_8_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_9_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_9_PH DT_N_S_soc_S_timers_40010000_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_9_VAL_channel 1
#define DT_N_S_zephyr_user_P_pwms_IDX_9_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_9_VAL_period 200000
#define DT_N_S_zephyr_user_P_pwms_IDX_9_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_9_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_9_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_10_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_10_PH DT_N_S_soc_S_timers_40010400_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_10_VAL_channel 2
#define DT_N_S_zephyr_user_P_pwms_IDX_10_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_10_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_10_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_10_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_10_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_11_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_11_PH DT_N_S_soc_S_timers_40010000_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_11_VAL_channel 2
#define DT_N_S_zephyr_user_P_pwms_IDX_11_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_11_VAL_period 200000
#define DT_N_S_zephyr_user_P_pwms_IDX_11_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_11_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_11_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_12_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_12_PH DT_N_S_soc_S_timers_40001800_S_pwm
#define DT_N_S_zephyr_user_P_pwms_IDX_12_VAL_channel 1
#define DT_N_S_zephyr_user_P_pwms_IDX_12_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_12_VAL_period 2000000
#define DT_N_S_zephyr_user_P_pwms_IDX_12_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_12_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_12_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, pwms, 0) \
	fn(DT_N_S_zephyr_user, pwms, 1) \
	fn(DT_N_S_zephyr_user, pwms, 2) \
	fn(DT_N_S_zephyr_user, pwms, 3) \
	fn(DT_N_S_zephyr_user, pwms, 4) \
	fn(DT_N_S_zephyr_user, pwms, 5) \
	fn(DT_N_S_zephyr_user, pwms, 6) \
	fn(DT_N_S_zephyr_user, pwms, 7) \
	fn(DT_N_S_zephyr_user, pwms, 8) \
	fn(DT_N_S_zephyr_user, pwms, 9) \
	fn(DT_N_S_zephyr_user, pwms, 10) \
	fn(DT_N_S_zephyr_user, pwms, 11) \
	fn(DT_N_S_zephyr_user, pwms, 12)
#define DT_N_S_zephyr_user_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, pwms, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 12)
#define DT_N_S_zephyr_user_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, pwms, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 2, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 3, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 4, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 5, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 6, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 7, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 8, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 9, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 10, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 11, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, pwms, 12, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, pwms, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, pwms, 12, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_pwms_LEN 13
#define DT_N_S_zephyr_user_P_pwms_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_VAL_input 4
#define DT_N_S_zephyr_user_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_1_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_1_VAL_input 8
#define DT_N_S_zephyr_user_P_io_channels_IDX_1_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_2_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_2_VAL_input 9
#define DT_N_S_zephyr_user_P_io_channels_IDX_2_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_3_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_3_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_3_VAL_input 5
#define DT_N_S_zephyr_user_P_io_channels_IDX_3_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_4_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_4_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_4_VAL_input 13
#define DT_N_S_zephyr_user_P_io_channels_IDX_4_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_5_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_5_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_5_VAL_input 12
#define DT_N_S_zephyr_user_P_io_channels_IDX_5_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_6_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_6_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_6_VAL_input 10
#define DT_N_S_zephyr_user_P_io_channels_IDX_6_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_7_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_7_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_7_VAL_input 16
#define DT_N_S_zephyr_user_P_io_channels_IDX_7_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_8_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_8_PH DT_N_S_soc_S_adc_58026000
#define DT_N_S_zephyr_user_P_io_channels_IDX_8_VAL_input 0
#define DT_N_S_zephyr_user_P_io_channels_IDX_8_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_9_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_9_PH DT_N_S_soc_S_adc_58026000
#define DT_N_S_zephyr_user_P_io_channels_IDX_9_VAL_input 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_9_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_10_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_10_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_10_VAL_input 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_10_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_11_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_11_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_11_VAL_input 0
#define DT_N_S_zephyr_user_P_io_channels_IDX_11_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_12_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_12_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_12_VAL_input 18
#define DT_N_S_zephyr_user_P_io_channels_IDX_12_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_13_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_IDX_13_PH DT_N_S_soc_S_adc_40022000
#define DT_N_S_zephyr_user_P_io_channels_IDX_13_VAL_input 19
#define DT_N_S_zephyr_user_P_io_channels_IDX_13_VAL_input_EXISTS 1
#define DT_N_S_zephyr_user_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, io_channels, 0) \
	fn(DT_N_S_zephyr_user, io_channels, 1) \
	fn(DT_N_S_zephyr_user, io_channels, 2) \
	fn(DT_N_S_zephyr_user, io_channels, 3) \
	fn(DT_N_S_zephyr_user, io_channels, 4) \
	fn(DT_N_S_zephyr_user, io_channels, 5) \
	fn(DT_N_S_zephyr_user, io_channels, 6) \
	fn(DT_N_S_zephyr_user, io_channels, 7) \
	fn(DT_N_S_zephyr_user, io_channels, 8) \
	fn(DT_N_S_zephyr_user, io_channels, 9) \
	fn(DT_N_S_zephyr_user, io_channels, 10) \
	fn(DT_N_S_zephyr_user, io_channels, 11) \
	fn(DT_N_S_zephyr_user, io_channels, 12) \
	fn(DT_N_S_zephyr_user, io_channels, 13)
#define DT_N_S_zephyr_user_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, io_channels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 13)
#define DT_N_S_zephyr_user_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, io_channels, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 2, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 3, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 4, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 5, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 6, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 7, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 8, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 9, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 10, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 11, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 12, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, io_channels, 13, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, io_channels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, io_channels, 13, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_io_channels_LEN 14
#define DT_N_S_zephyr_user_P_io_channels_EXISTS 1
#define DT_N_S_zephyr_user_P_dac DT_N_S_soc_S_dac_40007400
#define DT_N_S_zephyr_user_P_dac_IDX_0 DT_N_S_soc_S_dac_40007400
#define DT_N_S_zephyr_user_P_dac_IDX_0_PH DT_N_S_soc_S_dac_40007400
#define DT_N_S_zephyr_user_P_dac_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_dac_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, dac, 0)
#define DT_N_S_zephyr_user_P_dac_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, dac, 0)
#define DT_N_S_zephyr_user_P_dac_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, dac, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_dac_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, dac, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_dac_LEN 1
#define DT_N_S_zephyr_user_P_dac_EXISTS 1
#define DT_N_S_zephyr_user_P_dac_channels {1, 2}
#define DT_N_S_zephyr_user_P_dac_channels_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_dac_channels_IDX_0 1
#define DT_N_S_zephyr_user_P_dac_channels_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_dac_channels_IDX_1 2
#define DT_N_S_zephyr_user_P_dac_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, dac_channels, 0) \
	fn(DT_N_S_zephyr_user, dac_channels, 1)
#define DT_N_S_zephyr_user_P_dac_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, dac_channels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, dac_channels, 1)
#define DT_N_S_zephyr_user_P_dac_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, dac_channels, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, dac_channels, 1, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_dac_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, dac_channels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, dac_channels, 1, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_dac_channels_LEN 2
#define DT_N_S_zephyr_user_P_dac_channels_EXISTS 1
#define DT_N_S_zephyr_user_P_dac_resolution 12
#define DT_N_S_zephyr_user_P_dac_resolution_EXISTS 1

/*
 * Devicetree node: /clocks/clk-csi
 *
 * Node identifier: DT_N_S_clocks_S_clk_csi
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_csi_PATH "/clocks/clk-csi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_csi_FULL_NAME "clk-csi"
#define DT_N_S_clocks_S_clk_csi_FULL_NAME_UNQUOTED clk-csi
#define DT_N_S_clocks_S_clk_csi_FULL_NAME_TOKEN clk_csi
#define DT_N_S_clocks_S_clk_csi_FULL_NAME_UPPER_TOKEN CLK_CSI

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_csi_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_csi_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_csi_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_csi_FOREACH_NODELABEL(fn) fn(clk_csi)
#define DT_N_S_clocks_S_clk_csi_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_csi, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_csi_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_csi_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_csi_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_csi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_csi_HASH oJ7lwYm3Ewuv4QlO5OgXDu8dUN7qrBoXCBGWlhAtU9o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_csi_ORD 118
#define DT_N_S_clocks_S_clk_csi_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_csi_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_csi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_csi_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clk_csi
#define DT_N_NODELABEL_clk_csi  DT_N_S_clocks_S_clk_csi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_csi_REG_NUM 0
#define DT_N_S_clocks_S_clk_csi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_csi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_csi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_csi_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_csi_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_csi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_csi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_csi_P_clock_frequency 4000000
#define DT_N_S_clocks_S_clk_csi_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_csi_P_status "disabled"
#define DT_N_S_clocks_S_clk_csi_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_csi_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_csi_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_csi_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_csi_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_csi_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_csi_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_csi_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_csi, status, 0)
#define DT_N_S_clocks_S_clk_csi_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_csi, status, 0)
#define DT_N_S_clocks_S_clk_csi_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_csi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_csi_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_csi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_csi_P_status_LEN 1
#define DT_N_S_clocks_S_clk_csi_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_csi_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_csi_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_csi_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_csi_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_csi_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_csi_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_csi_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_csi, compatible, 0)
#define DT_N_S_clocks_S_clk_csi_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_csi, compatible, 0)
#define DT_N_S_clocks_S_clk_csi_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_csi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_csi_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_csi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_csi_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_csi_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_csi_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_csi_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_csi_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_csi_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_csi_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_csi_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-hsi
 *
 * Node identifier: DT_N_S_clocks_S_clk_hsi
 *
 * Binding (compatible = st,stm32h7-hsi-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32h7-hsi-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hsi_PATH "/clocks/clk-hsi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME "clk-hsi"
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME_UNQUOTED clk-hsi
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME_TOKEN clk_hsi
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME_UPPER_TOKEN CLK_HSI

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hsi_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hsi_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_hsi_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_hsi_FOREACH_NODELABEL(fn) fn(clk_hsi)
#define DT_N_S_clocks_S_clk_hsi_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_hsi, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hsi_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_hsi_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_hsi_HASH kE6dGnI__HuixEc_o2mPIojHDSoRqqYmExJJycW6WDM

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hsi_ORD 119
#define DT_N_S_clocks_S_clk_hsi_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hsi_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hsi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hsi_EXISTS 1
#define DT_N_INST_0_st_stm32h7_hsi_clock DT_N_S_clocks_S_clk_hsi
#define DT_N_NODELABEL_clk_hsi           DT_N_S_clocks_S_clk_hsi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hsi_REG_NUM 0
#define DT_N_S_clocks_S_clk_hsi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hsi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hsi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hsi_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_hsi_COMPAT_MATCHES_st_stm32h7_hsi_clock 1
#define DT_N_S_clocks_S_clk_hsi_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_hsi_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_COMPAT_MODEL_IDX_0 "stm32h7-hsi-clock"
#define DT_N_S_clocks_S_clk_hsi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hsi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hsi_P_hsi_div 1
#define DT_N_S_clocks_S_clk_hsi_P_hsi_div_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clk_hsi_P_hsi_div_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_hsi_div_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_hsi_div_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_clock_frequency 64000000
#define DT_N_S_clocks_S_clk_hsi_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_status "disabled"
#define DT_N_S_clocks_S_clk_hsi_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_hsi_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_hsi_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_hsi_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_hsi_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_hsi_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hsi, status, 0)
#define DT_N_S_clocks_S_clk_hsi_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hsi, status, 0)
#define DT_N_S_clocks_S_clk_hsi_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hsi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hsi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_P_status_LEN 1
#define DT_N_S_clocks_S_clk_hsi_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_compatible {"st,stm32h7-hsi-clock"}
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0 "st,stm32h7-hsi-clock"
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-hsi-clock
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_hsi_clock
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_HSI_CLOCK
#define DT_N_S_clocks_S_clk_hsi_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hsi, compatible, 0)
#define DT_N_S_clocks_S_clk_hsi_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hsi, compatible, 0)
#define DT_N_S_clocks_S_clk_hsi_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hsi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hsi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_hsi_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_hsi_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_hsi_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_hsi_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-hsi48
 *
 * Node identifier: DT_N_S_clocks_S_clk_hsi48
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hsi48_PATH "/clocks/clk-hsi48"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME "clk-hsi48"
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME_UNQUOTED clk-hsi48
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME_TOKEN clk_hsi48
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME_UPPER_TOKEN CLK_HSI48

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hsi48_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hsi48_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_hsi48_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_NODELABEL(fn) fn(clk_hsi48)
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_hsi48, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hsi48_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_hsi48_HASH m4q2NUiXYm_f1RVl9VGtz8iGJxJSrtVw_lCXFQUVjsw

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hsi48_ORD 120
#define DT_N_S_clocks_S_clk_hsi48_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hsi48_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hsi48_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hsi48_EXISTS 1
#define DT_N_INST_0_fixed_clock  DT_N_S_clocks_S_clk_hsi48
#define DT_N_NODELABEL_clk_hsi48 DT_N_S_clocks_S_clk_hsi48

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hsi48_REG_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hsi48_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_hsi48_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_hsi48_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hsi48_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hsi48_P_clock_frequency 48000000
#define DT_N_S_clocks_S_clk_hsi48_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_status "okay"
#define DT_N_S_clocks_S_clk_hsi48_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_hsi48_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_hsi48_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_hsi48_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_hsi48_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_hsi48_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hsi48, status, 0)
#define DT_N_S_clocks_S_clk_hsi48_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hsi48, status, 0)
#define DT_N_S_clocks_S_clk_hsi48_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hsi48, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hsi48, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_P_status_LEN 1
#define DT_N_S_clocks_S_clk_hsi48_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hsi48, compatible, 0)
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hsi48, compatible, 0)
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hsi48, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hsi48, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_hsi48_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_hsi48_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_hsi48_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-lse
 *
 * Node identifier: DT_N_S_clocks_S_clk_lse
 *
 * Binding (compatible = st,stm32-lse-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-lse-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_lse_PATH "/clocks/clk-lse"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_lse_FULL_NAME "clk-lse"
#define DT_N_S_clocks_S_clk_lse_FULL_NAME_UNQUOTED clk-lse
#define DT_N_S_clocks_S_clk_lse_FULL_NAME_TOKEN clk_lse
#define DT_N_S_clocks_S_clk_lse_FULL_NAME_UPPER_TOKEN CLK_LSE

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_lse_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_lse_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_lse_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_lse_FOREACH_NODELABEL(fn) fn(clk_lse)
#define DT_N_S_clocks_S_clk_lse_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_lse, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_lse_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_lse_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_lse_HASH RRqOX2XdydrKvwOwHO0Kh3mPfPtUsDJrDySCwF316Ek

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_lse_ORD 121
#define DT_N_S_clocks_S_clk_lse_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_lse_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_lse_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_lse_EXISTS 1
#define DT_N_INST_0_st_stm32_lse_clock DT_N_S_clocks_S_clk_lse
#define DT_N_NODELABEL_clk_lse         DT_N_S_clocks_S_clk_lse

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_lse_REG_NUM 0
#define DT_N_S_clocks_S_clk_lse_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_lse_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_lse_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_lse_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_lse_COMPAT_MATCHES_st_stm32_lse_clock 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_lse_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_MODEL_IDX_0 "stm32-lse-clock"
#define DT_N_S_clocks_S_clk_lse_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_lse_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_lse_P_driving_capability 0
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_lse_bypass 0
#define DT_N_S_clocks_S_clk_lse_P_lse_bypass_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_clock_frequency 32768
#define DT_N_S_clocks_S_clk_lse_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_status "okay"
#define DT_N_S_clocks_S_clk_lse_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_lse_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_lse_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_lse_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_lse_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_lse_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_lse, status, 0)
#define DT_N_S_clocks_S_clk_lse_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_lse, status, 0)
#define DT_N_S_clocks_S_clk_lse_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_lse, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_lse, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_P_status_LEN 1
#define DT_N_S_clocks_S_clk_lse_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_compatible {"st,stm32-lse-clock"}
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0 "st,stm32-lse-clock"
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lse-clock
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0_STRING_TOKEN st_stm32_lse_clock
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LSE_CLOCK
#define DT_N_S_clocks_S_clk_lse_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_lse, compatible, 0)
#define DT_N_S_clocks_S_clk_lse_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_lse, compatible, 0)
#define DT_N_S_clocks_S_clk_lse_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_lse, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_lse, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_lse_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_lse_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_lse_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_lse_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-lsi
 *
 * Node identifier: DT_N_S_clocks_S_clk_lsi
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_lsi_PATH "/clocks/clk-lsi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME "clk-lsi"
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME_UNQUOTED clk-lsi
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME_TOKEN clk_lsi
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME_UPPER_TOKEN CLK_LSI

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_lsi_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_lsi_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_lsi_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_lsi_FOREACH_NODELABEL(fn) fn(clk_lsi)
#define DT_N_S_clocks_S_clk_lsi_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_lsi, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_lsi_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_lsi_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_lsi_HASH y39tlAqwOoFHfznEDn2ZnvWSfYGNtJJvOJBnTUmFguY

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_lsi_ORD 122
#define DT_N_S_clocks_S_clk_lsi_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_lsi_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_lsi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_lsi_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clk_lsi
#define DT_N_NODELABEL_clk_lsi  DT_N_S_clocks_S_clk_lsi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_lsi_REG_NUM 0
#define DT_N_S_clocks_S_clk_lsi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_lsi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_lsi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_lsi_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_lsi_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_lsi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_lsi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_lsi_P_clock_frequency 32000
#define DT_N_S_clocks_S_clk_lsi_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_status "disabled"
#define DT_N_S_clocks_S_clk_lsi_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_lsi_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_lsi_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_lsi_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_lsi_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_lsi_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_lsi, status, 0)
#define DT_N_S_clocks_S_clk_lsi_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_lsi, status, 0)
#define DT_N_S_clocks_S_clk_lsi_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_lsi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_lsi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_P_status_LEN 1
#define DT_N_S_clocks_S_clk_lsi_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_lsi_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_lsi, compatible, 0)
#define DT_N_S_clocks_S_clk_lsi_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_lsi, compatible, 0)
#define DT_N_S_clocks_S_clk_lsi_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_lsi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_lsi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_lsi_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_lsi_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_lsi_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_lsi_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/perck
 *
 * Node identifier: DT_N_S_clocks_S_perck
 *
 * Binding (compatible = st,stm32-clock-mux):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-clock-mux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_perck_PATH "/clocks/perck"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_perck_FULL_NAME "perck"
#define DT_N_S_clocks_S_perck_FULL_NAME_UNQUOTED perck
#define DT_N_S_clocks_S_perck_FULL_NAME_TOKEN perck
#define DT_N_S_clocks_S_perck_FULL_NAME_UPPER_TOKEN PERCK

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_perck_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_perck_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_perck_NODELABEL_NUM 1
#define DT_N_S_clocks_S_perck_FOREACH_NODELABEL(fn) fn(perck)
#define DT_N_S_clocks_S_perck_FOREACH_NODELABEL_VARGS(fn, ...) fn(perck, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_perck_CHILD_NUM 0
#define DT_N_S_clocks_S_perck_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_perck_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_perck_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_perck_HASH hm5fMqncFIYWtt_nbIjSrBnSwopKrzSLfFmb5_L71ug

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_perck_ORD 123
#define DT_N_S_clocks_S_perck_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_perck_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_perck_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_perck_EXISTS 1
#define DT_N_INST_0_st_stm32_clock_mux DT_N_S_clocks_S_perck
#define DT_N_NODELABEL_perck           DT_N_S_clocks_S_perck

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_perck_REG_NUM 0
#define DT_N_S_clocks_S_perck_RANGES_NUM 0
#define DT_N_S_clocks_S_perck_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_perck_IRQ_NUM 0
#define DT_N_S_clocks_S_perck_IRQ_LEVEL 0
#define DT_N_S_clocks_S_perck_COMPAT_MATCHES_st_stm32_clock_mux 1
#define DT_N_S_clocks_S_perck_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_perck_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_perck_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_perck_COMPAT_MODEL_IDX_0 "stm32-clock-mux"
#define DT_N_S_clocks_S_perck_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_perck_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_perck_P_status "disabled"
#define DT_N_S_clocks_S_perck_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_perck_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_perck_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_perck_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_perck_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_perck_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_perck_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_perck_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_perck, status, 0)
#define DT_N_S_clocks_S_perck_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_perck, status, 0)
#define DT_N_S_clocks_S_perck_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_perck, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_perck, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_P_status_LEN 1
#define DT_N_S_clocks_S_perck_P_status_EXISTS 1
#define DT_N_S_clocks_S_perck_P_compatible {"st,stm32-clock-mux"}
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0 "st,stm32-clock-mux"
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-clock-mux
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0_STRING_TOKEN st_stm32_clock_mux
#define DT_N_S_clocks_S_perck_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_CLOCK_MUX
#define DT_N_S_clocks_S_perck_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_perck, compatible, 0)
#define DT_N_S_clocks_S_perck_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_perck, compatible, 0)
#define DT_N_S_clocks_S_perck_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_perck, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_perck, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_perck_P_compatible_LEN 1
#define DT_N_S_clocks_S_perck_P_compatible_EXISTS 1

/*
 * Devicetree node: /clocks/pll@1
 *
 * Node identifier: DT_N_S_clocks_S_pll_1
 *
 * Binding (compatible = st,stm32h7-pll-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32h7-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_1_PATH "/clocks/pll@1"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_1_FULL_NAME "pll@1"
#define DT_N_S_clocks_S_pll_1_FULL_NAME_UNQUOTED pll@1
#define DT_N_S_clocks_S_pll_1_FULL_NAME_TOKEN pll_1
#define DT_N_S_clocks_S_pll_1_FULL_NAME_UPPER_TOKEN PLL_1

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_1_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_1_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_1_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_1_FOREACH_NODELABEL(fn) fn(pll2)
#define DT_N_S_clocks_S_pll_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_1_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_1_HASH JJFzu0SVfVbZ8_LZM_K2_DI2AKbfFanqb4TPxF_LsOk

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_1_ORD 124
#define DT_N_S_clocks_S_pll_1_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_1_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_1_EXISTS 1
#define DT_N_INST_2_st_stm32h7_pll_clock DT_N_S_clocks_S_pll_1
#define DT_N_NODELABEL_pll2              DT_N_S_clocks_S_pll_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_1_REG_NUM 1
#define DT_N_S_clocks_S_pll_1_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_REG_IDX_0_VAL_ADDRESS 1
#define DT_N_S_clocks_S_pll_1_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_1_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_1_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_1_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_1_COMPAT_MATCHES_st_stm32h7_pll_clock 1
#define DT_N_S_clocks_S_pll_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_COMPAT_MODEL_IDX_0 "stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_1_P_status "disabled"
#define DT_N_S_clocks_S_pll_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll_1_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll_1_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pll_1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_1, status, 0)
#define DT_N_S_clocks_S_pll_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_1, status, 0)
#define DT_N_S_clocks_S_pll_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_1, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_1, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_P_status_LEN 1
#define DT_N_S_clocks_S_pll_1_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_compatible {"st,stm32h7-pll-clock"}
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0 "st,stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-pll-clock
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_pll_clock
#define DT_N_S_clocks_S_pll_1_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_PLL_CLOCK
#define DT_N_S_clocks_S_pll_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_1, compatible, 0)
#define DT_N_S_clocks_S_pll_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_1, compatible, 0)
#define DT_N_S_clocks_S_pll_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_1_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_1_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_reg {1}
#define DT_N_S_clocks_S_pll_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_reg_IDX_0 1
#define DT_N_S_clocks_S_pll_1_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_1_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll@2
 *
 * Node identifier: DT_N_S_clocks_S_pll_2
 *
 * Binding (compatible = st,stm32h7-pll-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32h7-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_2_PATH "/clocks/pll@2"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_2_FULL_NAME "pll@2"
#define DT_N_S_clocks_S_pll_2_FULL_NAME_UNQUOTED pll@2
#define DT_N_S_clocks_S_pll_2_FULL_NAME_TOKEN pll_2
#define DT_N_S_clocks_S_pll_2_FULL_NAME_UPPER_TOKEN PLL_2

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_2_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_2_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_2_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_2_FOREACH_NODELABEL(fn) fn(pll3)
#define DT_N_S_clocks_S_pll_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll3, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_2_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_2_HASH AyfmMRKSnRfFME3ldy51RFP75itWiDTD8X_Ea_NWS1o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_2_ORD 125
#define DT_N_S_clocks_S_pll_2_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_2_REQUIRES_ORDS \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_2_EXISTS 1
#define DT_N_INST_1_st_stm32h7_pll_clock DT_N_S_clocks_S_pll_2
#define DT_N_NODELABEL_pll3              DT_N_S_clocks_S_pll_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_2_REG_NUM 1
#define DT_N_S_clocks_S_pll_2_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_REG_IDX_0_VAL_ADDRESS 2
#define DT_N_S_clocks_S_pll_2_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_2_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_2_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_2_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_2_COMPAT_MATCHES_st_stm32h7_pll_clock 1
#define DT_N_S_clocks_S_pll_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_COMPAT_MODEL_IDX_0 "stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_2_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_clocks_IDX_0_PH DT_N_S_clocks_S_clk_hse
#define DT_N_S_clocks_S_pll_2_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_2, clocks, 0)
#define DT_N_S_clocks_S_pll_2_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_2, clocks, 0)
#define DT_N_S_clocks_S_pll_2_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_2, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_2, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_2_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_div_m 16
#define DT_N_S_clocks_S_pll_2_P_div_m_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_mul_n 110
#define DT_N_S_clocks_S_pll_2_P_mul_n_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_div_p 2
#define DT_N_S_clocks_S_pll_2_P_div_p_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_div_q 2
#define DT_N_S_clocks_S_pll_2_P_div_q_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_div_r 4
#define DT_N_S_clocks_S_pll_2_P_div_r_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_status "okay"
#define DT_N_S_clocks_S_pll_2_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_2_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_2_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_2_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_2_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_2, status, 0)
#define DT_N_S_clocks_S_pll_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_2, status, 0)
#define DT_N_S_clocks_S_pll_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_status_LEN 1
#define DT_N_S_clocks_S_pll_2_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_compatible {"st,stm32h7-pll-clock"}
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0 "st,stm32h7-pll-clock"
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-pll-clock
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_pll_clock
#define DT_N_S_clocks_S_pll_2_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_PLL_CLOCK
#define DT_N_S_clocks_S_pll_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll_2, compatible, 0)
#define DT_N_S_clocks_S_pll_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll_2, compatible, 0)
#define DT_N_S_clocks_S_pll_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_2_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_2_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_reg {2}
#define DT_N_S_clocks_S_pll_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_reg_IDX_0 2
#define DT_N_S_clocks_S_pll_2_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_2_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 126
#define DT_N_S_cpus_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	127,

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m7):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m7.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 127
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	126,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	128,

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m7 DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0       DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m7 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m7"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m7"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m7"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m7
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m7
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M7
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv7m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv7m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_HASH otj85KLBeEBY12eXojsCVZB1yE6Ww_J1xjGC9_C8_ok

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 128
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	127,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv7m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv7m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200, 64}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv7m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"
#define DT_N_S_gpio_keys_FULL_NAME_UNQUOTED gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_TOKEN gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_UPPER_TOKEN GPIO_KEYS

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_NODELABEL_NUM 0
#define DT_N_S_gpio_keys_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpio_keys_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_CHILD_NUM 1
#define DT_N_S_gpio_keys_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_gpio_keys_HASH o_cyM_1oGxkDdZvjWwmF_qWSV_TFQR0RmVqGE69cQ78

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 129
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, \
	80,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	130,

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_polling_mode 0
#define DT_N_S_gpio_keys_P_polling_mode_EXISTS 1
#define DT_N_S_gpio_keys_P_no_disconnect 0
#define DT_N_S_gpio_keys_P_no_disconnect_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_deferred_init 0
#define DT_N_S_gpio_keys_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UNQUOTED button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_TOKEN button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UPPER_TOKEN BUTTON_0

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_0_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL(fn) fn(user_button)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_0_HASH C_Hn3JvE9sI_pLDHANZiWQipVdDvQbayAS5TLiYvirs

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 130
#define DT_N_S_gpio_keys_S_button_0_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	80, \
	129,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0             DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 13
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 131
#define DT_N_S_leds_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, \
	18, \
	82, \
	85,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	132, \
	133, \
	134,

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"
#define DT_N_S_leds_S_led_0_FULL_NAME_UNQUOTED led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_TOKEN led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_UPPER_TOKEN LED_0

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_0_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL(fn) fn(red_led)
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(red_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_CHILD_NUM 0
#define DT_N_S_leds_S_led_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_0_HASH kqSZv01Dnr_1hPdmxPVlr9u8kLMk_UWHIyVHG3GknSY

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 132
#define DT_N_S_leds_S_led_0_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	18, \
	131,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0        DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 12
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"
#define DT_N_S_leds_S_led_1_FULL_NAME_UNQUOTED led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_TOKEN led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_UPPER_TOKEN LED_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(green_led)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_1_HASH iXGpSU4KdWdLNkNXyuDlz5Q9aavHPvjTPItAJ_Q0T5c

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 133
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	85, \
	131,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led1          DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 13
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"
#define DT_N_S_leds_S_led_2_FULL_NAME_UNQUOTED led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_TOKEN led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_UPPER_TOKEN LED_2

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL(fn) fn(blue_led)
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_2_CHILD_NUM 0
#define DT_N_S_leds_S_led_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_2_HASH KsPGInVliEI1PRs0DmyETNF7dyG4frBo_Z_DeHCKQaA

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 134
#define DT_N_S_leds_S_led_2_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	82, \
	131,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 3
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1

/*
 * Devicetree node: /mcos
 *
 * Node identifier: DT_N_S_mcos
 */

/* Node's full path: */
#define DT_N_S_mcos_PATH "/mcos"

/* Node's name with unit-address: */
#define DT_N_S_mcos_FULL_NAME "mcos"
#define DT_N_S_mcos_FULL_NAME_UNQUOTED mcos
#define DT_N_S_mcos_FULL_NAME_TOKEN mcos
#define DT_N_S_mcos_FULL_NAME_UPPER_TOKEN MCOS

/* Node parent (/) identifier: */
#define DT_N_S_mcos_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_mcos_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_mcos_NODELABEL_NUM 0
#define DT_N_S_mcos_FOREACH_NODELABEL(fn) 
#define DT_N_S_mcos_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_mcos_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_mcos_CHILD_NUM 2
#define DT_N_S_mcos_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_mcos_FOREACH_CHILD(fn) fn(DT_N_S_mcos_S_mco1) fn(DT_N_S_mcos_S_mco2)
#define DT_N_S_mcos_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_mcos_S_mco1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos_S_mco2)
#define DT_N_S_mcos_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_mcos_S_mco1, __VA_ARGS__) fn(DT_N_S_mcos_S_mco2, __VA_ARGS__)
#define DT_N_S_mcos_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mcos_S_mco1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos_S_mco2, __VA_ARGS__)
#define DT_N_S_mcos_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_mcos_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_mcos_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_mcos_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_mcos_HASH 6SPQgIfzgP5rJNinRk1zLBq_DlKqwei9gyXlUnsq0Fg

/* Node's dependency ordinal: */
#define DT_N_S_mcos_ORD 135
#define DT_N_S_mcos_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_mcos_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_mcos_SUPPORTS_ORDS \
	136, \
	137,

/* Existence and alternate IDs: */
#define DT_N_S_mcos_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_mcos_REG_NUM 0
#define DT_N_S_mcos_RANGES_NUM 0
#define DT_N_S_mcos_FOREACH_RANGE(fn) 
#define DT_N_S_mcos_IRQ_NUM 0
#define DT_N_S_mcos_IRQ_LEVEL 0
#define DT_N_S_mcos_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_mcos_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /mcos/mco1
 *
 * Node identifier: DT_N_S_mcos_S_mco1
 *
 * Binding (compatible = st,stm32-clock-mco):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-clock-mco.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_mcos_S_mco1_PATH "/mcos/mco1"

/* Node's name with unit-address: */
#define DT_N_S_mcos_S_mco1_FULL_NAME "mco1"
#define DT_N_S_mcos_S_mco1_FULL_NAME_UNQUOTED mco1
#define DT_N_S_mcos_S_mco1_FULL_NAME_TOKEN mco1
#define DT_N_S_mcos_S_mco1_FULL_NAME_UPPER_TOKEN MCO1

/* Node parent (/mcos) identifier: */
#define DT_N_S_mcos_S_mco1_PARENT DT_N_S_mcos

/* Node's index in its parent's list of children: */
#define DT_N_S_mcos_S_mco1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_mcos_S_mco1_NODELABEL_NUM 1
#define DT_N_S_mcos_S_mco1_FOREACH_NODELABEL(fn) fn(mco1)
#define DT_N_S_mcos_S_mco1_FOREACH_NODELABEL_VARGS(fn, ...) fn(mco1, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_FOREACH_ANCESTOR(fn) fn(DT_N_S_mcos) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_mcos_S_mco1_CHILD_NUM 0
#define DT_N_S_mcos_S_mco1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD(fn) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_mcos_S_mco1_HASH fXW21upYnb1ZV4bEuBvKCXEcbrABE4XfjXq4dwS7rfY

/* Node's dependency ordinal: */
#define DT_N_S_mcos_S_mco1_ORD 136
#define DT_N_S_mcos_S_mco1_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_mcos_S_mco1_REQUIRES_ORDS \
	135,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_mcos_S_mco1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_mcos_S_mco1_EXISTS 1
#define DT_N_INST_0_st_stm32_clock_mco DT_N_S_mcos_S_mco1
#define DT_N_NODELABEL_mco1            DT_N_S_mcos_S_mco1

/* Macros for properties that are special in the specification: */
#define DT_N_S_mcos_S_mco1_REG_NUM 0
#define DT_N_S_mcos_S_mco1_RANGES_NUM 0
#define DT_N_S_mcos_S_mco1_FOREACH_RANGE(fn) 
#define DT_N_S_mcos_S_mco1_IRQ_NUM 0
#define DT_N_S_mcos_S_mco1_IRQ_LEVEL 0
#define DT_N_S_mcos_S_mco1_COMPAT_MATCHES_st_stm32_clock_mco 1
#define DT_N_S_mcos_S_mco1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco1_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_mcos_S_mco1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco1_COMPAT_MODEL_IDX_0 "stm32-clock-mco"
#define DT_N_S_mcos_S_mco1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_mcos_S_mco1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_mcos_S_mco1_P_status "disabled"
#define DT_N_S_mcos_S_mco1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_mcos_S_mco1_P_status_STRING_TOKEN disabled
#define DT_N_S_mcos_S_mco1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_mcos_S_mco1_P_status_IDX_0 "disabled"
#define DT_N_S_mcos_S_mco1_P_status_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_mcos_S_mco1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_mcos_S_mco1, status, 0)
#define DT_N_S_mcos_S_mco1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_mcos_S_mco1, status, 0)
#define DT_N_S_mcos_S_mco1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_mcos_S_mco1, status, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mcos_S_mco1, status, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_P_status_LEN 1
#define DT_N_S_mcos_S_mco1_P_status_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_compatible {"st,stm32-clock-mco"}
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0 "st,stm32-clock-mco"
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-clock-mco
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0_STRING_TOKEN st_stm32_clock_mco
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_CLOCK_MCO
#define DT_N_S_mcos_S_mco1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_mcos_S_mco1, compatible, 0)
#define DT_N_S_mcos_S_mco1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_mcos_S_mco1, compatible, 0)
#define DT_N_S_mcos_S_mco1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_mcos_S_mco1, compatible, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mcos_S_mco1, compatible, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_P_compatible_LEN 1
#define DT_N_S_mcos_S_mco1_P_compatible_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_zephyr_deferred_init 0
#define DT_N_S_mcos_S_mco1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_wakeup_source 0
#define DT_N_S_mcos_S_mco1_P_wakeup_source_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_mcos_S_mco1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /mcos/mco2
 *
 * Node identifier: DT_N_S_mcos_S_mco2
 *
 * Binding (compatible = st,stm32-clock-mco):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-clock-mco.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_mcos_S_mco2_PATH "/mcos/mco2"

/* Node's name with unit-address: */
#define DT_N_S_mcos_S_mco2_FULL_NAME "mco2"
#define DT_N_S_mcos_S_mco2_FULL_NAME_UNQUOTED mco2
#define DT_N_S_mcos_S_mco2_FULL_NAME_TOKEN mco2
#define DT_N_S_mcos_S_mco2_FULL_NAME_UPPER_TOKEN MCO2

/* Node parent (/mcos) identifier: */
#define DT_N_S_mcos_S_mco2_PARENT DT_N_S_mcos

/* Node's index in its parent's list of children: */
#define DT_N_S_mcos_S_mco2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_mcos_S_mco2_NODELABEL_NUM 1
#define DT_N_S_mcos_S_mco2_FOREACH_NODELABEL(fn) fn(mco2)
#define DT_N_S_mcos_S_mco2_FOREACH_NODELABEL_VARGS(fn, ...) fn(mco2, __VA_ARGS__)
#define DT_N_S_mcos_S_mco2_FOREACH_ANCESTOR(fn) fn(DT_N_S_mcos) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_mcos_S_mco2_CHILD_NUM 0
#define DT_N_S_mcos_S_mco2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_mcos_S_mco2_FOREACH_CHILD(fn) 
#define DT_N_S_mcos_S_mco2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_mcos_S_mco2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_mcos_S_mco2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_mcos_S_mco2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_mcos_S_mco2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_mcos_S_mco2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_mcos_S_mco2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_mcos_S_mco2_HASH irDa5qZM1apmLNBL8AyfbwMybA8MLSxOkE_OVqE7xC0

/* Node's dependency ordinal: */
#define DT_N_S_mcos_S_mco2_ORD 137
#define DT_N_S_mcos_S_mco2_ORD_STR_SORTABLE 00137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_mcos_S_mco2_REQUIRES_ORDS \
	135,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_mcos_S_mco2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_mcos_S_mco2_EXISTS 1
#define DT_N_INST_1_st_stm32_clock_mco DT_N_S_mcos_S_mco2
#define DT_N_NODELABEL_mco2            DT_N_S_mcos_S_mco2

/* Macros for properties that are special in the specification: */
#define DT_N_S_mcos_S_mco2_REG_NUM 0
#define DT_N_S_mcos_S_mco2_RANGES_NUM 0
#define DT_N_S_mcos_S_mco2_FOREACH_RANGE(fn) 
#define DT_N_S_mcos_S_mco2_IRQ_NUM 0
#define DT_N_S_mcos_S_mco2_IRQ_LEVEL 0
#define DT_N_S_mcos_S_mco2_COMPAT_MATCHES_st_stm32_clock_mco 1
#define DT_N_S_mcos_S_mco2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco2_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_mcos_S_mco2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco2_COMPAT_MODEL_IDX_0 "stm32-clock-mco"
#define DT_N_S_mcos_S_mco2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_mcos_S_mco2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_mcos_S_mco2_P_status "disabled"
#define DT_N_S_mcos_S_mco2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_mcos_S_mco2_P_status_STRING_TOKEN disabled
#define DT_N_S_mcos_S_mco2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_mcos_S_mco2_P_status_IDX_0 "disabled"
#define DT_N_S_mcos_S_mco2_P_status_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_mcos_S_mco2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_mcos_S_mco2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_mcos_S_mco2, status, 0)
#define DT_N_S_mcos_S_mco2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_mcos_S_mco2, status, 0)
#define DT_N_S_mcos_S_mco2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_mcos_S_mco2, status, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mcos_S_mco2, status, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco2_P_status_LEN 1
#define DT_N_S_mcos_S_mco2_P_status_EXISTS 1
#define DT_N_S_mcos_S_mco2_P_compatible {"st,stm32-clock-mco"}
#define DT_N_S_mcos_S_mco2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco2_P_compatible_IDX_0 "st,stm32-clock-mco"
#define DT_N_S_mcos_S_mco2_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-clock-mco
#define DT_N_S_mcos_S_mco2_P_compatible_IDX_0_STRING_TOKEN st_stm32_clock_mco
#define DT_N_S_mcos_S_mco2_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_CLOCK_MCO
#define DT_N_S_mcos_S_mco2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_mcos_S_mco2, compatible, 0)
#define DT_N_S_mcos_S_mco2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_mcos_S_mco2, compatible, 0)
#define DT_N_S_mcos_S_mco2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_mcos_S_mco2, compatible, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mcos_S_mco2, compatible, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco2_P_compatible_LEN 1
#define DT_N_S_mcos_S_mco2_P_compatible_EXISTS 1
#define DT_N_S_mcos_S_mco2_P_zephyr_deferred_init 0
#define DT_N_S_mcos_S_mco2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_mcos_S_mco2_P_wakeup_source 0
#define DT_N_S_mcos_S_mco2_P_wakeup_source_EXISTS 1
#define DT_N_S_mcos_S_mco2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_mcos_S_mco2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022100
 *
 * Node identifier: DT_N_S_soc_S_adc_40022100
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022100_PATH "/soc/adc@40022100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022100_FULL_NAME "adc@40022100"
#define DT_N_S_soc_S_adc_40022100_FULL_NAME_UNQUOTED adc@40022100
#define DT_N_S_soc_S_adc_40022100_FULL_NAME_TOKEN adc_40022100
#define DT_N_S_soc_S_adc_40022100_FULL_NAME_UPPER_TOKEN ADC_40022100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022100_CHILD_IDX 49

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022100_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_40022100_FOREACH_NODELABEL(fn) fn(adc2)
#define DT_N_S_soc_S_adc_40022100_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc2, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022100_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022100_HASH 4U_WPGl_W8gUvDeIA3SWcWP6hyywf4KlEJf4J6Sx3cA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022100_ORD 138
#define DT_N_S_soc_S_adc_40022100_ORD_STR_SORTABLE 00138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022100_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022100_EXISTS 1
#define DT_N_INST_2_st_stm32_adc DT_N_S_soc_S_adc_40022100
#define DT_N_NODELABEL_adc2      DT_N_S_soc_S_adc_40022100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022100_REG_NUM 1
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_VAL_ADDRESS 1073881344
#define DT_N_S_soc_S_adc_40022100_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_adc_40022100_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022100_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_40022100_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_40022100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_40022100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022100_P_reg {1073881344, 1024}
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_0 1073881344
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022100_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022100_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, clocks, 0)
#define DT_N_S_soc_S_adc_40022100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, clocks, 0)
#define DT_N_S_soc_S_adc_40022100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_interrupts {18, 0}
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40022100_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions {8446476, 7725580, 6742540, 5497356, 4710924}
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_0 8446476
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_1 7725580
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_2 6742540
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_3 5497356
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_resolutions_IDX_4 4710924
#define DT_N_S_soc_S_adc_40022100_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 3) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 4)
#define DT_N_S_soc_S_adc_40022100_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 4)
#define DT_N_S_soc_S_adc_40022100_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_resolutions_LEN 5
#define DT_N_S_soc_S_adc_40022100_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times {2, 3, 9, 17, 33, 65, 388, 811}
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_0 2
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_1 3
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_2 9
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_3 17
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_4 33
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_5 65
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_6 388
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_IDX_7 811
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022100, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_40022100_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer "FULLY_CONFIGURABLE"
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_STRING_UNQUOTED FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_STRING_TOKEN FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_STRING_UPPER_TOKEN FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_IDX_0 "FULLY_CONFIGURABLE"
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_IDX_0_ENUM_VAL_FULLY_CONFIGURABLE_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_sequencer_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler "OVERSAMPLER_EXTENDED"
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_STRING_UNQUOTED OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_STRING_TOKEN OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_STRING_UPPER_TOKEN OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_IDX_0 "OVERSAMPLER_EXTENDED"
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_IDX_0_ENUM_VAL_OVERSAMPLER_EXTENDED_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_st_adc_oversampler_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_status "disabled"
#define DT_N_S_soc_S_adc_40022100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_40022100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_40022100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40022100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_40022100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, status, 0)
#define DT_N_S_soc_S_adc_40022100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, status, 0)
#define DT_N_S_soc_S_adc_40022100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_status_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_40022100_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_40022100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022100, compatible, 0)
#define DT_N_S_soc_S_adc_40022100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022100, compatible, 0)
#define DT_N_S_soc_S_adc_40022100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022100_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_40022100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40022100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40022100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40022100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022300
 *
 * Node identifier: DT_N_S_soc_S_adc_40022300
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022300_PATH "/soc/adc@40022300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022300_FULL_NAME "adc@40022300"
#define DT_N_S_soc_S_adc_40022300_FULL_NAME_UNQUOTED adc@40022300
#define DT_N_S_soc_S_adc_40022300_FULL_NAME_TOKEN adc_40022300
#define DT_N_S_soc_S_adc_40022300_FULL_NAME_UPPER_TOKEN ADC_40022300

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40022300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022300_CHILD_IDX 50

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022300_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_40022300_FOREACH_NODELABEL(fn) fn(adc1_2)
#define DT_N_S_soc_S_adc_40022300_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_2, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022300_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022300_HASH uJa5ETN902l5AFBbkdof9dPJZqWcKf230NUbZ1RNIcQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022300_ORD 139
#define DT_N_S_soc_S_adc_40022300_ORD_STR_SORTABLE 00139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022300_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022300_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022300_EXISTS 1
#define DT_N_INST_3_st_stm32_adc DT_N_S_soc_S_adc_40022300
#define DT_N_NODELABEL_adc1_2    DT_N_S_soc_S_adc_40022300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022300_REG_NUM 1
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_VAL_ADDRESS 1073881856
#define DT_N_S_soc_S_adc_40022300_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_adc_40022300_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022300_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_40022300_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_40022300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_40022300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022300_P_reg {1073881856, 1024}
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_0 1073881856
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40022300_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_40022300_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, clocks, 0)
#define DT_N_S_soc_S_adc_40022300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, clocks, 0)
#define DT_N_S_soc_S_adc_40022300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_interrupts {18, 0}
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40022300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40022300_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions {8446476, 7725580, 6742540, 5497356, 4710924}
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_0 8446476
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_1 7725580
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_2 6742540
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_3 5497356
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_resolutions_IDX_4 4710924
#define DT_N_S_soc_S_adc_40022300_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 3) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 4)
#define DT_N_S_soc_S_adc_40022300_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 4)
#define DT_N_S_soc_S_adc_40022300_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, resolutions, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_resolutions_LEN 5
#define DT_N_S_soc_S_adc_40022300_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times {2, 3, 9, 17, 33, 65, 388, 811}
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_0 2
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_1 3
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_2 9
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_3 17
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_4 33
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_5 65
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_6 388
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_IDX_7 811
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 7)
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40022300, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_40022300_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer "FULLY_CONFIGURABLE"
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_STRING_UNQUOTED FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_STRING_TOKEN FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_STRING_UPPER_TOKEN FULLY_CONFIGURABLE
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_IDX_0 "FULLY_CONFIGURABLE"
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_IDX_0_ENUM_VAL_FULLY_CONFIGURABLE_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_sequencer_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler "OVERSAMPLER_EXTENDED"
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_STRING_UNQUOTED OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_STRING_TOKEN OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_STRING_UPPER_TOKEN OVERSAMPLER_EXTENDED
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_IDX_0 "OVERSAMPLER_EXTENDED"
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_IDX_0_ENUM_VAL_OVERSAMPLER_EXTENDED_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_st_adc_oversampler_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_status "disabled"
#define DT_N_S_soc_S_adc_40022300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_40022300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_40022300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40022300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_40022300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40022300_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, status, 0)
#define DT_N_S_soc_S_adc_40022300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, status, 0)
#define DT_N_S_soc_S_adc_40022300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_status_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_40022300_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_40022300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022300, compatible, 0)
#define DT_N_S_soc_S_adc_40022300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022300, compatible, 0)
#define DT_N_S_soc_S_adc_40022300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022300_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40022300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_40022300_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40022300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40022300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40022300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/bdma@58025400
 *
 * Node identifier: DT_N_S_soc_S_bdma_58025400
 *
 * Binding (compatible = st,stm32-bdma):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-bdma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bdma_58025400_PATH "/soc/bdma@58025400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bdma_58025400_FULL_NAME "bdma@58025400"
#define DT_N_S_soc_S_bdma_58025400_FULL_NAME_UNQUOTED bdma@58025400
#define DT_N_S_soc_S_bdma_58025400_FULL_NAME_TOKEN bdma_58025400
#define DT_N_S_soc_S_bdma_58025400_FULL_NAME_UPPER_TOKEN BDMA_58025400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_bdma_58025400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_bdma_58025400_CHILD_IDX 55

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_bdma_58025400_NODELABEL_NUM 1
#define DT_N_S_soc_S_bdma_58025400_FOREACH_NODELABEL(fn) fn(bdma1)
#define DT_N_S_soc_S_bdma_58025400_FOREACH_NODELABEL_VARGS(fn, ...) fn(bdma1, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_bdma_58025400_CHILD_NUM 0
#define DT_N_S_soc_S_bdma_58025400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_bdma_58025400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_bdma_58025400_HASH CjYBCqMxXd_gr1XwlMz6FF_xG49H_J_bChPdE2Gfpho

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bdma_58025400_ORD 140
#define DT_N_S_soc_S_bdma_58025400_ORD_STR_SORTABLE 00140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bdma_58025400_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bdma_58025400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bdma_58025400_EXISTS 1
#define DT_N_INST_0_st_stm32_bdma DT_N_S_soc_S_bdma_58025400
#define DT_N_NODELABEL_bdma1      DT_N_S_soc_S_bdma_58025400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_bdma_58025400_REG_NUM 1
#define DT_N_S_soc_S_bdma_58025400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_REG_IDX_0_VAL_ADDRESS 1476547584
#define DT_N_S_soc_S_bdma_58025400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_bdma_58025400_RANGES_NUM 0
#define DT_N_S_soc_S_bdma_58025400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_bdma_58025400_IRQ_NUM 8
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_VAL_irq 129
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_VAL_irq 130
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_VAL_irq 131
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_VAL_irq 132
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_VAL_irq 133
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_VAL_irq 134
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_VAL_irq 135
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_VAL_irq 136
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_bdma_58025400_IRQ_LEVEL 1
#define DT_N_S_soc_S_bdma_58025400_COMPAT_MATCHES_st_stm32_bdma 1
#define DT_N_S_soc_S_bdma_58025400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_bdma_58025400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_COMPAT_MODEL_IDX_0 "stm32-bdma"
#define DT_N_S_soc_S_bdma_58025400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_bdma_58025400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_bdma_58025400_P_reg {1476547584, 1024}
#define DT_N_S_soc_S_bdma_58025400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_reg_IDX_0 1476547584
#define DT_N_S_soc_S_bdma_58025400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_bdma_58025400_P_reg_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts {129, 0, 130, 0, 131, 0, 132, 0, 133, 0, 134, 0, 135, 0, 136, 0}
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_0 129
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_2 130
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_4 131
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_6 132
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_8 133
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_10 134
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_12 135
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_14 136
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_bdma_58025400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_st_mem2mem 1
#define DT_N_S_soc_S_bdma_58025400_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_dma_offset 0
#define DT_N_S_soc_S_bdma_58025400_P_dma_offset_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_dma_requests 8
#define DT_N_S_soc_S_bdma_58025400_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_status "disabled"
#define DT_N_S_soc_S_bdma_58025400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_bdma_58025400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_bdma_58025400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bdma_58025400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_bdma_58025400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_bdma_58025400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bdma_58025400, status, 0)
#define DT_N_S_soc_S_bdma_58025400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_bdma_58025400, status, 0)
#define DT_N_S_soc_S_bdma_58025400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_bdma_58025400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_bdma_58025400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_status_LEN 1
#define DT_N_S_soc_S_bdma_58025400_P_status_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_compatible {"st,stm32-bdma"}
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0 "st,stm32-bdma"
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-bdma
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0_STRING_TOKEN st_stm32_bdma
#define DT_N_S_soc_S_bdma_58025400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_BDMA
#define DT_N_S_soc_S_bdma_58025400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bdma_58025400, compatible, 0)
#define DT_N_S_soc_S_bdma_58025400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_bdma_58025400, compatible, 0)
#define DT_N_S_soc_S_bdma_58025400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_bdma_58025400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_bdma_58025400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_compatible_LEN 1
#define DT_N_S_soc_S_bdma_58025400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_bdma_58025400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bdma_58025400, clocks, 0)
#define DT_N_S_soc_S_bdma_58025400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_bdma_58025400, clocks, 0)
#define DT_N_S_soc_S_bdma_58025400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_bdma_58025400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_bdma_58025400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_bdma_58025400_P_clocks_LEN 1
#define DT_N_S_soc_S_bdma_58025400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_bdma_58025400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_wakeup_source 0
#define DT_N_S_soc_S_bdma_58025400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_bdma_58025400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_bdma_58025400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/can@4000a000
 *
 * Node identifier: DT_N_S_soc_S_can_4000a000
 *
 * Binding (compatible = st,stm32h7-fdcan):
 *   $ZEPHYR_BASE/dts/bindings/can/st,stm32h7-fdcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_4000a000_PATH "/soc/can@4000a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_4000a000_FULL_NAME "can@4000a000"
#define DT_N_S_soc_S_can_4000a000_FULL_NAME_UNQUOTED can@4000a000
#define DT_N_S_soc_S_can_4000a000_FULL_NAME_TOKEN can_4000a000
#define DT_N_S_soc_S_can_4000a000_FULL_NAME_UPPER_TOKEN CAN_4000A000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_4000a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_4000a000_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_can_4000a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_can_4000a000_FOREACH_NODELABEL(fn) fn(fdcan1)
#define DT_N_S_soc_S_can_4000a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(fdcan1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_4000a000_CHILD_NUM 0
#define DT_N_S_soc_S_can_4000a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_can_4000a000_HASH TsK756J4DWV6zgqgumE5kpKPrY0072I51EHPTR1BuJY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_4000a000_ORD 141
#define DT_N_S_soc_S_can_4000a000_ORD_STR_SORTABLE 00141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_4000a000_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_4000a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_4000a000_EXISTS 1
#define DT_N_INST_1_st_stm32h7_fdcan DT_N_S_soc_S_can_4000a000
#define DT_N_NODELABEL_fdcan1        DT_N_S_soc_S_can_4000a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_4000a000_REG_NUM 2
#define DT_N_S_soc_S_can_4000a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_REG_IDX_0_VAL_ADDRESS 1073782784
#define DT_N_S_soc_S_can_4000a000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_can_4000a000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_REG_IDX_1_VAL_ADDRESS 1073785856
#define DT_N_S_soc_S_can_4000a000_REG_IDX_1_VAL_SIZE 848
#define DT_N_S_soc_S_can_4000a000_REG_NAME_m_can_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_REG_NAME_m_can_VAL_ADDRESS DT_N_S_soc_S_can_4000a000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a000_REG_NAME_m_can_VAL_SIZE DT_N_S_soc_S_can_4000a000_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_can_4000a000_REG_NAME_message_ram_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_REG_NAME_message_ram_VAL_ADDRESS DT_N_S_soc_S_can_4000a000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a000_REG_NAME_message_ram_VAL_SIZE DT_N_S_soc_S_can_4000a000_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_can_4000a000_RANGES_NUM 0
#define DT_N_S_soc_S_can_4000a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_4000a000_IRQ_NUM 3
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_irq 21
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_irq 63
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_4000a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int0_VAL_irq DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int0_VAL_priority DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int0_CONTROLLER DT_N_S_soc_S_can_4000a000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int1_VAL_irq DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int1_VAL_priority DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_int1_CONTROLLER DT_N_S_soc_S_can_4000a000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_VAL_irq DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_VAL_priority DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_IRQ_NAME_calib_CONTROLLER DT_N_S_soc_S_can_4000a000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_can_4000a000_COMPAT_MATCHES_st_stm32h7_fdcan 1
#define DT_N_S_soc_S_can_4000a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_can_4000a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_COMPAT_MODEL_IDX_0 "stm32h7-fdcan"
#define DT_N_S_soc_S_can_4000a000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_4000a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_VAL_bus 236
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_can_4000a000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, clocks, 0)
#define DT_N_S_soc_S_can_4000a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, clocks, 0)
#define DT_N_S_soc_S_can_4000a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_clocks_LEN 1
#define DT_N_S_soc_S_can_4000a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg {1073782784, 1024, 1073785856, 848}
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_0 1073782784
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_2 1073785856
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_IDX_3 848
#define DT_N_S_soc_S_can_4000a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts {19, 0, 21, 0, 63, 0}
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_2 21
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_4 63
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_can_4000a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names {"int0", "int1", "calib"}
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0 "int0"
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0_STRING_UNQUOTED int0
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0_STRING_TOKEN int0
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN INT0
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1 "int1"
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1_STRING_UNQUOTED int1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1_STRING_TOKEN int1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN INT1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2 "calib"
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2_STRING_UNQUOTED calib
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2_STRING_TOKEN calib
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN CALIB
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 2)
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 2)
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_can_4000a000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg {0, 28, 8, 3, 3, 0, 3, 3}
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_0 0
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_1 28
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_2 8
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_3 3
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_4 3
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_5 0
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_6 3
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_IDX_7 3
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 0) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 1) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 2) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 3) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 4) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 5) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 6) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_LEN 8
#define DT_N_S_soc_S_can_4000a000_P_bosch_mram_cfg_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_status "disabled"
#define DT_N_S_soc_S_can_4000a000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_can_4000a000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_can_4000a000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_can_4000a000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_can_4000a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_can_4000a000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, status, 0)
#define DT_N_S_soc_S_can_4000a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, status, 0)
#define DT_N_S_soc_S_can_4000a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_status_LEN 1
#define DT_N_S_soc_S_can_4000a000_P_status_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_compatible {"st,stm32h7-fdcan"}
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0 "st,stm32h7-fdcan"
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-fdcan
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_fdcan
#define DT_N_S_soc_S_can_4000a000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_FDCAN
#define DT_N_S_soc_S_can_4000a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, compatible, 0)
#define DT_N_S_soc_S_can_4000a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, compatible, 0)
#define DT_N_S_soc_S_can_4000a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_compatible_LEN 1
#define DT_N_S_soc_S_can_4000a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_names {"m_can", "message_ram"}
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0 "m_can"
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0_STRING_UNQUOTED m_can
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0_STRING_TOKEN m_can
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_0_STRING_UPPER_TOKEN M_CAN
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1 "message_ram"
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1_STRING_UNQUOTED message_ram
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1_STRING_TOKEN message_ram
#define DT_N_S_soc_S_can_4000a000_P_reg_names_IDX_1_STRING_UPPER_TOKEN MESSAGE_RAM
#define DT_N_S_soc_S_can_4000a000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a000, reg_names, 0) \
	fn(DT_N_S_soc_S_can_4000a000, reg_names, 1)
#define DT_N_S_soc_S_can_4000a000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, reg_names, 1)
#define DT_N_S_soc_S_can_4000a000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a000, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a000_P_reg_names_LEN 2
#define DT_N_S_soc_S_can_4000a000_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_can_4000a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_wakeup_source 0
#define DT_N_S_soc_S_can_4000a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_4000a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_4000a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan2_rx_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_PATH "/soc/pin-controller@58020000/fdcan2_rx_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FULL_NAME "fdcan2_rx_pb5"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FULL_NAME_UNQUOTED fdcan2_rx_pb5
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FULL_NAME_TOKEN fdcan2_rx_pb5
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FULL_NAME_UPPER_TOKEN FDCAN2_RX_PB5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_NODELABEL(fn) fn(fdcan2_rx_pb5)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_NODELABEL_VARGS(fn, ...) fn(fdcan2_rx_pb5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_HASH 1lN_jiA5lpVPhdf2_pBmUucSxX7C2RJrQ_RhmdPpjSc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_ORD 142
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_ORD_STR_SORTABLE 00142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_SUPPORTS_ORDS \
	144,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_EXISTS 1
#define DT_N_NODELABEL_fdcan2_rx_pb5 DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_pinmux 681
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fdcan2_tx_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_PATH "/soc/pin-controller@58020000/fdcan2_tx_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FULL_NAME "fdcan2_tx_pb13"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FULL_NAME_UNQUOTED fdcan2_tx_pb13
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FULL_NAME_TOKEN fdcan2_tx_pb13
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FULL_NAME_UPPER_TOKEN FDCAN2_TX_PB13

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_NODELABEL(fn) fn(fdcan2_tx_pb13)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_NODELABEL_VARGS(fn, ...) fn(fdcan2_tx_pb13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_HASH bkDDxIyVe6GMNvCdfjzQH9u_M1cqY3kcGdBgHysRzjc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_ORD 143
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_ORD_STR_SORTABLE 00143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_SUPPORTS_ORDS \
	144,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_EXISTS 1
#define DT_N_NODELABEL_fdcan2_tx_pb13 DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_pinmux 937
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/can@4000a400
 *
 * Node identifier: DT_N_S_soc_S_can_4000a400
 *
 * Binding (compatible = st,stm32h7-fdcan):
 *   $ZEPHYR_BASE/dts/bindings/can/st,stm32h7-fdcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_4000a400_PATH "/soc/can@4000a400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_4000a400_FULL_NAME "can@4000a400"
#define DT_N_S_soc_S_can_4000a400_FULL_NAME_UNQUOTED can@4000a400
#define DT_N_S_soc_S_can_4000a400_FULL_NAME_TOKEN can_4000a400
#define DT_N_S_soc_S_can_4000a400_FULL_NAME_UPPER_TOKEN CAN_4000A400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_4000a400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_4000a400_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_can_4000a400_NODELABEL_NUM 1
#define DT_N_S_soc_S_can_4000a400_FOREACH_NODELABEL(fn) fn(fdcan2)
#define DT_N_S_soc_S_can_4000a400_FOREACH_NODELABEL_VARGS(fn, ...) fn(fdcan2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_4000a400_CHILD_NUM 0
#define DT_N_S_soc_S_can_4000a400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_can_4000a400_HASH Q1IbQlnHfEuftKrxSDFmeo78_BpvDy4fAq8XaGQMjbk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_4000a400_ORD 144
#define DT_N_S_soc_S_can_4000a400_ORD_STR_SORTABLE 00144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_4000a400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	142, \
	143,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_4000a400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_4000a400_EXISTS 1
#define DT_N_INST_0_st_stm32h7_fdcan DT_N_S_soc_S_can_4000a400
#define DT_N_NODELABEL_fdcan2        DT_N_S_soc_S_can_4000a400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_4000a400_REG_NUM 2
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_ADDRESS 1073783808
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_ADDRESS 1073785856
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_SIZE 1696
#define DT_N_S_soc_S_can_4000a400_REG_NAME_m_can_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_NAME_m_can_VAL_ADDRESS DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a400_REG_NAME_m_can_VAL_SIZE DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_can_4000a400_REG_NAME_message_ram_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_NAME_message_ram_VAL_ADDRESS DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a400_REG_NAME_message_ram_VAL_SIZE DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_can_4000a400_RANGES_NUM 0
#define DT_N_S_soc_S_can_4000a400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_4000a400_IRQ_NUM 3
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq 22
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_irq 63
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_4000a400_IRQ_LEVEL 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_VAL_irq DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_VAL_priority DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_CONTROLLER DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_VAL_irq DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_VAL_priority DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_CONTROLLER DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_VAL_irq DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_VAL_priority DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_calib_CONTROLLER DT_N_S_soc_S_can_4000a400_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_can_4000a400_COMPAT_MATCHES_st_stm32h7_fdcan 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_can_4000a400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_MODEL_IDX_0 "stm32h7-fdcan"
#define DT_N_S_soc_S_can_4000a400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NUM 1
#define DT_N_S_soc_S_can_4000a400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_can_4000a400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5

/* Generic property macros: */
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bus 236
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_VAL_bits 97360
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, clocks, 0) \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_clocks_LEN 2
#define DT_N_S_soc_S_can_4000a400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg {1073783808, 1024, 1073785856, 1696}
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_0 1073783808
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_2 1073785856
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_3 1696
#define DT_N_S_soc_S_can_4000a400_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts {20, 0, 22, 0, 63, 0}
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_2 22
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_4 63
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_can_4000a400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names {"int0", "int1", "calib"}
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0 "int0"
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_UNQUOTED int0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_TOKEN int0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN INT0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1 "int1"
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_UNQUOTED int1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_TOKEN int1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN INT1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2 "calib"
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2_STRING_UNQUOTED calib
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2_STRING_TOKEN calib
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN CALIB
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 2)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 2)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg {848, 28, 8, 3, 3, 0, 3, 3}
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_0 848
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_1 28
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_2 8
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_3 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_4 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_5 0
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_6 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_7 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_LEN 8
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status "okay"
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, status, 0)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, status, 0)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_status_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_status_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_compatible {"st,stm32h7-fdcan"}
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0 "st,stm32h7-fdcan"
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-fdcan
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_fdcan
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_FDCAN
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, compatible, 0)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, compatible, 0)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_compatible_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names {"m_can", "message_ram"}
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0 "m_can"
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_UNQUOTED m_can
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_TOKEN m_can
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_UPPER_TOKEN M_CAN
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1 "message_ram"
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_UNQUOTED message_ram
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_TOKEN message_ram
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_UPPER_TOKEN MESSAGE_RAM
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0) \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_LEN 2
#define DT_N_S_soc_S_can_4000a400_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_can_4000a400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_wakeup_source 0
#define DT_N_S_soc_S_can_4000a400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_4000a400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 1)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 1)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, pinctrl_names, 0)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, pinctrl_names, 0)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020400
 *
 * Node identifier: DT_N_S_soc_S_dma_40020400
 *
 * Binding (compatible = st,stm32-dma-v1):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dma-v1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40020400_PATH "/soc/dma@40020400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40020400_FULL_NAME "dma@40020400"
#define DT_N_S_soc_S_dma_40020400_FULL_NAME_UNQUOTED dma@40020400
#define DT_N_S_soc_S_dma_40020400_FULL_NAME_TOKEN dma_40020400
#define DT_N_S_soc_S_dma_40020400_FULL_NAME_UPPER_TOKEN DMA_40020400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_40020400_CHILD_IDX 54

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dma_40020400_NODELABEL_NUM 1
#define DT_N_S_soc_S_dma_40020400_FOREACH_NODELABEL(fn) fn(dma2)
#define DT_N_S_soc_S_dma_40020400_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma2, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_40020400_CHILD_NUM 0
#define DT_N_S_soc_S_dma_40020400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dma_40020400_HASH 6M2mn87tCKiqdKtfbifYbjloijPkEmcQ0zczmKi97Y8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020400_ORD 145
#define DT_N_S_soc_S_dma_40020400_ORD_STR_SORTABLE 00145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020400_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020400_EXISTS 1
#define DT_N_INST_1_st_stm32_dma_v1 DT_N_S_soc_S_dma_40020400
#define DT_N_NODELABEL_dma2         DT_N_S_soc_S_dma_40020400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40020400_REG_NUM 1
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_VAL_ADDRESS 1073873920
#define DT_N_S_soc_S_dma_40020400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_dma_40020400_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40020400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40020400_IRQ_NUM 8
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_irq 57
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_irq 58
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_irq 59
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_irq 60
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_irq 68
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_irq 69
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_irq 70
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020400_IRQ_LEVEL 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_MATCHES_st_stm32_dma_v1 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dma_40020400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_COMPAT_MODEL_IDX_0 "stm32-dma-v1"
#define DT_N_S_soc_S_dma_40020400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40020400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020400_P_reg {1073873920, 1024}
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_0 1073873920
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts {56, 0, 57, 0, 58, 0, 59, 0, 60, 0, 68, 0, 69, 0, 70, 0}
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_2 57
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_4 58
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_6 59
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_8 60
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_10 68
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_12 69
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_14 70
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40020400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_st_mem2mem 1
#define DT_N_S_soc_S_dma_40020400_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_dma_offset 8
#define DT_N_S_soc_S_dma_40020400_P_dma_offset_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_dma_requests 8
#define DT_N_S_soc_S_dma_40020400_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_status "disabled"
#define DT_N_S_soc_S_dma_40020400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dma_40020400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_40020400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40020400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dma_40020400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40020400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020400, status, 0)
#define DT_N_S_soc_S_dma_40020400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020400, status, 0)
#define DT_N_S_soc_S_dma_40020400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_status_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_compatible {"st,stm32-dma-v1"}
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0 "st,stm32-dma-v1"
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dma-v1
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_STRING_TOKEN st_stm32_dma_v1
#define DT_N_S_soc_S_dma_40020400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DMA_V1
#define DT_N_S_soc_S_dma_40020400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020400, compatible, 0)
#define DT_N_S_soc_S_dma_40020400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020400, compatible, 0)
#define DT_N_S_soc_S_dma_40020400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_dma_40020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020400, clocks, 0)
#define DT_N_S_soc_S_dma_40020400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020400, clocks, 0)
#define DT_N_S_soc_S_dma_40020400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020400_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dma_40020400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40020400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_40020400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_40020400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dmamux@58025800
 *
 * Node identifier: DT_N_S_soc_S_dmamux_58025800
 *
 * Binding (compatible = st,stm32-dmamux):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dmamux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dmamux_58025800_PATH "/soc/dmamux@58025800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dmamux_58025800_FULL_NAME "dmamux@58025800"
#define DT_N_S_soc_S_dmamux_58025800_FULL_NAME_UNQUOTED dmamux@58025800
#define DT_N_S_soc_S_dmamux_58025800_FULL_NAME_TOKEN dmamux_58025800
#define DT_N_S_soc_S_dmamux_58025800_FULL_NAME_UPPER_TOKEN DMAMUX_58025800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dmamux_58025800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dmamux_58025800_CHILD_IDX 57

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dmamux_58025800_NODELABEL_NUM 1
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_NODELABEL(fn) fn(dmamux2)
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_NODELABEL_VARGS(fn, ...) fn(dmamux2, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dmamux_58025800_CHILD_NUM 0
#define DT_N_S_soc_S_dmamux_58025800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dmamux_58025800_HASH pg_1B26nWuXjkKWIFyRWCHAy6Gu9COK4z_cOdOQhvVs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dmamux_58025800_ORD 146
#define DT_N_S_soc_S_dmamux_58025800_ORD_STR_SORTABLE 00146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dmamux_58025800_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dmamux_58025800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dmamux_58025800_EXISTS 1
#define DT_N_INST_1_st_stm32_dmamux DT_N_S_soc_S_dmamux_58025800
#define DT_N_NODELABEL_dmamux2      DT_N_S_soc_S_dmamux_58025800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dmamux_58025800_REG_NUM 1
#define DT_N_S_soc_S_dmamux_58025800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_REG_IDX_0_VAL_ADDRESS 1476548608
#define DT_N_S_soc_S_dmamux_58025800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_dmamux_58025800_RANGES_NUM 0
#define DT_N_S_soc_S_dmamux_58025800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dmamux_58025800_IRQ_NUM 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_VAL_irq 128
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dmamux_58025800_IRQ_LEVEL 1
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_MATCHES_st_stm32_dmamux 1
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_COMPAT_MODEL_IDX_0 "stm32-dmamux"
#define DT_N_S_soc_S_dmamux_58025800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dmamux_58025800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dmamux_58025800_P_reg {1476548608, 1024}
#define DT_N_S_soc_S_dmamux_58025800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_reg_IDX_0 1476548608
#define DT_N_S_soc_S_dmamux_58025800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dmamux_58025800_P_reg_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_dma_channels 8
#define DT_N_S_soc_S_dmamux_58025800_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_dma_generators 8
#define DT_N_S_soc_S_dmamux_58025800_P_dma_generators_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_dma_requests 107
#define DT_N_S_soc_S_dmamux_58025800_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_status "disabled"
#define DT_N_S_soc_S_dmamux_58025800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dmamux_58025800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dmamux_58025800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dmamux_58025800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dmamux_58025800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_dmamux_58025800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_58025800, status, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_58025800, status, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_58025800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_58025800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_status_LEN 1
#define DT_N_S_soc_S_dmamux_58025800_P_status_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_compatible {"st,stm32-dmamux"}
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0 "st,stm32-dmamux"
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dmamux
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0_STRING_TOKEN st_stm32_dmamux
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DMAMUX
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_58025800, compatible, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_58025800, compatible, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_58025800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_58025800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_LEN 1
#define DT_N_S_soc_S_dmamux_58025800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts {128, 0}
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_IDX_0 128
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dmamux_58025800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_58025800, clocks, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_58025800, clocks, 0)
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_58025800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_58025800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_LEN 1
#define DT_N_S_soc_S_dmamux_58025800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dmamux_58025800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_wakeup_source 0
#define DT_N_S_soc_S_dmamux_58025800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dmamux_58025800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dmamux_58025800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dmamux@40020800
 *
 * Node identifier: DT_N_S_soc_S_dmamux_40020800
 *
 * Binding (compatible = st,stm32-dmamux):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dmamux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dmamux_40020800_PATH "/soc/dmamux@40020800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dmamux_40020800_FULL_NAME "dmamux@40020800"
#define DT_N_S_soc_S_dmamux_40020800_FULL_NAME_UNQUOTED dmamux@40020800
#define DT_N_S_soc_S_dmamux_40020800_FULL_NAME_TOKEN dmamux_40020800
#define DT_N_S_soc_S_dmamux_40020800_FULL_NAME_UPPER_TOKEN DMAMUX_40020800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dmamux_40020800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dmamux_40020800_CHILD_IDX 56

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dmamux_40020800_NODELABEL_NUM 1
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_NODELABEL(fn) fn(dmamux1)
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_NODELABEL_VARGS(fn, ...) fn(dmamux1, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dmamux_40020800_CHILD_NUM 0
#define DT_N_S_soc_S_dmamux_40020800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dmamux_40020800_HASH jGulMrGrDMjffC0jOcX9YAYtoaIaoNYHlAm2EvPJs_w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dmamux_40020800_ORD 147
#define DT_N_S_soc_S_dmamux_40020800_ORD_STR_SORTABLE 00147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dmamux_40020800_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dmamux_40020800_SUPPORTS_ORDS \
	148, \
	149, \
	150,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dmamux_40020800_EXISTS 1
#define DT_N_INST_0_st_stm32_dmamux DT_N_S_soc_S_dmamux_40020800
#define DT_N_NODELABEL_dmamux1      DT_N_S_soc_S_dmamux_40020800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dmamux_40020800_REG_NUM 1
#define DT_N_S_soc_S_dmamux_40020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_REG_IDX_0_VAL_ADDRESS 1073874944
#define DT_N_S_soc_S_dmamux_40020800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_dmamux_40020800_RANGES_NUM 0
#define DT_N_S_soc_S_dmamux_40020800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dmamux_40020800_IRQ_NUM 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_VAL_irq 102
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dmamux_40020800_IRQ_LEVEL 1
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_MATCHES_st_stm32_dmamux 1
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_COMPAT_MODEL_IDX_0 "stm32-dmamux"
#define DT_N_S_soc_S_dmamux_40020800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dmamux_40020800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dmamux_40020800_P_reg {1073874944, 1024}
#define DT_N_S_soc_S_dmamux_40020800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_reg_IDX_0 1073874944
#define DT_N_S_soc_S_dmamux_40020800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dmamux_40020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_dma_channels 16
#define DT_N_S_soc_S_dmamux_40020800_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_dma_generators 8
#define DT_N_S_soc_S_dmamux_40020800_P_dma_generators_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_dma_requests 107
#define DT_N_S_soc_S_dmamux_40020800_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_status "okay"
#define DT_N_S_soc_S_dmamux_40020800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dmamux_40020800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dmamux_40020800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dmamux_40020800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dmamux_40020800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dmamux_40020800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_40020800, status, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_40020800, status, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_40020800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_40020800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_status_LEN 1
#define DT_N_S_soc_S_dmamux_40020800_P_status_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_compatible {"st,stm32-dmamux"}
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0 "st,stm32-dmamux"
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dmamux
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0_STRING_TOKEN st_stm32_dmamux
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DMAMUX
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_40020800, compatible, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_40020800, compatible, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_40020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_40020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_LEN 1
#define DT_N_S_soc_S_dmamux_40020800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts {102, 0}
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_IDX_0 102
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dmamux_40020800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dmamux_40020800, clocks, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dmamux_40020800, clocks, 0)
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dmamux_40020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dmamux_40020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_LEN 1
#define DT_N_S_soc_S_dmamux_40020800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dmamux_40020800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_wakeup_source 0
#define DT_N_S_soc_S_dmamux_40020800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dmamux_40020800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dmamux_40020800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2s@40003800
 *
 * Node identifier: DT_N_S_soc_S_i2s_40003800
 *
 * Binding (compatible = st,stm32h7-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/st,stm32h7-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2s_40003800_PATH "/soc/i2s@40003800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2s_40003800_FULL_NAME "i2s@40003800"
#define DT_N_S_soc_S_i2s_40003800_FULL_NAME_UNQUOTED i2s@40003800
#define DT_N_S_soc_S_i2s_40003800_FULL_NAME_TOKEN i2s_40003800
#define DT_N_S_soc_S_i2s_40003800_FULL_NAME_UPPER_TOKEN I2S_40003800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_40003800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2s_40003800_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2s_40003800_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2s_40003800_FOREACH_NODELABEL(fn) fn(i2s2)
#define DT_N_S_soc_S_i2s_40003800_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2s2, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2s_40003800_CHILD_NUM 0
#define DT_N_S_soc_S_i2s_40003800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2s_40003800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2s_40003800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_40003800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_40003800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2s_40003800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2s_40003800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_40003800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_40003800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2s_40003800_HASH cv1l7gk621LLT8KlSAOD4ESjUxFIqs_KOzY0gVU3ofE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2s_40003800_ORD 148
#define DT_N_S_soc_S_i2s_40003800_ORD_STR_SORTABLE 00148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2s_40003800_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	147,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2s_40003800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2s_40003800_EXISTS 1
#define DT_N_INST_1_st_stm32h7_i2s DT_N_S_soc_S_i2s_40003800
#define DT_N_INST_1_st_stm32_i2s   DT_N_S_soc_S_i2s_40003800
#define DT_N_NODELABEL_i2s2        DT_N_S_soc_S_i2s_40003800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2s_40003800_REG_NUM 1
#define DT_N_S_soc_S_i2s_40003800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_REG_IDX_0_VAL_ADDRESS 1073756160
#define DT_N_S_soc_S_i2s_40003800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_i2s_40003800_RANGES_NUM 0
#define DT_N_S_soc_S_i2s_40003800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2s_40003800_IRQ_NUM 1
#define DT_N_S_soc_S_i2s_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_i2s_40003800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2s_40003800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2s_40003800_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2s_40003800_COMPAT_MATCHES_st_stm32h7_i2s 1
#define DT_N_S_soc_S_i2s_40003800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2s_40003800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_COMPAT_MODEL_IDX_0 "stm32h7-i2s"
#define DT_N_S_soc_S_i2s_40003800_COMPAT_MATCHES_st_stm32_i2s 1
#define DT_N_S_soc_S_i2s_40003800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_i2s_40003800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_COMPAT_MODEL_IDX_1 "stm32-i2s"
#define DT_N_S_soc_S_i2s_40003800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2s_40003800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2s_40003800_P_reg {1073756160, 1024}
#define DT_N_S_soc_S_i2s_40003800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_reg_IDX_0 1073756160
#define DT_N_S_soc_S_i2s_40003800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2s_40003800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_interrupts {36, 0}
#define DT_N_S_soc_S_i2s_40003800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_i2s_40003800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2s_40003800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_channel 0
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_slot 40
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_channel_config 132160
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_NAME "tx"
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_tx_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_tx_VAL_slot DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_slot
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_tx_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_tx_VAL_channel_config DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_0_VAL_channel_config
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_tx_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_channel 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_slot 39
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_channel_config 132224
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_NAME "rx"
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_rx_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_rx_VAL_slot DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_slot
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_rx_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_rx_VAL_channel_config DT_N_S_soc_S_i2s_40003800_P_dmas_IDX_1_VAL_channel_config
#define DT_N_S_soc_S_i2s_40003800_P_dmas_NAME_rx_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003800, dmas, 0) \
	fn(DT_N_S_soc_S_i2s_40003800, dmas, 1)
#define DT_N_S_soc_S_i2s_40003800_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003800, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003800, dmas, 1)
#define DT_N_S_soc_S_i2s_40003800_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003800, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40003800, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003800, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003800, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_dmas_LEN 2
#define DT_N_S_soc_S_i2s_40003800_P_dmas_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dma_names {"tx", "rx"}
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_0 "tx"
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_1 "rx"
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_1_STRING_UNQUOTED rx
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_1_STRING_TOKEN rx
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003800, dma_names, 0) \
	fn(DT_N_S_soc_S_i2s_40003800, dma_names, 1)
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003800, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003800, dma_names, 1)
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003800, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40003800, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003800, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003800, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_LEN 2
#define DT_N_S_soc_S_i2s_40003800_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_mck_enabled 0
#define DT_N_S_soc_S_i2s_40003800_P_mck_enabled_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_status "disabled"
#define DT_N_S_soc_S_i2s_40003800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2s_40003800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2s_40003800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2s_40003800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2s_40003800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2s_40003800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003800, status, 0)
#define DT_N_S_soc_S_i2s_40003800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003800, status, 0)
#define DT_N_S_soc_S_i2s_40003800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_status_LEN 1
#define DT_N_S_soc_S_i2s_40003800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_compatible {"st,stm32h7-i2s", "st,stm32-i2s"}
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_0 "st,stm32h7-i2s"
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-i2s
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_i2s
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_I2S
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_1 "st,stm32-i2s"
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-i2s
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_1_STRING_TOKEN st_stm32_i2s
#define DT_N_S_soc_S_i2s_40003800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_I2S
#define DT_N_S_soc_S_i2s_40003800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003800, compatible, 0) \
	fn(DT_N_S_soc_S_i2s_40003800, compatible, 1)
#define DT_N_S_soc_S_i2s_40003800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003800, compatible, 1)
#define DT_N_S_soc_S_i2s_40003800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40003800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_compatible_LEN 2
#define DT_N_S_soc_S_i2s_40003800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_i2s_40003800_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003800, clocks, 0) \
	fn(DT_N_S_soc_S_i2s_40003800, clocks, 1)
#define DT_N_S_soc_S_i2s_40003800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003800, clocks, 1)
#define DT_N_S_soc_S_i2s_40003800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40003800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003800_P_clocks_LEN 2
#define DT_N_S_soc_S_i2s_40003800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2s_40003800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_wakeup_source 0
#define DT_N_S_soc_S_i2s_40003800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2s_40003800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2s_40003800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2s@40003c00
 *
 * Node identifier: DT_N_S_soc_S_i2s_40003c00
 *
 * Binding (compatible = st,stm32h7-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/st,stm32h7-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2s_40003c00_PATH "/soc/i2s@40003c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2s_40003c00_FULL_NAME "i2s@40003c00"
#define DT_N_S_soc_S_i2s_40003c00_FULL_NAME_UNQUOTED i2s@40003c00
#define DT_N_S_soc_S_i2s_40003c00_FULL_NAME_TOKEN i2s_40003c00
#define DT_N_S_soc_S_i2s_40003c00_FULL_NAME_UPPER_TOKEN I2S_40003C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_40003c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2s_40003c00_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2s_40003c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_NODELABEL(fn) fn(i2s3)
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2s3, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2s_40003c00_CHILD_NUM 0
#define DT_N_S_soc_S_i2s_40003c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2s_40003c00_HASH cqu_NshQmISUpdQ_NZoLP2K_y7VkySXvopc7dRz2dUs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2s_40003c00_ORD 149
#define DT_N_S_soc_S_i2s_40003c00_ORD_STR_SORTABLE 00149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2s_40003c00_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	147,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2s_40003c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2s_40003c00_EXISTS 1
#define DT_N_INST_2_st_stm32h7_i2s DT_N_S_soc_S_i2s_40003c00
#define DT_N_INST_2_st_stm32_i2s   DT_N_S_soc_S_i2s_40003c00
#define DT_N_NODELABEL_i2s3        DT_N_S_soc_S_i2s_40003c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2s_40003c00_REG_NUM 1
#define DT_N_S_soc_S_i2s_40003c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_REG_IDX_0_VAL_ADDRESS 1073757184
#define DT_N_S_soc_S_i2s_40003c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_i2s_40003c00_RANGES_NUM 0
#define DT_N_S_soc_S_i2s_40003c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2s_40003c00_IRQ_NUM 1
#define DT_N_S_soc_S_i2s_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_i2s_40003c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2s_40003c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2s_40003c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_MATCHES_st_stm32h7_i2s 1
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_MODEL_IDX_0 "stm32h7-i2s"
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_MATCHES_st_stm32_i2s 1
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_COMPAT_MODEL_IDX_1 "stm32-i2s"
#define DT_N_S_soc_S_i2s_40003c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2s_40003c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2s_40003c00_P_reg {1073757184, 1024}
#define DT_N_S_soc_S_i2s_40003c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_reg_IDX_0 1073757184
#define DT_N_S_soc_S_i2s_40003c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2s_40003c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_interrupts {51, 0}
#define DT_N_S_soc_S_i2s_40003c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_i2s_40003c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2s_40003c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_channel 0
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_slot 62
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_channel_config 132160
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_NAME "tx"
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_tx_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_tx_VAL_slot DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_slot
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_tx_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_tx_VAL_channel_config DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_0_VAL_channel_config
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_tx_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_channel 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_slot 61
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_channel_config 132224
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_NAME "rx"
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_rx_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_rx_VAL_slot DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_slot
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_rx_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_rx_VAL_channel_config DT_N_S_soc_S_i2s_40003c00_P_dmas_IDX_1_VAL_channel_config
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_NAME_rx_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003c00, dmas, 0) \
	fn(DT_N_S_soc_S_i2s_40003c00, dmas, 1)
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003c00, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003c00, dmas, 1)
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003c00, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40003c00, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003c00, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003c00, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_LEN 2
#define DT_N_S_soc_S_i2s_40003c00_P_dmas_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names {"tx", "rx"}
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_0 "tx"
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_1 "rx"
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_1_STRING_UNQUOTED rx
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_1_STRING_TOKEN rx
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003c00, dma_names, 0) \
	fn(DT_N_S_soc_S_i2s_40003c00, dma_names, 1)
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003c00, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003c00, dma_names, 1)
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003c00, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40003c00, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003c00, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003c00, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_LEN 2
#define DT_N_S_soc_S_i2s_40003c00_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_mck_enabled 0
#define DT_N_S_soc_S_i2s_40003c00_P_mck_enabled_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_status "disabled"
#define DT_N_S_soc_S_i2s_40003c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2s_40003c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2s_40003c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2s_40003c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2s_40003c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2s_40003c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003c00, status, 0)
#define DT_N_S_soc_S_i2s_40003c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003c00, status, 0)
#define DT_N_S_soc_S_i2s_40003c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_status_LEN 1
#define DT_N_S_soc_S_i2s_40003c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_compatible {"st,stm32h7-i2s", "st,stm32-i2s"}
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_0 "st,stm32h7-i2s"
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-i2s
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_i2s
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_I2S
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_1 "st,stm32-i2s"
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-i2s
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_1_STRING_TOKEN st_stm32_i2s
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_I2S
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003c00, compatible, 0) \
	fn(DT_N_S_soc_S_i2s_40003c00, compatible, 1)
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003c00, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003c00, compatible, 1)
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003c00, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40003c00, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003c00, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003c00, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_LEN 2
#define DT_N_S_soc_S_i2s_40003c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40003c00, clocks, 0) \
	fn(DT_N_S_soc_S_i2s_40003c00, clocks, 1)
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40003c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003c00, clocks, 1)
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40003c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40003c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40003c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40003c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_LEN 2
#define DT_N_S_soc_S_i2s_40003c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2s_40003c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_wakeup_source 0
#define DT_N_S_soc_S_i2s_40003c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2s_40003c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2s_40003c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2s@40013000
 *
 * Node identifier: DT_N_S_soc_S_i2s_40013000
 *
 * Binding (compatible = st,stm32h7-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/st,stm32h7-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2s_40013000_PATH "/soc/i2s@40013000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2s_40013000_FULL_NAME "i2s@40013000"
#define DT_N_S_soc_S_i2s_40013000_FULL_NAME_UNQUOTED i2s@40013000
#define DT_N_S_soc_S_i2s_40013000_FULL_NAME_TOKEN i2s_40013000
#define DT_N_S_soc_S_i2s_40013000_FULL_NAME_UPPER_TOKEN I2S_40013000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_40013000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2s_40013000_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2s_40013000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2s_40013000_FOREACH_NODELABEL(fn) fn(i2s1)
#define DT_N_S_soc_S_i2s_40013000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2s1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2s_40013000_CHILD_NUM 0
#define DT_N_S_soc_S_i2s_40013000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2s_40013000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2s_40013000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_40013000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_40013000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2s_40013000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2s_40013000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2s_40013000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2s_40013000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2s_40013000_HASH AR40g4B08gpzWiZgw_CMbPN4L_FZHfvTMNyO8ZIF16c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2s_40013000_ORD 150
#define DT_N_S_soc_S_i2s_40013000_ORD_STR_SORTABLE 00150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2s_40013000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	147,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2s_40013000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2s_40013000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_i2s DT_N_S_soc_S_i2s_40013000
#define DT_N_INST_0_st_stm32_i2s   DT_N_S_soc_S_i2s_40013000
#define DT_N_NODELABEL_i2s1        DT_N_S_soc_S_i2s_40013000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2s_40013000_REG_NUM 1
#define DT_N_S_soc_S_i2s_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_REG_IDX_0_VAL_ADDRESS 1073819648
#define DT_N_S_soc_S_i2s_40013000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_i2s_40013000_RANGES_NUM 0
#define DT_N_S_soc_S_i2s_40013000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2s_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_i2s_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_i2s_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_i2s_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2s_40013000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2s_40013000_COMPAT_MATCHES_st_stm32h7_i2s 1
#define DT_N_S_soc_S_i2s_40013000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2s_40013000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_COMPAT_MODEL_IDX_0 "stm32h7-i2s"
#define DT_N_S_soc_S_i2s_40013000_COMPAT_MATCHES_st_stm32_i2s 1
#define DT_N_S_soc_S_i2s_40013000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_i2s_40013000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_COMPAT_MODEL_IDX_1 "stm32-i2s"
#define DT_N_S_soc_S_i2s_40013000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2s_40013000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2s_40013000_P_reg {1073819648, 1024}
#define DT_N_S_soc_S_i2s_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_i2s_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2s_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_interrupts {35, 3}
#define DT_N_S_soc_S_i2s_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_i2s_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_i2s_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_channel 0
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_slot 38
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_channel_config 132160
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_NAME "tx"
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_tx_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_tx_VAL_slot DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_slot
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_tx_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_tx_VAL_channel_config DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_0_VAL_channel_config
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_tx_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_channel 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_slot 37
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_channel_config 132224
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_NAME "rx"
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_rx_PH DT_N_S_soc_S_dmamux_40020800
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_rx_VAL_slot DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_slot
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_rx_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_rx_VAL_channel_config DT_N_S_soc_S_i2s_40013000_P_dmas_IDX_1_VAL_channel_config
#define DT_N_S_soc_S_i2s_40013000_P_dmas_NAME_rx_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40013000, dmas, 0) \
	fn(DT_N_S_soc_S_i2s_40013000, dmas, 1)
#define DT_N_S_soc_S_i2s_40013000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40013000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40013000, dmas, 1)
#define DT_N_S_soc_S_i2s_40013000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40013000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40013000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40013000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40013000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_dmas_LEN 2
#define DT_N_S_soc_S_i2s_40013000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dma_names {"tx", "rx"}
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_0 "tx"
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_1 "rx"
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_1_STRING_UNQUOTED rx
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_1_STRING_TOKEN rx
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40013000, dma_names, 0) \
	fn(DT_N_S_soc_S_i2s_40013000, dma_names, 1)
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40013000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40013000, dma_names, 1)
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40013000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40013000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40013000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40013000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_LEN 2
#define DT_N_S_soc_S_i2s_40013000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_mck_enabled 0
#define DT_N_S_soc_S_i2s_40013000_P_mck_enabled_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_status "disabled"
#define DT_N_S_soc_S_i2s_40013000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2s_40013000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2s_40013000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2s_40013000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2s_40013000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2s_40013000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40013000, status, 0)
#define DT_N_S_soc_S_i2s_40013000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40013000, status, 0)
#define DT_N_S_soc_S_i2s_40013000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_status_LEN 1
#define DT_N_S_soc_S_i2s_40013000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_compatible {"st,stm32h7-i2s", "st,stm32-i2s"}
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_0 "st,stm32h7-i2s"
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-i2s
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_i2s
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_I2S
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_1 "st,stm32-i2s"
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-i2s
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_1_STRING_TOKEN st_stm32_i2s
#define DT_N_S_soc_S_i2s_40013000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_I2S
#define DT_N_S_soc_S_i2s_40013000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40013000, compatible, 0) \
	fn(DT_N_S_soc_S_i2s_40013000, compatible, 1)
#define DT_N_S_soc_S_i2s_40013000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40013000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40013000, compatible, 1)
#define DT_N_S_soc_S_i2s_40013000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40013000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40013000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40013000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40013000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_compatible_LEN 2
#define DT_N_S_soc_S_i2s_40013000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_i2s_40013000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2s_40013000, clocks, 0) \
	fn(DT_N_S_soc_S_i2s_40013000, clocks, 1)
#define DT_N_S_soc_S_i2s_40013000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2s_40013000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40013000, clocks, 1)
#define DT_N_S_soc_S_i2s_40013000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2s_40013000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2s_40013000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2s_40013000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2s_40013000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2s_40013000_P_clocks_LEN 2
#define DT_N_S_soc_S_i2s_40013000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2s_40013000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_wakeup_source 0
#define DT_N_S_soc_S_i2s_40013000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2s_40013000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2s_40013000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@58000000
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_58000000
 *
 * Binding (compatible = st,stm32-exti):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/st,stm32-exti.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_58000000_PATH "/soc/interrupt-controller@58000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_58000000_FULL_NAME "interrupt-controller@58000000"
#define DT_N_S_soc_S_interrupt_controller_58000000_FULL_NAME_UNQUOTED interrupt-controller@58000000
#define DT_N_S_soc_S_interrupt_controller_58000000_FULL_NAME_TOKEN interrupt_controller_58000000
#define DT_N_S_soc_S_interrupt_controller_58000000_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_58000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_58000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_58000000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_58000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_NODELABEL(fn) fn(exti)
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(exti, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_58000000_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_58000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_58000000_HASH uKGVm3rbaNzVd0m0zI0AR1_ddgP1_VnC7GQGtMH0Ldw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_58000000_ORD 151
#define DT_N_S_soc_S_interrupt_controller_58000000_ORD_STR_SORTABLE 00151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_58000000_REQUIRES_ORDS \
	4, \
	5,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_58000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_58000000_EXISTS 1
#define DT_N_INST_0_st_stm32_exti DT_N_S_soc_S_interrupt_controller_58000000
#define DT_N_NODELABEL_exti       DT_N_S_soc_S_interrupt_controller_58000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_58000000_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_58000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_REG_IDX_0_VAL_ADDRESS 1476395008
#define DT_N_S_soc_S_interrupt_controller_58000000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_interrupt_controller_58000000_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_58000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NUM 7
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_irq 7
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_irq 8
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_irq 9
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_irq 10
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_irq 23
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_irq 40
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_LEVEL 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line0_CONTROLLER DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line1_CONTROLLER DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line2_CONTROLLER DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line3_CONTROLLER DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line4_CONTROLLER DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_4_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line5_9_CONTROLLER DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_5_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_VAL_irq DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_VAL_priority DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_IRQ_NAME_line10_15_CONTROLLER DT_N_S_soc_S_interrupt_controller_58000000_IRQ_IDX_6_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_MATCHES_st_stm32_exti 1
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_COMPAT_MODEL_IDX_0 "stm32-exti"
#define DT_N_S_soc_S_interrupt_controller_58000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_58000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg {1476395008, 1024}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_IDX_0 1476395008
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_interrupt_controller_58000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts {6, 0, 7, 0, 8, 0, 9, 0, 10, 0, 23, 0, 40, 0}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_2 7
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_4 8
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_6 9
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_8 10
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_10 23
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_12 40
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names {"line0", "line1", "line2", "line3", "line4", "line5-9", "line10-15"}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0 "line0"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0_STRING_UNQUOTED line0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0_STRING_TOKEN line0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LINE0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1 "line1"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1_STRING_UNQUOTED line1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1_STRING_TOKEN line1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN LINE1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2 "line2"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2_STRING_UNQUOTED line2
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2_STRING_TOKEN line2
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN LINE2
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3 "line3"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3_STRING_UNQUOTED line3
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3_STRING_TOKEN line3
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN LINE3
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4 "line4"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4_STRING_UNQUOTED line4
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4_STRING_TOKEN line4
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_4_STRING_UPPER_TOKEN LINE4
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5 "line5-9"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5_STRING_UNQUOTED line5-9
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5_STRING_TOKEN line5_9
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_5_STRING_UPPER_TOKEN LINE5_9
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6 "line10-15"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6_STRING_UNQUOTED line10-15
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6_STRING_TOKEN line10_15
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_IDX_6_STRING_UPPER_TOKEN LINE10_15
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 3) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 4) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 5) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 6)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 6)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, interrupt_names, 6, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_LEN 7
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_num_lines 16
#define DT_N_S_soc_S_interrupt_controller_58000000_P_num_lines_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges {0, 1, 1, 1, 2, 1, 3, 1, 4, 1, 5, 5, 10, 6}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_0 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_1 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_2 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_3 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_4 2
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_5 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_6 3
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_7 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_8 4
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_9 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_10 5
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_11 5
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_12 10
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_IDX_13 6
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 1) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 2) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 3) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 4) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 5) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 6) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 7) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 8) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 9) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 10) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 11) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 12) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 13)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 13)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 13, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_58000000, line_ranges, 13, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_LEN 14
#define DT_N_S_soc_S_interrupt_controller_58000000_P_line_ranges_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible {"st,stm32-exti"}
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0 "st,stm32-exti"
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-exti
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_exti
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_EXTI
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_58000000, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_58000000, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_58000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_58000000_P_interrupt_controller_EXISTS 1

/*
 * Devicetree node: /soc/mailbox@58026400
 *
 * Node identifier: DT_N_S_soc_S_mailbox_58026400
 *
 * Binding (compatible = st,stm32-hsem-mailbox):
 *   $ZEPHYR_BASE/dts/bindings/ipm/st,stm32-hsem-mailbox.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mailbox_58026400_PATH "/soc/mailbox@58026400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mailbox_58026400_FULL_NAME "mailbox@58026400"
#define DT_N_S_soc_S_mailbox_58026400_FULL_NAME_UNQUOTED mailbox@58026400
#define DT_N_S_soc_S_mailbox_58026400_FULL_NAME_TOKEN mailbox_58026400
#define DT_N_S_soc_S_mailbox_58026400_FULL_NAME_UPPER_TOKEN MAILBOX_58026400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mailbox_58026400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mailbox_58026400_CHILD_IDX 66

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mailbox_58026400_NODELABEL_NUM 1
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_NODELABEL(fn) fn(mailbox)
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_NODELABEL_VARGS(fn, ...) fn(mailbox, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mailbox_58026400_CHILD_NUM 0
#define DT_N_S_soc_S_mailbox_58026400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mailbox_58026400_HASH EEDMy4UODFDtNiLV6t2seBZKwHkM1Q95e5cssXQ3UK8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mailbox_58026400_ORD 152
#define DT_N_S_soc_S_mailbox_58026400_ORD_STR_SORTABLE 00152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mailbox_58026400_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mailbox_58026400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mailbox_58026400_EXISTS 1
#define DT_N_INST_0_st_stm32_hsem_mailbox DT_N_S_soc_S_mailbox_58026400
#define DT_N_INST_0_st_mbox_stm32_hsem    DT_N_S_soc_S_mailbox_58026400
#define DT_N_NODELABEL_mailbox            DT_N_S_soc_S_mailbox_58026400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mailbox_58026400_REG_NUM 1
#define DT_N_S_soc_S_mailbox_58026400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_REG_IDX_0_VAL_ADDRESS 1476551680
#define DT_N_S_soc_S_mailbox_58026400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_mailbox_58026400_RANGES_NUM 0
#define DT_N_S_soc_S_mailbox_58026400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mailbox_58026400_IRQ_NUM 1
#define DT_N_S_soc_S_mailbox_58026400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_IRQ_IDX_0_VAL_irq 125
#define DT_N_S_soc_S_mailbox_58026400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_mailbox_58026400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_mailbox_58026400_IRQ_LEVEL 1
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_MATCHES_st_stm32_hsem_mailbox 1
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_MODEL_IDX_0 "stm32-hsem-mailbox"
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_MATCHES_st_mbox_stm32_hsem 1
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_COMPAT_MODEL_IDX_1 "mbox-stm32-hsem"
#define DT_N_S_soc_S_mailbox_58026400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mailbox_58026400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_IDX_0_VAL_bits 33554432
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mailbox_58026400, clocks, 0)
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mailbox_58026400, clocks, 0)
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mailbox_58026400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mailbox_58026400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_LEN 1
#define DT_N_S_soc_S_mailbox_58026400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_interrupts {125, 0}
#define DT_N_S_soc_S_mailbox_58026400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_interrupts_IDX_0 125
#define DT_N_S_soc_S_mailbox_58026400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_mailbox_58026400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_status "okay"
#define DT_N_S_soc_S_mailbox_58026400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mailbox_58026400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mailbox_58026400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mailbox_58026400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mailbox_58026400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_mailbox_58026400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mailbox_58026400, status, 0)
#define DT_N_S_soc_S_mailbox_58026400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mailbox_58026400, status, 0)
#define DT_N_S_soc_S_mailbox_58026400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mailbox_58026400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_58026400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mailbox_58026400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_58026400_P_status_LEN 1
#define DT_N_S_soc_S_mailbox_58026400_P_status_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_compatible {"st,stm32-hsem-mailbox", "st,mbox-stm32-hsem"}
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_0 "st,stm32-hsem-mailbox"
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-hsem-mailbox
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_0_STRING_TOKEN st_stm32_hsem_mailbox
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_HSEM_MAILBOX
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_1 "st,mbox-stm32-hsem"
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_1_STRING_UNQUOTED st,mbox-stm32-hsem
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_1_STRING_TOKEN st_mbox_stm32_hsem
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_MBOX_STM32_HSEM
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mailbox_58026400, compatible, 0) \
	fn(DT_N_S_soc_S_mailbox_58026400, compatible, 1)
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mailbox_58026400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mailbox_58026400, compatible, 1)
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mailbox_58026400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mailbox_58026400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mailbox_58026400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mailbox_58026400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_LEN 2
#define DT_N_S_soc_S_mailbox_58026400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_reg {1476551680, 1024}
#define DT_N_S_soc_S_mailbox_58026400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_reg_IDX_0 1476551680
#define DT_N_S_soc_S_mailbox_58026400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_mailbox_58026400_P_reg_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mailbox_58026400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_wakeup_source 0
#define DT_N_S_soc_S_mailbox_58026400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mailbox_58026400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mailbox_58026400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@38800000
 *
 * Node identifier: DT_N_S_soc_S_memory_38800000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_38800000_PATH "/soc/memory@38800000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_38800000_FULL_NAME "memory@38800000"
#define DT_N_S_soc_S_memory_38800000_FULL_NAME_UNQUOTED memory@38800000
#define DT_N_S_soc_S_memory_38800000_FULL_NAME_TOKEN memory_38800000
#define DT_N_S_soc_S_memory_38800000_FULL_NAME_UPPER_TOKEN MEMORY_38800000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_38800000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_38800000_CHILD_IDX 63

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_38800000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_38800000_FOREACH_NODELABEL(fn) fn(backup_sram)
#define DT_N_S_soc_S_memory_38800000_FOREACH_NODELABEL_VARGS(fn, ...) fn(backup_sram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_38800000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_38800000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_38800000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_38800000_HASH 7ck7jfzNr5JUKTE_fCwfei7NH6M14LTAgkyNzLdnGfI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_38800000_ORD 153
#define DT_N_S_soc_S_memory_38800000_ORD_STR_SORTABLE 00153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_38800000_REQUIRES_ORDS \
	4, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_38800000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_38800000_EXISTS 1
#define DT_N_INST_6_zephyr_memory_region DT_N_S_soc_S_memory_38800000
#define DT_N_INST_0_st_stm32_backup_sram DT_N_S_soc_S_memory_38800000
#define DT_N_NODELABEL_backup_sram       DT_N_S_soc_S_memory_38800000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_38800000_REG_NUM 1
#define DT_N_S_soc_S_memory_38800000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_REG_IDX_0_VAL_ADDRESS 947912704
#define DT_N_S_soc_S_memory_38800000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_memory_38800000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_38800000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_38800000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_38800000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_38800000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_memory_38800000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_memory_38800000_COMPAT_MATCHES_st_stm32_backup_sram 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_memory_38800000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_COMPAT_MODEL_IDX_1 "stm32-backup-sram"
#define DT_N_S_soc_S_memory_38800000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_38800000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region "BACKUP_SRAM"
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_STRING_UNQUOTED BACKUP_SRAM
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_STRING_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_STRING_UPPER_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_IDX_0 "BACKUP_SRAM"
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_38800000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_38800000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_38800000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_38800000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_memory_38800000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_status "disabled"
#define DT_N_S_soc_S_memory_38800000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_memory_38800000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_38800000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_38800000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_memory_38800000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_memory_38800000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_38800000, status, 0)
#define DT_N_S_soc_S_memory_38800000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_38800000, status, 0)
#define DT_N_S_soc_S_memory_38800000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_38800000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_38800000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_status_LEN 1
#define DT_N_S_soc_S_memory_38800000_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_compatible {"zephyr,memory-region", "st,stm32-backup-sram"}
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1 "st,stm32-backup-sram"
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-backup-sram
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1_STRING_TOKEN st_stm32_backup_sram
#define DT_N_S_soc_S_memory_38800000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_BACKUP_SRAM
#define DT_N_S_soc_S_memory_38800000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_38800000, compatible, 0) \
	fn(DT_N_S_soc_S_memory_38800000, compatible, 1)
#define DT_N_S_soc_S_memory_38800000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_38800000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_38800000, compatible, 1)
#define DT_N_S_soc_S_memory_38800000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_38800000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_38800000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_38800000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_38800000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_compatible_LEN 2
#define DT_N_S_soc_S_memory_38800000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_reg {947912704, 4096}
#define DT_N_S_soc_S_memory_38800000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_reg_IDX_0 947912704
#define DT_N_S_soc_S_memory_38800000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_memory_38800000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_VAL_bits 268435456
#define DT_N_S_soc_S_memory_38800000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_38800000, clocks, 0)
#define DT_N_S_soc_S_memory_38800000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_38800000, clocks, 0)
#define DT_N_S_soc_S_memory_38800000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_38800000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_38800000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_38800000_P_clocks_LEN 1
#define DT_N_S_soc_S_memory_38800000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_38800000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_38800000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_38800000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_38800000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rng@48021800
 *
 * Node identifier: DT_N_S_soc_S_rng_48021800
 *
 * Binding (compatible = st,stm32-rng):
 *   $ZEPHYR_BASE/dts/bindings/rng/st,stm32-rng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rng_48021800_PATH "/soc/rng@48021800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rng_48021800_FULL_NAME "rng@48021800"
#define DT_N_S_soc_S_rng_48021800_FULL_NAME_UNQUOTED rng@48021800
#define DT_N_S_soc_S_rng_48021800_FULL_NAME_TOKEN rng_48021800
#define DT_N_S_soc_S_rng_48021800_FULL_NAME_UPPER_TOKEN RNG_48021800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rng_48021800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rng_48021800_CHILD_IDX 58

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rng_48021800_NODELABEL_NUM 1
#define DT_N_S_soc_S_rng_48021800_FOREACH_NODELABEL(fn) fn(rng)
#define DT_N_S_soc_S_rng_48021800_FOREACH_NODELABEL_VARGS(fn, ...) fn(rng, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rng_48021800_CHILD_NUM 0
#define DT_N_S_soc_S_rng_48021800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rng_48021800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rng_48021800_HASH d6ka_Yk2ooJ3ol3sggiQatxqiRRZ8bDVPl803XX9V_c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rng_48021800_ORD 154
#define DT_N_S_soc_S_rng_48021800_ORD_STR_SORTABLE 00154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rng_48021800_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rng_48021800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rng_48021800_EXISTS 1
#define DT_N_INST_0_st_stm32_rng DT_N_S_soc_S_rng_48021800
#define DT_N_NODELABEL_rng       DT_N_S_soc_S_rng_48021800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rng_48021800_REG_NUM 1
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_VAL_ADDRESS 1208096768
#define DT_N_S_soc_S_rng_48021800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_rng_48021800_RANGES_NUM 0
#define DT_N_S_soc_S_rng_48021800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rng_48021800_IRQ_NUM 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_irq 80
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_rng_48021800_IRQ_LEVEL 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_MATCHES_st_stm32_rng 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rng_48021800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_COMPAT_MODEL_IDX_0 "stm32-rng"
#define DT_N_S_soc_S_rng_48021800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rng_48021800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rng_48021800_P_reg {1208096768, 1024}
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_0 1208096768
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rng_48021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bus 220
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_rng_48021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_48021800, clocks, 0)
#define DT_N_S_soc_S_rng_48021800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_48021800, clocks, 0)
#define DT_N_S_soc_S_rng_48021800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_48021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_48021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_clocks_LEN 1
#define DT_N_S_soc_S_rng_48021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_status "okay"
#define DT_N_S_soc_S_rng_48021800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_rng_48021800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_rng_48021800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_rng_48021800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_rng_48021800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_rng_48021800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_48021800, status, 0)
#define DT_N_S_soc_S_rng_48021800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_48021800, status, 0)
#define DT_N_S_soc_S_rng_48021800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_48021800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_48021800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_status_LEN 1
#define DT_N_S_soc_S_rng_48021800_P_status_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_compatible {"st,stm32-rng"}
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0 "st,stm32-rng"
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rng
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0_STRING_TOKEN st_stm32_rng
#define DT_N_S_soc_S_rng_48021800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RNG
#define DT_N_S_soc_S_rng_48021800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_48021800, compatible, 0)
#define DT_N_S_soc_S_rng_48021800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_48021800, compatible, 0)
#define DT_N_S_soc_S_rng_48021800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_48021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_48021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_48021800_P_compatible_LEN 1
#define DT_N_S_soc_S_rng_48021800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_interrupts {80, 0}
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_0 80
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rng_48021800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rng_48021800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_wakeup_source 0
#define DT_N_S_soc_S_rng_48021800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rng_48021800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rng_48021800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@48022400
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_48022400
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE/dts/bindings/mmc/st,stm32-sdmmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdmmc_48022400_PATH "/soc/sdmmc@48022400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdmmc_48022400_FULL_NAME "sdmmc@48022400"
#define DT_N_S_soc_S_sdmmc_48022400_FULL_NAME_UNQUOTED sdmmc@48022400
#define DT_N_S_soc_S_sdmmc_48022400_FULL_NAME_TOKEN sdmmc_48022400
#define DT_N_S_soc_S_sdmmc_48022400_FULL_NAME_UPPER_TOKEN SDMMC_48022400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_48022400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdmmc_48022400_CHILD_IDX 60

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sdmmc_48022400_NODELABEL_NUM 1
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_NODELABEL(fn) fn(sdmmc2)
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc2, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdmmc_48022400_CHILD_NUM 0
#define DT_N_S_soc_S_sdmmc_48022400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sdmmc_48022400_HASH FWnL4SsgC4pr3AW8TfPSyMj0yDgmJe1JK1TAHxSEFW4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_48022400_ORD 155
#define DT_N_S_soc_S_sdmmc_48022400_ORD_STR_SORTABLE 00155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_48022400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_48022400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_48022400_EXISTS 1
#define DT_N_INST_1_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_48022400
#define DT_N_NODELABEL_sdmmc2      DT_N_S_soc_S_sdmmc_48022400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdmmc_48022400_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_48022400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_REG_IDX_0_VAL_ADDRESS 1208099840
#define DT_N_S_soc_S_sdmmc_48022400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_sdmmc_48022400_RANGES_NUM 0
#define DT_N_S_soc_S_sdmmc_48022400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_NUM 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_VAL_irq 124
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sdmmc_48022400_IRQ_LEVEL 1
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_COMPAT_MODEL_IDX_0 "stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_48022400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdmmc_48022400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_VAL_bus 220
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_VAL_bits 12364
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 0) \
	fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 1)
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 1)
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_48022400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_LEN 2
#define DT_N_S_soc_S_sdmmc_48022400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_reg {1208099840, 1024}
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_IDX_0 1208099840
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_48022400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_IDX_0_VAL_id 4233
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_48022400, resets, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_48022400, resets, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_48022400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_48022400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_LEN 1
#define DT_N_S_soc_S_sdmmc_48022400_P_resets_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width 1
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_clk_div 0
#define DT_N_S_soc_S_sdmmc_48022400_P_clk_div_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_idma 0
#define DT_N_S_soc_S_sdmmc_48022400_P_idma_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_status "disabled"
#define DT_N_S_soc_S_sdmmc_48022400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sdmmc_48022400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_48022400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_48022400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sdmmc_48022400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sdmmc_48022400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_48022400, status, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_48022400, status, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_48022400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_48022400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_status_LEN 1
#define DT_N_S_soc_S_sdmmc_48022400_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-sdmmc
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0_STRING_TOKEN st_stm32_sdmmc
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SDMMC
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_48022400, compatible, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_48022400, compatible, 0)
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_48022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_48022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_48022400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts {124, 0}
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_IDX_0 124
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sdmmc_48022400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sdmmc_48022400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_wakeup_source 0
#define DT_N_S_soc_S_sdmmc_48022400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdmmc_48022400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdmmc_48022400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@52007000
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_52007000
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE/dts/bindings/mmc/st,stm32-sdmmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdmmc_52007000_PATH "/soc/sdmmc@52007000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdmmc_52007000_FULL_NAME "sdmmc@52007000"
#define DT_N_S_soc_S_sdmmc_52007000_FULL_NAME_UNQUOTED sdmmc@52007000
#define DT_N_S_soc_S_sdmmc_52007000_FULL_NAME_TOKEN sdmmc_52007000
#define DT_N_S_soc_S_sdmmc_52007000_FULL_NAME_UPPER_TOKEN SDMMC_52007000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_52007000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdmmc_52007000_CHILD_IDX 59

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sdmmc_52007000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_NODELABEL(fn) fn(sdmmc1)
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdmmc_52007000_CHILD_NUM 0
#define DT_N_S_soc_S_sdmmc_52007000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sdmmc_52007000_HASH HXN7xrSSBp_XQOyNK8_mK6qh2s7oq_z3h5ashoyXhJ4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_52007000_ORD 156
#define DT_N_S_soc_S_sdmmc_52007000_ORD_STR_SORTABLE 00156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_52007000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_52007000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_52007000_EXISTS 1
#define DT_N_INST_0_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_52007000
#define DT_N_NODELABEL_sdmmc1      DT_N_S_soc_S_sdmmc_52007000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdmmc_52007000_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_52007000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_REG_IDX_0_VAL_ADDRESS 1375760384
#define DT_N_S_soc_S_sdmmc_52007000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_sdmmc_52007000_RANGES_NUM 0
#define DT_N_S_soc_S_sdmmc_52007000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_NUM 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sdmmc_52007000_IRQ_LEVEL 1
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_COMPAT_MODEL_IDX_0 "stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_52007000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdmmc_52007000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_VAL_bits 12364
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 0) \
	fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 1)
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 1)
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_52007000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_LEN 2
#define DT_N_S_soc_S_sdmmc_52007000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_reg {1375760384, 1024}
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_IDX_0 1375760384
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_52007000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_IDX_0_VAL_id 3984
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, resets, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, resets, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_LEN 1
#define DT_N_S_soc_S_sdmmc_52007000_P_resets_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width 1
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_clk_div 0
#define DT_N_S_soc_S_sdmmc_52007000_P_clk_div_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_idma 0
#define DT_N_S_soc_S_sdmmc_52007000_P_idma_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_status "disabled"
#define DT_N_S_soc_S_sdmmc_52007000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sdmmc_52007000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_52007000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_52007000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sdmmc_52007000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sdmmc_52007000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, status, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, status, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_status_LEN 1
#define DT_N_S_soc_S_sdmmc_52007000_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-sdmmc
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0_STRING_TOKEN st_stm32_sdmmc
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SDMMC
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_52007000, compatible, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_52007000, compatible, 0)
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_52007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_52007000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_52007000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts {49, 0}
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sdmmc_52007000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sdmmc_52007000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_wakeup_source 0
#define DT_N_S_soc_S_sdmmc_52007000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdmmc_52007000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdmmc_52007000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004800
 *
 * Node identifier: DT_N_S_soc_S_serial_40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004800_PATH "/soc/serial@40004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004800_FULL_NAME "serial@40004800"
#define DT_N_S_soc_S_serial_40004800_FULL_NAME_UNQUOTED serial@40004800
#define DT_N_S_soc_S_serial_40004800_FULL_NAME_TOKEN serial_40004800
#define DT_N_S_soc_S_serial_40004800_FULL_NAME_UPPER_TOKEN SERIAL_40004800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004800_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40004800_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40004800_FOREACH_NODELABEL(fn) fn(usart3)
#define DT_N_S_soc_S_serial_40004800_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004800_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40004800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40004800_HASH zEiuovs75QHyumn1pL5rvTd5x6H1bdnak278L4bYuj0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004800_ORD 157
#define DT_N_S_soc_S_serial_40004800_ORD_STR_SORTABLE 00157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004800_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004800_EXISTS 1
#define DT_N_INST_3_st_stm32_usart DT_N_S_soc_S_serial_40004800
#define DT_N_INST_5_st_stm32_uart  DT_N_S_soc_S_serial_40004800
#define DT_N_NODELABEL_usart3      DT_N_S_soc_S_serial_40004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004800_REG_NUM 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_ADDRESS 1073760256
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_40004800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40004800_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40004800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004800_P_reg {1073760256, 1024}
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0 1073760256
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, clocks, 0)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, clocks, 0)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_VAL_id 4626
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, resets, 0)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, resets, 0)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts {39, 0}
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_data_bits 8
#define DT_N_S_soc_S_serial_40004800_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40004800_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_single_wire 0
#define DT_N_S_soc_S_serial_40004800_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004800_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_enable 0
#define DT_N_S_soc_S_serial_40004800_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004800_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004800_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_invert 0
#define DT_N_S_soc_S_serial_40004800_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40004800_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_parity "none"
#define DT_N_S_soc_S_serial_40004800_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40004800_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40004800_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40004800_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40004800_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40004800_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, parity, 0)
#define DT_N_S_soc_S_serial_40004800_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, parity, 0)
#define DT_N_S_soc_S_serial_40004800_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status "disabled"
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, status, 0)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, status, 0)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40004800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004800_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004800_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/serial@40005000
 *
 * Node identifier: DT_N_S_soc_S_serial_40005000
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40005000_PATH "/soc/serial@40005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40005000_FULL_NAME "serial@40005000"
#define DT_N_S_soc_S_serial_40005000_FULL_NAME_UNQUOTED serial@40005000
#define DT_N_S_soc_S_serial_40005000_FULL_NAME_TOKEN serial_40005000
#define DT_N_S_soc_S_serial_40005000_FULL_NAME_UPPER_TOKEN SERIAL_40005000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40005000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40005000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40005000_FOREACH_NODELABEL(fn) fn(uart5)
#define DT_N_S_soc_S_serial_40005000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40005000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40005000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40005000_HASH zMMX5P6gmfqIczU7IzsjM4mPclQdCNjtpO0LqCzLhTI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40005000_ORD 158
#define DT_N_S_soc_S_serial_40005000_ORD_STR_SORTABLE 00158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40005000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40005000_EXISTS 1
#define DT_N_INST_6_st_stm32_uart DT_N_S_soc_S_serial_40005000
#define DT_N_NODELABEL_uart5      DT_N_S_soc_S_serial_40005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40005000_REG_NUM 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_ADDRESS 1073762304
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_40005000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40005000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40005000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40005000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40005000_P_reg {1073762304, 1024}
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, clocks, 0)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, clocks, 0)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_VAL_id 4628
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, resets, 0)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, resets, 0)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts {53, 0}
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40005000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_data_bits 8
#define DT_N_S_soc_S_serial_40005000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40005000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_single_wire 0
#define DT_N_S_soc_S_serial_40005000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40005000_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_enable 0
#define DT_N_S_soc_S_serial_40005000_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40005000_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40005000_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_invert 0
#define DT_N_S_soc_S_serial_40005000_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40005000_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_parity "none"
#define DT_N_S_soc_S_serial_40005000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40005000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40005000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40005000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40005000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40005000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, parity, 0)
#define DT_N_S_soc_S_serial_40005000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, parity, 0)
#define DT_N_S_soc_S_serial_40005000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, status, 0)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, status, 0)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, compatible, 0)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, compatible, 0)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40005000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40005000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_tx_invert 0
#define DT_N_S_soc_S_serial_40005000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_rx_invert 0
#define DT_N_S_soc_S_serial_40005000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40007c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40007c00_PATH "/soc/serial@40007c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40007c00_FULL_NAME "serial@40007c00"
#define DT_N_S_soc_S_serial_40007c00_FULL_NAME_UNQUOTED serial@40007c00
#define DT_N_S_soc_S_serial_40007c00_FULL_NAME_TOKEN serial_40007c00
#define DT_N_S_soc_S_serial_40007c00_FULL_NAME_UPPER_TOKEN SERIAL_40007C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40007c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40007c00_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40007c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40007c00_FOREACH_NODELABEL(fn) fn(uart8)
#define DT_N_S_soc_S_serial_40007c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart8, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40007c00_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40007c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40007c00_HASH X_JkTKIJdI0eAWONgmNDDiIT_A1U0dqJMPoCmX7VfRo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007c00_ORD 159
#define DT_N_S_soc_S_serial_40007c00_ORD_STR_SORTABLE 00159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007c00_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007c00_EXISTS 1
#define DT_N_INST_7_st_stm32_uart DT_N_S_soc_S_serial_40007c00
#define DT_N_NODELABEL_uart8      DT_N_S_soc_S_serial_40007c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40007c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_VAL_ADDRESS 1073773568
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_40007c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40007c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40007c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_irq 83
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40007c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40007c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40007c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40007c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007c00_P_reg {1073773568, 1024}
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_0 1073773568
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40007c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bits 2147483648
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40007c00_P_resets_IDX_0_VAL_id 4639
#define DT_N_S_soc_S_serial_40007c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, resets, 0)
#define DT_N_S_soc_S_serial_40007c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, resets, 0)
#define DT_N_S_soc_S_serial_40007c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts {83, 0}
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_0 83
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_current_speed 115200
#define DT_N_S_soc_S_serial_40007c00_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, stop_bits, 0)
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, stop_bits, 0)
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_data_bits 8
#define DT_N_S_soc_S_serial_40007c00_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40007c00_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_single_wire 0
#define DT_N_S_soc_S_serial_40007c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40007c00_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_de_enable 0
#define DT_N_S_soc_S_serial_40007c00_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40007c00_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40007c00_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_de_invert 0
#define DT_N_S_soc_S_serial_40007c00_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40007c00_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40007c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_parity "none"
#define DT_N_S_soc_S_serial_40007c00_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40007c00_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40007c00_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40007c00_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40007c00_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40007c00_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, parity, 0)
#define DT_N_S_soc_S_serial_40007c00_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, parity, 0)
#define DT_N_S_soc_S_serial_40007c00_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_status "disabled"
#define DT_N_S_soc_S_serial_40007c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40007c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40007c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40007c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40007c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, status, 0)
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, status, 0)
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_status_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40007c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40007c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40007c00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_tx_invert 0
#define DT_N_S_soc_S_serial_40007c00_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_rx_invert 0
#define DT_N_S_soc_S_serial_40007c00_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/serial@58000c00
 *
 * Node identifier: DT_N_S_soc_S_serial_58000c00
 *
 * Binding (compatible = st,stm32-lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_58000c00_PATH "/soc/serial@58000c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_58000c00_FULL_NAME "serial@58000c00"
#define DT_N_S_soc_S_serial_58000c00_FULL_NAME_UNQUOTED serial@58000c00
#define DT_N_S_soc_S_serial_58000c00_FULL_NAME_TOKEN serial_58000c00
#define DT_N_S_soc_S_serial_58000c00_FULL_NAME_UPPER_TOKEN SERIAL_58000C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_58000c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_58000c00_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_58000c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_58000c00_FOREACH_NODELABEL(fn) fn(lpuart1)
#define DT_N_S_soc_S_serial_58000c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpuart1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_58000c00_CHILD_NUM 0
#define DT_N_S_soc_S_serial_58000c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_58000c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_58000c00_HASH ISescP3TKthYjEyAx79J9A1f_7TwIXBCVXALkWoe12E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_58000c00_ORD 160
#define DT_N_S_soc_S_serial_58000c00_ORD_STR_SORTABLE 00160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_58000c00_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_58000c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_58000c00_EXISTS 1
#define DT_N_INST_0_st_stm32_lpuart DT_N_S_soc_S_serial_58000c00
#define DT_N_INST_8_st_stm32_uart   DT_N_S_soc_S_serial_58000c00
#define DT_N_NODELABEL_lpuart1      DT_N_S_soc_S_serial_58000c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_58000c00_REG_NUM 1
#define DT_N_S_soc_S_serial_58000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_REG_IDX_0_VAL_ADDRESS 1476398080
#define DT_N_S_soc_S_serial_58000c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_58000c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_58000c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_58000c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_VAL_irq 142
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_58000c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MATCHES_st_stm32_lpuart 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MODEL_IDX_0 "stm32-lpuart"
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_58000c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_58000c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_58000c00_P_reg {1476398080, 1024}
#define DT_N_S_soc_S_serial_58000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_reg_IDX_0 1476398080
#define DT_N_S_soc_S_serial_58000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_58000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_VAL_bus 244
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_serial_58000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, clocks, 0)
#define DT_N_S_soc_S_serial_58000c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, clocks, 0)
#define DT_N_S_soc_S_serial_58000c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_58000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_58000c00_P_resets_IDX_0_VAL_id 4995
#define DT_N_S_soc_S_serial_58000c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, resets, 0)
#define DT_N_S_soc_S_serial_58000c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, resets, 0)
#define DT_N_S_soc_S_serial_58000c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_resets_LEN 1
#define DT_N_S_soc_S_serial_58000c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_interrupts {142, 0}
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_IDX_0 142
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_58000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_current_speed 115200
#define DT_N_S_soc_S_serial_58000c00_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits "1"
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, stop_bits, 0)
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, stop_bits, 0)
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_58000c00_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_data_bits 8
#define DT_N_S_soc_S_serial_58000c00_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_58000c00_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_single_wire 0
#define DT_N_S_soc_S_serial_58000c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_58000c00_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_de_enable 0
#define DT_N_S_soc_S_serial_58000c00_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_de_assert_time 0
#define DT_N_S_soc_S_serial_58000c00_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_58000c00_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_de_invert 0
#define DT_N_S_soc_S_serial_58000c00_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_fifo_enable 0
#define DT_N_S_soc_S_serial_58000c00_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_58000c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_parity "none"
#define DT_N_S_soc_S_serial_58000c00_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_58000c00_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_58000c00_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_58000c00_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_58000c00_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_58000c00_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, parity, 0)
#define DT_N_S_soc_S_serial_58000c00_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, parity, 0)
#define DT_N_S_soc_S_serial_58000c00_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_parity_LEN 1
#define DT_N_S_soc_S_serial_58000c00_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_status "disabled"
#define DT_N_S_soc_S_serial_58000c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_58000c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_58000c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_58000c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_58000c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_58000c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, status, 0)
#define DT_N_S_soc_S_serial_58000c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, status, 0)
#define DT_N_S_soc_S_serial_58000c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_status_LEN 1
#define DT_N_S_soc_S_serial_58000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_compatible {"st,stm32-lpuart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0 "st,stm32-lpuart"
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lpuart
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_lpuart
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPUART
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_58000c00_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_58000c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_58000c00, compatible, 0) \
	fn(DT_N_S_soc_S_serial_58000c00, compatible, 1)
#define DT_N_S_soc_S_serial_58000c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_58000c00, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_58000c00, compatible, 1)
#define DT_N_S_soc_S_serial_58000c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_58000c00, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_58000c00, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_58000c00, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_58000c00, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_58000c00_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_58000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_58000c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_58000c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_58000c00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_tx_invert 0
#define DT_N_S_soc_S_serial_58000c00_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_58000c00_P_rx_invert 0
#define DT_N_S_soc_S_serial_58000c00_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003800
 *
 * Node identifier: DT_N_S_soc_S_spi_40003800
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40003800_PATH "/soc/spi@40003800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40003800_FULL_NAME "spi@40003800"
#define DT_N_S_soc_S_spi_40003800_FULL_NAME_UNQUOTED spi@40003800
#define DT_N_S_soc_S_spi_40003800_FULL_NAME_TOKEN spi_40003800
#define DT_N_S_soc_S_spi_40003800_FULL_NAME_UPPER_TOKEN SPI_40003800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40003800_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40003800_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40003800_FOREACH_NODELABEL(fn) fn(spi2)
#define DT_N_S_soc_S_spi_40003800_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40003800_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40003800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40003800_HASH XKwnj_54XNd9o8CRTIG33G9j_T58zD9aWx_JOqtlec4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003800_ORD 161
#define DT_N_S_soc_S_spi_40003800_ORD_STR_SORTABLE 00161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003800_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003800_EXISTS 1
#define DT_N_INST_2_st_stm32h7_spi    DT_N_S_soc_S_spi_40003800
#define DT_N_INST_2_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003800
#define DT_N_INST_2_st_stm32_spi      DT_N_S_soc_S_spi_40003800
#define DT_N_NODELABEL_spi2           DT_N_S_soc_S_spi_40003800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40003800_REG_NUM 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_ADDRESS 1073756160
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_spi_40003800_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40003800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40003800_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40003800_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40003800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003800_P_midi_clock 0
#define DT_N_S_soc_S_spi_40003800_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_mssi_clock 0
#define DT_N_S_soc_S_spi_40003800_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_fifo_enable 0
#define DT_N_S_soc_S_spi_40003800_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg {1073756160, 1024}
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0 1073756160
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003800_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts {36, 0}
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40003800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status "disabled"
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, status, 0)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, status, 0)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_status_LEN 1
#define DT_N_S_soc_S_spi_40003800_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40003800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, clocks, 0) \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 1)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 1)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_clocks_LEN 2
#define DT_N_S_soc_S_spi_40003800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40003800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40003800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40003800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003c00
 *
 * Node identifier: DT_N_S_soc_S_spi_40003c00
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40003c00_PATH "/soc/spi@40003c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40003c00_FULL_NAME "spi@40003c00"
#define DT_N_S_soc_S_spi_40003c00_FULL_NAME_UNQUOTED spi@40003c00
#define DT_N_S_soc_S_spi_40003c00_FULL_NAME_TOKEN spi_40003c00
#define DT_N_S_soc_S_spi_40003c00_FULL_NAME_UPPER_TOKEN SPI_40003C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40003c00_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40003c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40003c00_FOREACH_NODELABEL(fn) fn(spi3)
#define DT_N_S_soc_S_spi_40003c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40003c00_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40003c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40003c00_HASH 2ZRlHGHWIr4tSgRVkDzDHSiC22m9C4PVNAuFo8LU_0A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003c00_ORD 162
#define DT_N_S_soc_S_spi_40003c00_ORD_STR_SORTABLE 00162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003c00_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003c00_EXISTS 1
#define DT_N_INST_3_st_stm32h7_spi    DT_N_S_soc_S_spi_40003c00
#define DT_N_INST_3_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003c00
#define DT_N_INST_3_st_stm32_spi      DT_N_S_soc_S_spi_40003c00
#define DT_N_NODELABEL_spi3           DT_N_S_soc_S_spi_40003c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40003c00_REG_NUM 1
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_VAL_ADDRESS 1073757184
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_spi_40003c00_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40003c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40003c00_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40003c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40003c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40003c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003c00_P_midi_clock 0
#define DT_N_S_soc_S_spi_40003c00_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_mssi_clock 0
#define DT_N_S_soc_S_spi_40003c00_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_fifo_enable 0
#define DT_N_S_soc_S_spi_40003c00_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg {1073757184, 1024}
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_0 1073757184
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts {51, 0}
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_status "disabled"
#define DT_N_S_soc_S_spi_40003c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40003c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40003c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40003c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40003c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, status, 0)
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003c00, status, 0)
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_status_LEN 1
#define DT_N_S_soc_S_spi_40003c00_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 2)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 2)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40003c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_VAL_bits 60496
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, clocks, 1)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, clocks, 1)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_LEN 2
#define DT_N_S_soc_S_spi_40003c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40003c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40003c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40003c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40013400
 *
 * Node identifier: DT_N_S_soc_S_spi_40013400
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40013400_PATH "/soc/spi@40013400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40013400_FULL_NAME "spi@40013400"
#define DT_N_S_soc_S_spi_40013400_FULL_NAME_UNQUOTED spi@40013400
#define DT_N_S_soc_S_spi_40013400_FULL_NAME_TOKEN spi_40013400
#define DT_N_S_soc_S_spi_40013400_FULL_NAME_UPPER_TOKEN SPI_40013400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40013400_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40013400_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40013400_FOREACH_NODELABEL(fn) fn(spi4)
#define DT_N_S_soc_S_spi_40013400_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40013400_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40013400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40013400_HASH _gq_GFzBL2BriiF_xUBpw3VzRXUfex3S_XMm3qRcPgU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40013400_ORD 163
#define DT_N_S_soc_S_spi_40013400_ORD_STR_SORTABLE 00163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40013400_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40013400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40013400_EXISTS 1
#define DT_N_INST_4_st_stm32h7_spi    DT_N_S_soc_S_spi_40013400
#define DT_N_INST_4_st_stm32_spi_fifo DT_N_S_soc_S_spi_40013400
#define DT_N_INST_4_st_stm32_spi      DT_N_S_soc_S_spi_40013400
#define DT_N_NODELABEL_spi4           DT_N_S_soc_S_spi_40013400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40013400_REG_NUM 1
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_VAL_ADDRESS 1073820672
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_spi_40013400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40013400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40013400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_irq 84
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40013400_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40013400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40013400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40013400_P_midi_clock 0
#define DT_N_S_soc_S_spi_40013400_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_mssi_clock 0
#define DT_N_S_soc_S_spi_40013400_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_fifo_enable 0
#define DT_N_S_soc_S_spi_40013400_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_reg {1073820672, 1024}
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_0 1073820672
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40013400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts {84, 0}
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_0 84
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40013400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_status "disabled"
#define DT_N_S_soc_S_spi_40013400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40013400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40013400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40013400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40013400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40013400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, status, 0)
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013400, status, 0)
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_status_LEN 1
#define DT_N_S_soc_S_spi_40013400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 2)
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 2)
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40013400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bits 8192
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, clocks, 0)
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013400, clocks, 0)
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40013400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40013400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40013400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@58001400
 *
 * Node identifier: DT_N_S_soc_S_spi_58001400
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_58001400_PATH "/soc/spi@58001400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_58001400_FULL_NAME "spi@58001400"
#define DT_N_S_soc_S_spi_58001400_FULL_NAME_UNQUOTED spi@58001400
#define DT_N_S_soc_S_spi_58001400_FULL_NAME_TOKEN spi_58001400
#define DT_N_S_soc_S_spi_58001400_FULL_NAME_UPPER_TOKEN SPI_58001400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_58001400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_58001400_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_58001400_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_58001400_FOREACH_NODELABEL(fn) fn(spi6)
#define DT_N_S_soc_S_spi_58001400_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi6, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_58001400_CHILD_NUM 0
#define DT_N_S_soc_S_spi_58001400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_58001400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_58001400_HASH MQ8Y8eusUQ_m2SL3yzoNAgkoH4u83k1uJWprWbvoQw0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_58001400_ORD 164
#define DT_N_S_soc_S_spi_58001400_ORD_STR_SORTABLE 00164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_58001400_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_58001400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_58001400_EXISTS 1
#define DT_N_INST_5_st_stm32h7_spi    DT_N_S_soc_S_spi_58001400
#define DT_N_INST_5_st_stm32_spi_fifo DT_N_S_soc_S_spi_58001400
#define DT_N_INST_5_st_stm32_spi      DT_N_S_soc_S_spi_58001400
#define DT_N_NODELABEL_spi6           DT_N_S_soc_S_spi_58001400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_58001400_REG_NUM 1
#define DT_N_S_soc_S_spi_58001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_REG_IDX_0_VAL_ADDRESS 1476400128
#define DT_N_S_soc_S_spi_58001400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_spi_58001400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_58001400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_58001400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_VAL_irq 86
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_58001400_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_58001400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_58001400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_58001400_P_midi_clock 0
#define DT_N_S_soc_S_spi_58001400_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_mssi_clock 0
#define DT_N_S_soc_S_spi_58001400_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_fifo_enable 0
#define DT_N_S_soc_S_spi_58001400_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_reg {1476400128, 1024}
#define DT_N_S_soc_S_spi_58001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_reg_IDX_0 1476400128
#define DT_N_S_soc_S_spi_58001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_58001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_interrupts {86, 0}
#define DT_N_S_soc_S_spi_58001400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_interrupts_IDX_0 86
#define DT_N_S_soc_S_spi_58001400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_58001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_status "disabled"
#define DT_N_S_soc_S_spi_58001400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_58001400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_58001400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_58001400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_58001400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_58001400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_58001400, status, 0)
#define DT_N_S_soc_S_spi_58001400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_58001400, status, 0)
#define DT_N_S_soc_S_spi_58001400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_58001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_58001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_status_LEN 1
#define DT_N_S_soc_S_spi_58001400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_58001400_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_58001400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_58001400, compatible, 0) \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 1) \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 2)
#define DT_N_S_soc_S_spi_58001400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_58001400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 2)
#define DT_N_S_soc_S_spi_58001400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_58001400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_58001400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_58001400, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_58001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_VAL_bus 244
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_spi_58001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_58001400, clocks, 0)
#define DT_N_S_soc_S_spi_58001400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_58001400, clocks, 0)
#define DT_N_S_soc_S_spi_58001400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_58001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_58001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_58001400_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_58001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_58001400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_58001400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_58001400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_58001400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv7m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv7m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 165
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	4,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744, 16}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002400
 *
 * Node identifier: DT_N_S_soc_S_timers_40002400
 *
 * Binding (compatible = st,stm32-lptim):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-lptim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002400_PATH "/soc/timers@40002400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002400_FULL_NAME "timers@40002400"
#define DT_N_S_soc_S_timers_40002400_FULL_NAME_UNQUOTED timers@40002400
#define DT_N_S_soc_S_timers_40002400_FULL_NAME_TOKEN timers_40002400
#define DT_N_S_soc_S_timers_40002400_FULL_NAME_UPPER_TOKEN TIMERS_40002400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40002400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40002400_CHILD_IDX 47

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40002400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40002400_FOREACH_NODELABEL(fn) fn(lptim1)
#define DT_N_S_soc_S_timers_40002400_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptim1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40002400_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40002400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40002400_HASH osDElrar1XoqhN_VHTBp2BrAfP_cC1w6IcXhOPWwP8E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002400_ORD 166
#define DT_N_S_soc_S_timers_40002400_ORD_STR_SORTABLE 00166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002400_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002400_EXISTS 1
#define DT_N_INST_0_st_stm32_lptim DT_N_S_soc_S_timers_40002400
#define DT_N_NODELABEL_lptim1      DT_N_S_soc_S_timers_40002400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002400_REG_NUM 1
#define DT_N_S_soc_S_timers_40002400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_REG_IDX_0_VAL_ADDRESS 1073751040
#define DT_N_S_soc_S_timers_40002400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40002400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_irq 93
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40002400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_VAL_irq DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_VAL_priority DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_IRQ_NAME_wakeup_CONTROLLER DT_N_S_soc_S_timers_40002400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40002400_COMPAT_MATCHES_st_stm32_lptim 1
#define DT_N_S_soc_S_timers_40002400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40002400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_COMPAT_MODEL_IDX_0 "stm32-lptim"
#define DT_N_S_soc_S_timers_40002400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler 1
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_reg {1073751040, 1024}
#define DT_N_S_soc_S_timers_40002400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_reg_IDX_0 1073751040
#define DT_N_S_soc_S_timers_40002400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40002400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_timers_40002400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002400, clocks, 0)
#define DT_N_S_soc_S_timers_40002400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002400, clocks, 0)
#define DT_N_S_soc_S_timers_40002400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40002400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_status "disabled"
#define DT_N_S_soc_S_timers_40002400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40002400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40002400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002400, status, 0)
#define DT_N_S_soc_S_timers_40002400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002400, status, 0)
#define DT_N_S_soc_S_timers_40002400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40002400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_compatible {"st,stm32-lptim"}
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0 "st,stm32-lptim"
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lptim
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0_STRING_TOKEN st_stm32_lptim
#define DT_N_S_soc_S_timers_40002400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPTIM
#define DT_N_S_soc_S_timers_40002400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002400, compatible, 0)
#define DT_N_S_soc_S_timers_40002400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002400, compatible, 0)
#define DT_N_S_soc_S_timers_40002400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupts {93, 1}
#define DT_N_S_soc_S_timers_40002400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupts_IDX_0 93
#define DT_N_S_soc_S_timers_40002400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_timers_40002400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names {"wakeup"}
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0 "wakeup"
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0_STRING_UNQUOTED wakeup
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0_STRING_TOKEN wakeup
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN WAKEUP
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40002400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40002400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40002400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40002400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usb@40040000
 *
 * Node identifier: DT_N_S_soc_S_usb_40040000
 *
 * Binding (compatible = st,stm32-otghs):
 *   $ZEPHYR_BASE/dts/bindings/usb/st,stm32-otghs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usb_40040000_PATH "/soc/usb@40040000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usb_40040000_FULL_NAME "usb@40040000"
#define DT_N_S_soc_S_usb_40040000_FULL_NAME_UNQUOTED usb@40040000
#define DT_N_S_soc_S_usb_40040000_FULL_NAME_TOKEN usb_40040000
#define DT_N_S_soc_S_usb_40040000_FULL_NAME_UPPER_TOKEN USB_40040000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usb_40040000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usb_40040000_CHILD_IDX 68

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usb_40040000_NODELABEL_NUM 1
#define DT_N_S_soc_S_usb_40040000_FOREACH_NODELABEL(fn) fn(usbotg_hs)
#define DT_N_S_soc_S_usb_40040000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbotg_hs, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usb_40040000_CHILD_NUM 0
#define DT_N_S_soc_S_usb_40040000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_usb_40040000_HASH hQX5a6h4YrwYkjEZ67iF2XLzK046iAbBlHG3GB49DxM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usb_40040000_ORD 167
#define DT_N_S_soc_S_usb_40040000_ORD_STR_SORTABLE 00167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usb_40040000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	112,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usb_40040000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usb_40040000_EXISTS 1
#define DT_N_INST_0_st_stm32_otghs DT_N_S_soc_S_usb_40040000
#define DT_N_NODELABEL_usbotg_hs   DT_N_S_soc_S_usb_40040000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usb_40040000_REG_NUM 1
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_VAL_ADDRESS 1074003968
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_VAL_SIZE 262144
#define DT_N_S_soc_S_usb_40040000_RANGES_NUM 0
#define DT_N_S_soc_S_usb_40040000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usb_40040000_IRQ_NUM 4
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq 74
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq 75
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq 76
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_VAL_irq 77
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usb_40040000_IRQ_LEVEL 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_CONTROLLER DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_CONTROLLER DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_wkup_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_wkup_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_wkup_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_wkup_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_wkup_CONTROLLER DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_CONTROLLER DT_N_S_soc_S_usb_40040000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_usb_40040000_COMPAT_MATCHES_st_stm32_otghs 1
#define DT_N_S_soc_S_usb_40040000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_usb_40040000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_COMPAT_MODEL_IDX_0 "stm32-otghs"
#define DT_N_S_soc_S_usb_40040000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usb_40040000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usb_40040000_P_reg {1074003968, 262144}
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_0 1074003968
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_usb_40040000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts {74, 0, 75, 0, 76, 0, 77, 0}
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_0 74
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_2 75
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_4 76
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_6 77
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_ram_size 4096
#define DT_N_S_soc_S_usb_40040000_P_ram_size_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_phys DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0 DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0_PH DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_phys_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, phys, 0)
#define DT_N_S_soc_S_usb_40040000_P_phys_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, phys, 0)
#define DT_N_S_soc_S_usb_40040000_P_phys_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_phys_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_phys_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bits 33554432
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_VAL_bus 5
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_VAL_bits 226388
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, clocks, 0) \
	fn(DT_N_S_soc_S_usb_40040000, clocks, 1)
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, clocks, 1)
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_clocks_LEN 2
#define DT_N_S_soc_S_usb_40040000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_num_bidir_endpoints 9
#define DT_N_S_soc_S_usb_40040000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed "full-speed"
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_STRING_UNQUOTED full-speed
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_STRING_TOKEN full_speed
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_STRING_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_IDX_0 "full-speed"
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_IDX_0_ENUM_VAL_full_speed_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_status "disabled"
#define DT_N_S_soc_S_usb_40040000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_usb_40040000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_usb_40040000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usb_40040000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_usb_40040000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_usb_40040000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, status, 0)
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, status, 0)
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_status_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_status_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_compatible {"st,stm32-otghs"}
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0 "st,stm32-otghs"
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-otghs
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_STRING_TOKEN st_stm32_otghs
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OTGHS
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, compatible, 0)
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, compatible, 0)
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_compatible_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names {"ep1_out", "ep1_in", "wkup", "otghs"}
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0 "ep1_out"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_STRING_UNQUOTED ep1_out
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_STRING_TOKEN ep1_out
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EP1_OUT
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1 "ep1_in"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_STRING_UNQUOTED ep1_in
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_STRING_TOKEN ep1_in
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN EP1_IN
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2 "wkup"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_STRING_UNQUOTED wkup
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_STRING_TOKEN wkup
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN WKUP
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_3 "otghs"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_3_STRING_UNQUOTED otghs
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_3_STRING_TOKEN otghs
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN OTGHS
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 3)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 3)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usb_40040000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_wakeup_source 0
#define DT_N_S_soc_S_usb_40040000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usb_40040000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@50003000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_50003000
 *
 * Binding (compatible = st,stm32-window-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/st,stm32-window-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_50003000_PATH "/soc/watchdog@50003000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_50003000_FULL_NAME "watchdog@50003000"
#define DT_N_S_soc_S_watchdog_50003000_FULL_NAME_UNQUOTED watchdog@50003000
#define DT_N_S_soc_S_watchdog_50003000_FULL_NAME_TOKEN watchdog_50003000
#define DT_N_S_soc_S_watchdog_50003000_FULL_NAME_UPPER_TOKEN WATCHDOG_50003000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_50003000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_50003000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_50003000_NODELABEL_NUM 2
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_NODELABEL(fn) fn(wwdg) fn(wwdg1)
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wwdg, __VA_ARGS__) fn(wwdg1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_50003000_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_50003000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_watchdog_50003000_HASH h6NwKkuA2dqrATUehpYE_fmTSXYsEpA87_DH2Xd1Ie8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_50003000_ORD 168
#define DT_N_S_soc_S_watchdog_50003000_ORD_STR_SORTABLE 00168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_50003000_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_50003000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_50003000_EXISTS 1
#define DT_N_INST_0_st_stm32_window_watchdog DT_N_S_soc_S_watchdog_50003000
#define DT_N_NODELABEL_wwdg                  DT_N_S_soc_S_watchdog_50003000
#define DT_N_NODELABEL_wwdg1                 DT_N_S_soc_S_watchdog_50003000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_50003000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_VAL_ADDRESS 1342189568
#define DT_N_S_soc_S_watchdog_50003000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_watchdog_50003000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_50003000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_50003000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_priority 7
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_watchdog_50003000_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_MATCHES_st_stm32_window_watchdog 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_COMPAT_MODEL_IDX_0 "stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_50003000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_50003000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_50003000_P_reg {1342189568, 4096}
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_0 1342189568
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_watchdog_50003000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bus 228
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_50003000, clocks, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_50003000, clocks, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_50003000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_50003000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_50003000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_status "disabled"
#define DT_N_S_soc_S_watchdog_50003000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_watchdog_50003000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_50003000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_50003000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_watchdog_50003000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_50003000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_50003000, status, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_50003000, status, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_50003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_50003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_50003000_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_compatible {"st,stm32-window-watchdog"}
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0 "st,stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-window-watchdog
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0_STRING_TOKEN st_stm32_window_watchdog
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_WINDOW_WATCHDOG
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_50003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_50003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_50003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_50003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_50003000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts {0, 7}
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_IDX_1 7
#define DT_N_S_soc_S_watchdog_50003000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_50003000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_50003000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_50003000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_50003000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@58004800
 *
 * Node identifier: DT_N_S_soc_S_watchdog_58004800
 *
 * Binding (compatible = st,stm32-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/st,stm32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_58004800_PATH "/soc/watchdog@58004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_58004800_FULL_NAME "watchdog@58004800"
#define DT_N_S_soc_S_watchdog_58004800_FULL_NAME_UNQUOTED watchdog@58004800
#define DT_N_S_soc_S_watchdog_58004800_FULL_NAME_TOKEN watchdog_58004800
#define DT_N_S_soc_S_watchdog_58004800_FULL_NAME_UPPER_TOKEN WATCHDOG_58004800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_58004800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_58004800_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_58004800_NODELABEL_NUM 2
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_NODELABEL(fn) fn(iwdg) fn(iwdg1)
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_NODELABEL_VARGS(fn, ...) fn(iwdg, __VA_ARGS__) fn(iwdg1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_58004800_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_58004800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_watchdog_58004800_HASH hmuLGnCZ0GRUbiqizyisLpZoBY0jIIGA5bKix63nTGY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_58004800_ORD 169
#define DT_N_S_soc_S_watchdog_58004800_ORD_STR_SORTABLE 00169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_58004800_REQUIRES_ORDS \
	4,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_58004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_58004800_EXISTS 1
#define DT_N_INST_0_st_stm32_watchdog DT_N_S_soc_S_watchdog_58004800
#define DT_N_NODELABEL_iwdg           DT_N_S_soc_S_watchdog_58004800
#define DT_N_NODELABEL_iwdg1          DT_N_S_soc_S_watchdog_58004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_58004800_REG_NUM 1
#define DT_N_S_soc_S_watchdog_58004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_REG_IDX_0_VAL_ADDRESS 1476413440
#define DT_N_S_soc_S_watchdog_58004800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_watchdog_58004800_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_58004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_58004800_IRQ_NUM 0
#define DT_N_S_soc_S_watchdog_58004800_IRQ_LEVEL 0
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_MATCHES_st_stm32_watchdog 1
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_COMPAT_MODEL_IDX_0 "stm32-watchdog"
#define DT_N_S_soc_S_watchdog_58004800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_58004800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_58004800_P_reg {1476413440, 1024}
#define DT_N_S_soc_S_watchdog_58004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_reg_IDX_0 1476413440
#define DT_N_S_soc_S_watchdog_58004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_58004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_status "disabled"
#define DT_N_S_soc_S_watchdog_58004800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_watchdog_58004800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_58004800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_58004800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_watchdog_58004800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_58004800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_58004800, status, 0)
#define DT_N_S_soc_S_watchdog_58004800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_58004800, status, 0)
#define DT_N_S_soc_S_watchdog_58004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_58004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_58004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_58004800_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_compatible {"st,stm32-watchdog"}
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0 "st,stm32-watchdog"
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-watchdog
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0_STRING_TOKEN st_stm32_watchdog
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_WATCHDOG
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_58004800, compatible, 0)
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_58004800, compatible, 0)
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_58004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_58004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_58004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_58004800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_58004800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_58004800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_58004800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@0
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_PATH "/soc/adc@40022000/channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FULL_NAME "channel@0"
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FULL_NAME_UNQUOTED channel@0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FULL_NAME_TOKEN channel_0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FULL_NAME_UPPER_TOKEN CHANNEL_0

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_HASH PJJSNRXcN3GbrGs1wmylaq2kC9vWycnum1vMNckvf_M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_ORD 170
#define DT_N_S_soc_S_adc_40022000_S_channel_0_ORD_STR_SORTABLE 00170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_0_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_reg {0}
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_0_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@1
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_PATH "/soc/adc@40022000/channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FULL_NAME "channel@1"
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FULL_NAME_UNQUOTED channel@1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FULL_NAME_TOKEN channel_1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FULL_NAME_UPPER_TOKEN CHANNEL_1

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_HASH 265ZdJS_q4RHg6Q2AsRDqB_HgIppHi9gtfY_8NZUtVo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_ORD 171
#define DT_N_S_soc_S_adc_40022000_S_channel_1_ORD_STR_SORTABLE 00171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_REG_IDX_0_VAL_ADDRESS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_1_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_reg {1}
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_1_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@4
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_PATH "/soc/adc@40022000/channel@4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FULL_NAME "channel@4"
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FULL_NAME_UNQUOTED channel@4
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FULL_NAME_TOKEN channel_4
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FULL_NAME_UPPER_TOKEN CHANNEL_4

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_HASH GB0oeKd4Fnu_e6pzfbT8e8QWecICVYBipdDRV2eM14c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_ORD 172
#define DT_N_S_soc_S_adc_40022000_S_channel_4_ORD_STR_SORTABLE 00172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_REG_IDX_0_VAL_ADDRESS 4
#define DT_N_S_soc_S_adc_40022000_S_channel_4_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_4_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_4_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_reg {4}
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_reg_IDX_0 4
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_4_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@5
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_PATH "/soc/adc@40022000/channel@5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FULL_NAME "channel@5"
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FULL_NAME_UNQUOTED channel@5
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FULL_NAME_TOKEN channel_5
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FULL_NAME_UPPER_TOKEN CHANNEL_5

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_HASH 71vE3_Gtcd8v5AZOnWwCMJiZpJ801ipuha7OXcdX54o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_ORD 173
#define DT_N_S_soc_S_adc_40022000_S_channel_5_ORD_STR_SORTABLE 00173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_REG_IDX_0_VAL_ADDRESS 5
#define DT_N_S_soc_S_adc_40022000_S_channel_5_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_5_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_5_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_reg {5}
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_reg_IDX_0 5
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_5_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@8
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_PATH "/soc/adc@40022000/channel@8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FULL_NAME "channel@8"
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FULL_NAME_UNQUOTED channel@8
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FULL_NAME_TOKEN channel_8
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FULL_NAME_UPPER_TOKEN CHANNEL_8

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_HASH hiQmjdSUVF5t14lIgMo4jyNxCxZZol_MyDM3NjbJ_h4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_ORD 174
#define DT_N_S_soc_S_adc_40022000_S_channel_8_ORD_STR_SORTABLE 00174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_REG_IDX_0_VAL_ADDRESS 8
#define DT_N_S_soc_S_adc_40022000_S_channel_8_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_8_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_8_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_reg {8}
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_reg_IDX_0 8
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_8_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@9
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_PATH "/soc/adc@40022000/channel@9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FULL_NAME "channel@9"
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FULL_NAME_UNQUOTED channel@9
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FULL_NAME_TOKEN channel_9
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FULL_NAME_UPPER_TOKEN CHANNEL_9

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_HASH 5Kja7D__51kzGPkUgyk217zWz6x9Rlb_tMyBw905KH4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_ORD 175
#define DT_N_S_soc_S_adc_40022000_S_channel_9_ORD_STR_SORTABLE 00175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_REG_IDX_0_VAL_ADDRESS 9
#define DT_N_S_soc_S_adc_40022000_S_channel_9_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_9_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_9_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_reg {9}
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_reg_IDX_0 9
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_9_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@a
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_a
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_PATH "/soc/adc@40022000/channel@a"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FULL_NAME "channel@a"
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FULL_NAME_UNQUOTED channel@a
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FULL_NAME_TOKEN channel_a
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FULL_NAME_UPPER_TOKEN CHANNEL_A

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_a_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_HASH 5knJnI0nb8JCh4xUQi2nIOEOxl_2AGZbM3yL8FpnJEk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_ORD 176
#define DT_N_S_soc_S_adc_40022000_S_channel_a_ORD_STR_SORTABLE 00176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_REG_IDX_0_VAL_ADDRESS 10
#define DT_N_S_soc_S_adc_40022000_S_channel_a_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_a_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_a_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_a_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_a_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_reg {10}
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_reg_IDX_0 10
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_a_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@c
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_PATH "/soc/adc@40022000/channel@c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FULL_NAME "channel@c"
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FULL_NAME_UNQUOTED channel@c
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FULL_NAME_TOKEN channel_c
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FULL_NAME_UPPER_TOKEN CHANNEL_C

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_HASH FQWfAB2Ul0prTNWsOB1z1BzzPDdf7FKP9p8SQ69b3IU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_ORD 177
#define DT_N_S_soc_S_adc_40022000_S_channel_c_ORD_STR_SORTABLE 00177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_REG_IDX_0_VAL_ADDRESS 12
#define DT_N_S_soc_S_adc_40022000_S_channel_c_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_c_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_c_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_reg {12}
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_reg_IDX_0 12
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_c_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@d
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_d
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_PATH "/soc/adc@40022000/channel@d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FULL_NAME "channel@d"
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FULL_NAME_UNQUOTED channel@d
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FULL_NAME_TOKEN channel_d
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FULL_NAME_UPPER_TOKEN CHANNEL_D

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_d_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_HASH A4aPb6yz_4p5zaV3PzK_Hhx05yBz3OeQXVnSRHO2ATA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_ORD 178
#define DT_N_S_soc_S_adc_40022000_S_channel_d_ORD_STR_SORTABLE 00178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_REG_IDX_0_VAL_ADDRESS 13
#define DT_N_S_soc_S_adc_40022000_S_channel_d_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_d_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_d_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_d_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_d_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_reg {13}
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_reg_IDX_0 13
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_d_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@10
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_PATH "/soc/adc@40022000/channel@10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FULL_NAME "channel@10"
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FULL_NAME_UNQUOTED channel@10
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FULL_NAME_TOKEN channel_10
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FULL_NAME_UPPER_TOKEN CHANNEL_10

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_HASH kN0rXaUkIHC4ID04EC_y9Rgp8dgGmwqEri6Ph1UawVM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_ORD 179
#define DT_N_S_soc_S_adc_40022000_S_channel_10_ORD_STR_SORTABLE 00179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_REG_IDX_0_VAL_ADDRESS 16
#define DT_N_S_soc_S_adc_40022000_S_channel_10_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_10_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_10_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_reg {16}
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_reg_IDX_0 16
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_10_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@12
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_PATH "/soc/adc@40022000/channel@12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FULL_NAME "channel@12"
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FULL_NAME_UNQUOTED channel@12
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FULL_NAME_TOKEN channel_12
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FULL_NAME_UPPER_TOKEN CHANNEL_12

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_HASH n5zCIOQ_ToUlnL73iWLC7uwzLQ_xo3eEIrodZvMvydk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_ORD 180
#define DT_N_S_soc_S_adc_40022000_S_channel_12_ORD_STR_SORTABLE 00180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_REG_IDX_0_VAL_ADDRESS 18
#define DT_N_S_soc_S_adc_40022000_S_channel_12_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_12_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_12_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_reg {18}
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_reg_IDX_0 18
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_12_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@40022000/channel@13
 *
 * Node identifier: DT_N_S_soc_S_adc_40022000_S_channel_13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_PATH "/soc/adc@40022000/channel@13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FULL_NAME "channel@13"
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FULL_NAME_UNQUOTED channel@13
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FULL_NAME_TOKEN channel_13
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FULL_NAME_UPPER_TOKEN CHANNEL_13

/* Node parent (/soc/adc@40022000) identifier: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_PARENT DT_N_S_soc_S_adc_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_HASH 8d_PVqeIuFIkLPQHtaL5rD5xCXSxe9uKozoiZbrCZ_w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_ORD 181
#define DT_N_S_soc_S_adc_40022000_S_channel_13_ORD_STR_SORTABLE 00181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_REQUIRES_ORDS \
	53,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_REG_NUM 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_REG_IDX_0_VAL_ADDRESS 19
#define DT_N_S_soc_S_adc_40022000_S_channel_13_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40022000_S_channel_13_IRQ_NUM 0
#define DT_N_S_soc_S_adc_40022000_S_channel_13_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_40022000_S_channel_13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_reg {19}
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_reg_IDX_0 19
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_40022000_S_channel_13_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@58026000/channel@0
 *
 * Node identifier: DT_N_S_soc_S_adc_58026000_S_channel_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_PATH "/soc/adc@58026000/channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FULL_NAME "channel@0"
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FULL_NAME_UNQUOTED channel@0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FULL_NAME_TOKEN channel_0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FULL_NAME_UPPER_TOKEN CHANNEL_0

/* Node parent (/soc/adc@58026000) identifier: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_PARENT DT_N_S_soc_S_adc_58026000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_58026000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_HASH fOoa7nNsSBUt39vexJwhirseVYjKRYt2ql9DwUh0ct4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_ORD 182
#define DT_N_S_soc_S_adc_58026000_S_channel_0_ORD_STR_SORTABLE 00182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_REQUIRES_ORDS \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_REG_NUM 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_58026000_S_channel_0_IRQ_NUM 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_reg {0}
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_58026000_S_channel_0_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/adc@58026000/channel@1
 *
 * Node identifier: DT_N_S_soc_S_adc_58026000_S_channel_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_PATH "/soc/adc@58026000/channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FULL_NAME "channel@1"
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FULL_NAME_UNQUOTED channel@1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FULL_NAME_TOKEN channel_1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FULL_NAME_UPPER_TOKEN CHANNEL_1

/* Node parent (/soc/adc@58026000) identifier: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_PARENT DT_N_S_soc_S_adc_58026000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_NODELABEL_NUM 0
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_adc_58026000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_adc_58026000_S_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_HASH HHZXnq9rNXs4qGr9F8Vr_E6Xy8zccZkteykPUpteOg0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_ORD 183
#define DT_N_S_soc_S_adc_58026000_S_channel_1_ORD_STR_SORTABLE 00183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_REQUIRES_ORDS \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_REG_NUM 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_REG_IDX_0_VAL_ADDRESS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_adc_58026000_S_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_58026000_S_channel_1_IRQ_NUM 0
#define DT_N_S_soc_S_adc_58026000_S_channel_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_adc_58026000_S_channel_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_reg {1}
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_STRING_UNQUOTED ADC_GAIN_1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_STRING_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_STRING_UPPER_TOKEN ADC_GAIN_1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_IDX_0 "ADC_GAIN_1"
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_IDX_0_ENUM_IDX 9
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_IDX_0_ENUM_VAL_ADC_GAIN_1_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, zephyr_gain, 0)
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, zephyr_gain, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_LEN 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_gain_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_STRING_UNQUOTED ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_STRING_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_STRING_UPPER_TOKEN ADC_REF_INTERNAL
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_IDX_0 "ADC_REF_INTERNAL"
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_IDX_0_ENUM_VAL_ADC_REF_INTERNAL_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, zephyr_reference, 0)
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, zephyr_reference, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_LEN 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_reference_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_acquisition_time 16383
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_acquisition_time_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_differential 0
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_differential_EXISTS 1
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_resolution 16
#define DT_N_S_soc_S_adc_58026000_S_channel_1_P_zephyr_resolution_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020000
 *
 * Node identifier: DT_N_S_soc_S_dma_40020000
 *
 * Binding (compatible = st,stm32-dma-v1):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dma-v1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40020000_PATH "/soc/dma@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40020000_FULL_NAME "dma@40020000"
#define DT_N_S_soc_S_dma_40020000_FULL_NAME_UNQUOTED dma@40020000
#define DT_N_S_soc_S_dma_40020000_FULL_NAME_TOKEN dma_40020000
#define DT_N_S_soc_S_dma_40020000_FULL_NAME_UPPER_TOKEN DMA_40020000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_40020000_CHILD_IDX 53

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dma_40020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dma_40020000_FOREACH_NODELABEL(fn) fn(dma1)
#define DT_N_S_soc_S_dma_40020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_40020000_CHILD_NUM 0
#define DT_N_S_soc_S_dma_40020000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dma_40020000_HASH wrD_czGB0R3hBC1Od9iGdfNbQ3BZqmarPsJAc4MBFAs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020000_ORD 184
#define DT_N_S_soc_S_dma_40020000_ORD_STR_SORTABLE 00184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020000_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020000_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32_dma_v1 DT_N_S_soc_S_dma_40020000
#define DT_N_NODELABEL_dma1         DT_N_S_soc_S_dma_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40020000_REG_NUM 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_ADDRESS 1073872896
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_dma_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40020000_IRQ_NUM 8
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq 12
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq 13
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq 14
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq 15
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq 16
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq 17
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_irq 47
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_MATCHES_st_stm32_dma_v1 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dma_40020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_MODEL_IDX_0 "stm32-dma-v1"
#define DT_N_S_soc_S_dma_40020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020000_P_reg {1073872896, 1024}
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts {11, 0, 12, 0, 13, 0, 14, 0, 15, 0, 16, 0, 17, 0, 47, 0}
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2 12
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4 13
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6 14
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8 15
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10 16
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12 17
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_14 47
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem 1
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_dma_offset 0
#define DT_N_S_soc_S_dma_40020000_P_dma_offset_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_dma_requests 8
#define DT_N_S_soc_S_dma_40020000_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status "okay"
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, status, 0)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, status, 0)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_status_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible {"st,stm32-dma-v1"}
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0 "st,stm32-dma-v1"
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dma-v1
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_dma_v1
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DMA_V1
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, compatible, 0)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, compatible, 0)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, clocks, 0)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, clocks, 0)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dma_40020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_40020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@58001c00/gc2145@3c
 *
 * Node identifier: DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c
 *
 * Binding (compatible = galaxycore,gc2145):
 *   $ZEPHYR_BASE/dts/bindings/video/galaxycore,gc2145.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_PATH "/soc/i2c@58001c00/gc2145@3c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FULL_NAME "gc2145@3c"
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FULL_NAME_UNQUOTED gc2145@3c
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FULL_NAME_TOKEN gc2145_3c
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FULL_NAME_UPPER_TOKEN GC2145_3C

/* Node parent (/soc/i2c@58001c00) identifier: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_PARENT DT_N_S_soc_S_i2c_58001c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_NODELABEL(fn) fn(gc2145)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_NODELABEL_VARGS(fn, ...) fn(gc2145, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_CHILD_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_HASH WTzWxYsSa97mKVBjRyEYzpQ1Z70qcI_JIND0Qr5WBOQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_ORD 185
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_ORD_STR_SORTABLE 00185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_REQUIRES_ORDS \
	17, \
	78, \
	81,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_SUPPORTS_ORDS \
	197, \
	213,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_EXISTS 1
#define DT_N_INST_0_galaxycore_gc2145 DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c
#define DT_N_NODELABEL_gc2145         DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c

/* Bus info (controller: '/soc/i2c@58001c00', type: '['i2c']') */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_BUS_i2c 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_BUS DT_N_S_soc_S_i2c_58001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_REG_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_REG_IDX_0_VAL_ADDRESS 60
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_COMPAT_MATCHES_galaxycore_gc2145 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_COMPAT_VENDOR_IDX_0 "Galaxycore, Inc."
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_COMPAT_MODEL_IDX_0 "gc2145"
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, reset_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, reset_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reset_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, pwdn_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, pwdn_gpios, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, pwdn_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, pwdn_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_pwdn_gpios_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reg {60}
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reg_IDX_0 60
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible {"galaxycore,gc2145"}
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_IDX_0 "galaxycore,gc2145"
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_IDX_0_STRING_UNQUOTED galaxycore,gc2145
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_IDX_0_STRING_TOKEN galaxycore_gc2145
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_IDX_0_STRING_UPPER_TOKEN GALAXYCORE_GC2145
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, compatible, 0)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_d0_ph9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_PATH "/soc/pin-controller@58020000/dcmi_d0_ph9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FULL_NAME "dcmi_d0_ph9"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FULL_NAME_UNQUOTED dcmi_d0_ph9
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FULL_NAME_TOKEN dcmi_d0_ph9
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FULL_NAME_UPPER_TOKEN DCMI_D0_PH9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_NODELABEL(fn) fn(dcmi_d0_ph9)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_d0_ph9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_HASH viqFawzx6vEf2SqKkj9mhPeH_3odOekLRTY28iDj7Gg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_ORD 186
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_ORD_STR_SORTABLE 00186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_EXISTS 1
#define DT_N_NODELABEL_dcmi_d0_ph9 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_pinmux 3885
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_d1_ph10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_PATH "/soc/pin-controller@58020000/dcmi_d1_ph10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FULL_NAME "dcmi_d1_ph10"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FULL_NAME_UNQUOTED dcmi_d1_ph10
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FULL_NAME_TOKEN dcmi_d1_ph10
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FULL_NAME_UPPER_TOKEN DCMI_D1_PH10

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_NODELABEL(fn) fn(dcmi_d1_ph10)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_d1_ph10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_HASH us1sYEwlee8_e6DQZuygCdkVONGThdr8xQyAYVCVmkA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_ORD 187
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_ORD_STR_SORTABLE 00187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_EXISTS 1
#define DT_N_NODELABEL_dcmi_d1_ph10 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_pinmux 3917
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_d2_ph11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_PATH "/soc/pin-controller@58020000/dcmi_d2_ph11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FULL_NAME "dcmi_d2_ph11"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FULL_NAME_UNQUOTED dcmi_d2_ph11
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FULL_NAME_TOKEN dcmi_d2_ph11
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FULL_NAME_UPPER_TOKEN DCMI_D2_PH11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_NODELABEL(fn) fn(dcmi_d2_ph11)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_d2_ph11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_HASH N6Hlm4eOaW_Fb82gwXs9ogvFEw4zt_HzAo7bKjPxif4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_ORD 188
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_ORD_STR_SORTABLE 00188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_EXISTS 1
#define DT_N_NODELABEL_dcmi_d2_ph11 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_pinmux 3949
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_d3_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_PATH "/soc/pin-controller@58020000/dcmi_d3_pg11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FULL_NAME "dcmi_d3_pg11"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FULL_NAME_UNQUOTED dcmi_d3_pg11
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FULL_NAME_TOKEN dcmi_d3_pg11
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FULL_NAME_UPPER_TOKEN DCMI_D3_PG11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_NODELABEL(fn) fn(dcmi_d3_pg11)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_d3_pg11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_HASH PUbC5FeTTVmHxprz_XAEs676embB4JURmTYHQQ2YM3g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_ORD 189
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_ORD_STR_SORTABLE 00189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_EXISTS 1
#define DT_N_NODELABEL_dcmi_d3_pg11 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_pinmux 3437
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_d4_ph14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_PATH "/soc/pin-controller@58020000/dcmi_d4_ph14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FULL_NAME "dcmi_d4_ph14"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FULL_NAME_UNQUOTED dcmi_d4_ph14
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FULL_NAME_TOKEN dcmi_d4_ph14
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FULL_NAME_UPPER_TOKEN DCMI_D4_PH14

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_NODELABEL(fn) fn(dcmi_d4_ph14)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_d4_ph14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_HASH 0umVcTpJBfHaKKZYd7PsUDU1Ja5n_LlsGKocPLbWILQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_ORD 190
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_ORD_STR_SORTABLE 00190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_EXISTS 1
#define DT_N_NODELABEL_dcmi_d4_ph14 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_pinmux 4045
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_d5_pi4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_PATH "/soc/pin-controller@58020000/dcmi_d5_pi4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FULL_NAME "dcmi_d5_pi4"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FULL_NAME_UNQUOTED dcmi_d5_pi4
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FULL_NAME_TOKEN dcmi_d5_pi4
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FULL_NAME_UPPER_TOKEN DCMI_D5_PI4

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_NODELABEL(fn) fn(dcmi_d5_pi4)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_d5_pi4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_HASH F4eIoMP9AaFc1hbqrMr7CaWRkku0Xsl1I_MtlkJAPog

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_ORD 191
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_ORD_STR_SORTABLE 00191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_EXISTS 1
#define DT_N_NODELABEL_dcmi_d5_pi4 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_pinmux 4237
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_d6_pi6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_PATH "/soc/pin-controller@58020000/dcmi_d6_pi6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FULL_NAME "dcmi_d6_pi6"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FULL_NAME_UNQUOTED dcmi_d6_pi6
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FULL_NAME_TOKEN dcmi_d6_pi6
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FULL_NAME_UPPER_TOKEN DCMI_D6_PI6

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_NODELABEL(fn) fn(dcmi_d6_pi6)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_d6_pi6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_HASH 4cUbjhg45_FZoAGdycnf2_D3eBV5igjPFbZxkBoxRUU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_ORD 192
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_ORD_STR_SORTABLE 00192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_EXISTS 1
#define DT_N_NODELABEL_dcmi_d6_pi6 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_pinmux 4301
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_d7_pi7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_PATH "/soc/pin-controller@58020000/dcmi_d7_pi7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FULL_NAME "dcmi_d7_pi7"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FULL_NAME_UNQUOTED dcmi_d7_pi7
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FULL_NAME_TOKEN dcmi_d7_pi7
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FULL_NAME_UPPER_TOKEN DCMI_D7_PI7

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_NODELABEL(fn) fn(dcmi_d7_pi7)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_d7_pi7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_HASH kapieOJTeUS132eSWwuE_kTDdo1nfMo5icj1X6EKixU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_ORD 193
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_ORD_STR_SORTABLE 00193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_EXISTS 1
#define DT_N_NODELABEL_dcmi_d7_pi7 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_pinmux 4333
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_hsync_ph8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_PATH "/soc/pin-controller@58020000/dcmi_hsync_ph8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FULL_NAME "dcmi_hsync_ph8"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FULL_NAME_UNQUOTED dcmi_hsync_ph8
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FULL_NAME_TOKEN dcmi_hsync_ph8
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FULL_NAME_UPPER_TOKEN DCMI_HSYNC_PH8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_NODELABEL(fn) fn(dcmi_hsync_ph8)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_hsync_ph8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_HASH 815GnLdNG36CivAdUCaNqFNe7Xe3Ys1KoC8byfNe7PM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_ORD 194
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_ORD_STR_SORTABLE 00194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_EXISTS 1
#define DT_N_NODELABEL_dcmi_hsync_ph8 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_pinmux 3853
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_pixclk_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_PATH "/soc/pin-controller@58020000/dcmi_pixclk_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FULL_NAME "dcmi_pixclk_pa6"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FULL_NAME_UNQUOTED dcmi_pixclk_pa6
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FULL_NAME_TOKEN dcmi_pixclk_pa6
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FULL_NAME_UPPER_TOKEN DCMI_PIXCLK_PA6

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_NODELABEL(fn) fn(dcmi_pixclk_pa6)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_pixclk_pa6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_HASH mVi4YyOotcK1r2Fe2vvCwx71UuzWlve2s0gSPxBbdrY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_ORD 195
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_ORD_STR_SORTABLE 00195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_EXISTS 1
#define DT_N_NODELABEL_dcmi_pixclk_pa6 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_pinmux 205
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/dcmi_vsync_pi5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_PATH "/soc/pin-controller@58020000/dcmi_vsync_pi5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FULL_NAME "dcmi_vsync_pi5"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FULL_NAME_UNQUOTED dcmi_vsync_pi5
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FULL_NAME_TOKEN dcmi_vsync_pi5
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FULL_NAME_UPPER_TOKEN DCMI_VSYNC_PI5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_NODELABEL(fn) fn(dcmi_vsync_pi5)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_vsync_pi5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_HASH 33sSwDavP9e2cqB9QXNLD4BvqG2MPRYyxCXxJbTdC1I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_ORD 196
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_ORD_STR_SORTABLE 00196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_SUPPORTS_ORDS \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_EXISTS 1
#define DT_N_NODELABEL_dcmi_vsync_pi5 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_pinmux 4269
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/dcmi@48020000
 *
 * Node identifier: DT_N_S_soc_S_dcmi_48020000
 *
 * Binding (compatible = st,stm32-dcmi):
 *   $ZEPHYR_BASE/dts/bindings/video/st,stm32-dcmi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dcmi_48020000_PATH "/soc/dcmi@48020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dcmi_48020000_FULL_NAME "dcmi@48020000"
#define DT_N_S_soc_S_dcmi_48020000_FULL_NAME_UNQUOTED dcmi@48020000
#define DT_N_S_soc_S_dcmi_48020000_FULL_NAME_TOKEN dcmi_48020000
#define DT_N_S_soc_S_dcmi_48020000_FULL_NAME_UPPER_TOKEN DCMI_48020000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dcmi_48020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dcmi_48020000_CHILD_IDX 65

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dcmi_48020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_NODELABEL(fn) fn(dcmi)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dcmi_48020000_CHILD_NUM 1
#define DT_N_S_soc_S_dcmi_48020000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_dcmi_48020000_S_port)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000_S_port)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000_S_port, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000_S_port, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_dcmi_48020000_S_port)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000_S_port)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000_S_port, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000_S_port, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_dcmi_48020000_HASH AKyVuuDdy0BqNKfdyf9nqyXlgLq6PAMDsyCrGlq8t7w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dcmi_48020000_ORD 197
#define DT_N_S_soc_S_dcmi_48020000_ORD_STR_SORTABLE 00197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dcmi_48020000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	184, \
	185, \
	186, \
	187, \
	188, \
	189, \
	190, \
	191, \
	192, \
	193, \
	194, \
	195, \
	196,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dcmi_48020000_SUPPORTS_ORDS \
	198,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dcmi_48020000_EXISTS 1
#define DT_N_INST_0_st_stm32_dcmi DT_N_S_soc_S_dcmi_48020000
#define DT_N_NODELABEL_dcmi       DT_N_S_soc_S_dcmi_48020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dcmi_48020000_REG_NUM 1
#define DT_N_S_soc_S_dcmi_48020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_REG_IDX_0_VAL_ADDRESS 1208090624
#define DT_N_S_soc_S_dcmi_48020000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_dcmi_48020000_RANGES_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dcmi_48020000_IRQ_NUM 1
#define DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_VAL_irq 78
#define DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dcmi_48020000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dcmi_48020000_IRQ_NAME_dcmi_VAL_irq DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_dcmi_48020000_IRQ_NAME_dcmi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_IRQ_NAME_dcmi_VAL_priority DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_dcmi_48020000_IRQ_NAME_dcmi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_IRQ_NAME_dcmi_CONTROLLER DT_N_S_soc_S_dcmi_48020000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_dcmi_48020000_COMPAT_MATCHES_st_stm32_dcmi 1
#define DT_N_S_soc_S_dcmi_48020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dcmi_48020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_COMPAT_MODEL_IDX_0 "stm32-dcmi"
#define DT_N_S_soc_S_dcmi_48020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NUM 1
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6
#define DT_N_S_soc_S_dcmi_48020000_PINCTRL_NAME_default_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7

/* Generic property macros: */
#define DT_N_S_soc_S_dcmi_48020000_P_interrupts {78, 0}
#define DT_N_S_soc_S_dcmi_48020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_interrupts_IDX_0 78
#define DT_N_S_soc_S_dcmi_48020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dcmi_48020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_sensor DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_IDX_0 DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_IDX_0_PH DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dcmi_48020000, sensor, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000, sensor, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, sensor, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000, sensor, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_LEN 1
#define DT_N_S_soc_S_dcmi_48020000_P_sensor_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_bus_width 8
#define DT_N_S_soc_S_dcmi_48020000_P_bus_width_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dcmi_48020000_P_bus_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_bus_width_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_hsync_active 0
#define DT_N_S_soc_S_dcmi_48020000_P_hsync_active_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dcmi_48020000_P_hsync_active_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_hsync_active_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_hsync_active_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_vsync_active 0
#define DT_N_S_soc_S_dcmi_48020000_P_vsync_active_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dcmi_48020000_P_vsync_active_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_vsync_active_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_vsync_active_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pixelclk_active 0
#define DT_N_S_soc_S_dcmi_48020000_P_pixelclk_active_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dcmi_48020000_P_pixelclk_active_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pixelclk_active_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pixelclk_active_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_capture_rate 1
#define DT_N_S_soc_S_dcmi_48020000_P_capture_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dcmi_48020000_P_capture_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_capture_rate_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_capture_rate_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_40020000
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_VAL_channel 0
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_VAL_slot 75
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_VAL_channel_config 152704
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_VAL_features 0
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_IDX_0_VAL_features_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dcmi_48020000, dmas, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000, dmas, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_LEN 1
#define DT_N_S_soc_S_dcmi_48020000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_status "okay"
#define DT_N_S_soc_S_dcmi_48020000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dcmi_48020000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dcmi_48020000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dcmi_48020000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dcmi_48020000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dcmi_48020000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dcmi_48020000, status, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000, status, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_status_LEN 1
#define DT_N_S_soc_S_dcmi_48020000_P_status_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_compatible {"st,stm32-dcmi"}
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_IDX_0 "st,stm32-dcmi"
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dcmi
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_dcmi
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DCMI
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dcmi_48020000, compatible, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000, compatible, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_LEN 1
#define DT_N_S_soc_S_dcmi_48020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_reg {1208090624, 1024}
#define DT_N_S_soc_S_dcmi_48020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_reg_IDX_0 1208090624
#define DT_N_S_soc_S_dcmi_48020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dcmi_48020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names {"dcmi"}
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_IDX_0 "dcmi"
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_IDX_0_STRING_UNQUOTED dcmi
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_IDX_0_STRING_TOKEN dcmi
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN DCMI
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dcmi_48020000, interrupt_names, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000, interrupt_names, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_dcmi_48020000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_IDX_0_VAL_bus 220
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dcmi_48020000, clocks, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000, clocks, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_LEN 1
#define DT_N_S_soc_S_dcmi_48020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dcmi_48020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_wakeup_source 0
#define DT_N_S_soc_S_dcmi_48020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dcmi_48020000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_8 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_9 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_10 DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 7) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 8) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 9) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 10)
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 10)
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 10, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_0, 10, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_LEN 11
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_names, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_names, 0)
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_dcmi_48020000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/dcmi@48020000/port
 *
 * Node identifier: DT_N_S_soc_S_dcmi_48020000_S_port
 */

/* Node's full path: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_PATH "/soc/dcmi@48020000/port"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_FULL_NAME "port"
#define DT_N_S_soc_S_dcmi_48020000_S_port_FULL_NAME_UNQUOTED port
#define DT_N_S_soc_S_dcmi_48020000_S_port_FULL_NAME_TOKEN port
#define DT_N_S_soc_S_dcmi_48020000_S_port_FULL_NAME_UPPER_TOKEN PORT

/* Node parent (/soc/dcmi@48020000) identifier: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_PARENT DT_N_S_soc_S_dcmi_48020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_NODELABEL_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_dcmi_48020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dcmi_48020000_S_port_CHILD_NUM 1
#define DT_N_S_soc_S_dcmi_48020000_S_port_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint)
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint)
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint)
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint)
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_HASH FtRDZGuTtDnSxAKoDtjT4I75ptLd4ass4VeNz58HkcM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_ORD 198
#define DT_N_S_soc_S_dcmi_48020000_S_port_ORD_STR_SORTABLE 00198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_REQUIRES_ORDS \
	197,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_SUPPORTS_ORDS \
	199,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_REG_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_RANGES_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_IRQ_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_IRQ_LEVEL 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/dcmi@48020000/port/endpoint
 *
 * Node identifier: DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint
 */

/* Node's full path: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_PATH "/soc/dcmi@48020000/port/endpoint"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FULL_NAME "endpoint"
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FULL_NAME_UNQUOTED endpoint
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FULL_NAME_TOKEN endpoint
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FULL_NAME_UPPER_TOKEN ENDPOINT

/* Node parent (/soc/dcmi@48020000/port) identifier: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_PARENT DT_N_S_soc_S_dcmi_48020000_S_port

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_NODELABEL_NUM 1
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_NODELABEL(fn) fn(dcmi_ep_in)
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_NODELABEL_VARGS(fn, ...) fn(dcmi_ep_in, __VA_ARGS__)
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_dcmi_48020000_S_port) fn(DT_N_S_soc_S_dcmi_48020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_CHILD_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_HASH yuA5OY7iwp3Pv_2NaRHhdPf_h2iVwx8JUWStpl69F2Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_ORD 199
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_ORD_STR_SORTABLE 00199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_REQUIRES_ORDS \
	198,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_EXISTS 1
#define DT_N_NODELABEL_dcmi_ep_in DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_REG_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_RANGES_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_IRQ_NUM 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_IRQ_LEVEL 0
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /sdram@c0000000
 *
 * Node identifier: DT_N_S_sdram_c0000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sdram_c0000000_PATH "/sdram@c0000000"

/* Node's name with unit-address: */
#define DT_N_S_sdram_c0000000_FULL_NAME "sdram@c0000000"
#define DT_N_S_sdram_c0000000_FULL_NAME_UNQUOTED sdram@c0000000
#define DT_N_S_sdram_c0000000_FULL_NAME_TOKEN sdram_c0000000
#define DT_N_S_sdram_c0000000_FULL_NAME_UPPER_TOKEN SDRAM_C0000000

/* Node parent (/) identifier: */
#define DT_N_S_sdram_c0000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_sdram_c0000000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_sdram_c0000000_NODELABEL_NUM 1
#define DT_N_S_sdram_c0000000_FOREACH_NODELABEL(fn) fn(sdram1)
#define DT_N_S_sdram_c0000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdram1, __VA_ARGS__)
#define DT_N_S_sdram_c0000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sdram_c0000000_CHILD_NUM 0
#define DT_N_S_sdram_c0000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_sdram_c0000000_FOREACH_CHILD(fn) 
#define DT_N_S_sdram_c0000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_sdram_c0000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_sdram_c0000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_sdram_c0000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_sdram_c0000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_sdram_c0000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_sdram_c0000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_sdram_c0000000_HASH Q8y1srcTUfxHdQNh67OGtOv8bm1G6WdApGEnH03RxG4

/* Node's dependency ordinal: */
#define DT_N_S_sdram_c0000000_ORD 200
#define DT_N_S_sdram_c0000000_ORD_STR_SORTABLE 00200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sdram_c0000000_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sdram_c0000000_SUPPORTS_ORDS \
	201,

/* Existence and alternate IDs: */
#define DT_N_S_sdram_c0000000_EXISTS 1
#define DT_N_INST_5_zephyr_memory_region DT_N_S_sdram_c0000000
#define DT_N_INST_5_mmio_sram            DT_N_S_sdram_c0000000
#define DT_N_NODELABEL_sdram1            DT_N_S_sdram_c0000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_sdram_c0000000_REG_NUM 1
#define DT_N_S_sdram_c0000000_REG_IDX_0_EXISTS 1
#define DT_N_S_sdram_c0000000_REG_IDX_0_VAL_ADDRESS 3221225472
#define DT_N_S_sdram_c0000000_REG_IDX_0_VAL_SIZE 8388608
#define DT_N_S_sdram_c0000000_RANGES_NUM 0
#define DT_N_S_sdram_c0000000_FOREACH_RANGE(fn) 
#define DT_N_S_sdram_c0000000_IRQ_NUM 0
#define DT_N_S_sdram_c0000000_IRQ_LEVEL 0
#define DT_N_S_sdram_c0000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_sdram_c0000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_sdram_c0000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_sdram_c0000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_sdram_c0000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_sdram_c0000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_sdram_c0000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sdram_c0000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region "SDRAM1"
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_STRING_UNQUOTED SDRAM1
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_STRING_TOKEN SDRAM1
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SDRAM1
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_IDX_0 "SDRAM1"
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sdram_c0000000, zephyr_memory_region, 0)
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sdram_c0000000, zephyr_memory_region, 0)
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sdram_c0000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sdram_c0000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_sdram_c0000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_sdram_c0000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_sdram_c0000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_sdram_c0000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_sdram_c0000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_sdram_c0000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_sdram_c0000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_sdram_c0000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_sdram_c0000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_sdram_c0000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_sdram_c0000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_sdram_c0000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_sdram_c0000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sdram_c0000000, compatible, 0) \
	fn(DT_N_S_sdram_c0000000, compatible, 1)
#define DT_N_S_sdram_c0000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sdram_c0000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sdram_c0000000, compatible, 1)
#define DT_N_S_sdram_c0000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sdram_c0000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_sdram_c0000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_sdram_c0000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sdram_c0000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_sdram_c0000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_sdram_c0000000_P_compatible_LEN 2
#define DT_N_S_sdram_c0000000_P_compatible_EXISTS 1
#define DT_N_S_sdram_c0000000_P_reg {3221225472, 8388608}
#define DT_N_S_sdram_c0000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_sdram_c0000000_P_reg_IDX_0 3221225472
#define DT_N_S_sdram_c0000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_sdram_c0000000_P_reg_IDX_1 8388608
#define DT_N_S_sdram_c0000000_P_reg_EXISTS 1
#define DT_N_S_sdram_c0000000_P_zephyr_deferred_init 0
#define DT_N_S_sdram_c0000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_sdram_c0000000_P_wakeup_source 0
#define DT_N_S_sdram_c0000000_P_wakeup_source_EXISTS 1
#define DT_N_S_sdram_c0000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_sdram_c0000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_sdram_c0000000_P_zephyr_memory_attr 2097152
#define DT_N_S_sdram_c0000000_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /soc/display-controller@50001000
 *
 * Node identifier: DT_N_S_soc_S_display_controller_50001000
 *
 * Binding (compatible = st,stm32-ltdc):
 *   $ZEPHYR_BASE/dts/bindings/display/st,stm32-ltdc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_display_controller_50001000_PATH "/soc/display-controller@50001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_display_controller_50001000_FULL_NAME "display-controller@50001000"
#define DT_N_S_soc_S_display_controller_50001000_FULL_NAME_UNQUOTED display-controller@50001000
#define DT_N_S_soc_S_display_controller_50001000_FULL_NAME_TOKEN display_controller_50001000
#define DT_N_S_soc_S_display_controller_50001000_FULL_NAME_UPPER_TOKEN DISPLAY_CONTROLLER_50001000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_display_controller_50001000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_display_controller_50001000_CHILD_IDX 67

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_display_controller_50001000_NODELABEL_NUM 2
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_NODELABEL(fn) fn(ltdc) fn(zephyr_lcd_controller)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ltdc, __VA_ARGS__) fn(zephyr_lcd_controller, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_display_controller_50001000_CHILD_NUM 1
#define DT_N_S_soc_S_display_controller_50001000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_display_controller_50001000_HASH tuXl2nvZTwFr218jjkJLXjZw_0Wn_Svv7iOXFbTuRjo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_display_controller_50001000_ORD 201
#define DT_N_S_soc_S_display_controller_50001000_ORD_STR_SORTABLE 00201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_display_controller_50001000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59, \
	79, \
	80, \
	200,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_display_controller_50001000_SUPPORTS_ORDS \
	202,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_display_controller_50001000_EXISTS 1
#define DT_N_INST_0_st_stm32_ltdc            DT_N_S_soc_S_display_controller_50001000
#define DT_N_NODELABEL_ltdc                  DT_N_S_soc_S_display_controller_50001000
#define DT_N_NODELABEL_zephyr_lcd_controller DT_N_S_soc_S_display_controller_50001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_display_controller_50001000_REG_NUM 1
#define DT_N_S_soc_S_display_controller_50001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_REG_IDX_0_VAL_ADDRESS 1342181376
#define DT_N_S_soc_S_display_controller_50001000_REG_IDX_0_VAL_SIZE 512
#define DT_N_S_soc_S_display_controller_50001000_RANGES_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NUM 2
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_irq 88
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_irq 89
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_display_controller_50001000_IRQ_LEVEL 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_VAL_irq DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_VAL_priority DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_CONTROLLER DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_VAL_irq DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_VAL_priority DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_IRQ_NAME_ltdc_er_CONTROLLER DT_N_S_soc_S_display_controller_50001000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_MATCHES_st_stm32_ltdc 1
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_COMPAT_MODEL_IDX_0 "stm32-ltdc"
#define DT_N_S_soc_S_display_controller_50001000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_display_controller_50001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_VAL_pin 6
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, disp_on_gpios, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, disp_on_gpios, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, disp_on_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, disp_on_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_disp_on_gpios_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_VAL_pin 12
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, bl_ctrl_gpios, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, bl_ctrl_gpios, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, bl_ctrl_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, bl_ctrl_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_bl_ctrl_gpios_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram DT_N_S_sdram_c0000000
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_IDX_0 DT_N_S_sdram_c0000000
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_IDX_0_PH DT_N_S_sdram_c0000000
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, ext_sdram, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, ext_sdram, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, ext_sdram, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, ext_sdram, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_ext_sdram_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_VAL_bus 228
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, clocks, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, clocks, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_display_controller_50001000_P_resets_IDX_0_VAL_id 4484
#define DT_N_S_soc_S_display_controller_50001000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, resets, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, resets, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_resets_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_resets_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts {88, 0, 89, 0}
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_0 88
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_2 89
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_display_controller_50001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_red 0
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_red_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_green 0
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_green_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_blue 0
#define DT_N_S_soc_S_display_controller_50001000_P_def_back_color_blue_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_pixel_format 16
#define DT_N_S_soc_S_display_controller_50001000_P_pixel_format_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_height 800
#define DT_N_S_soc_S_display_controller_50001000_P_height_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_width 480
#define DT_N_S_soc_S_display_controller_50001000_P_width_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_status "okay"
#define DT_N_S_soc_S_display_controller_50001000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_display_controller_50001000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_display_controller_50001000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_display_controller_50001000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_display_controller_50001000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_display_controller_50001000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, status, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, status, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_status_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_status_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_compatible {"st,stm32-ltdc"}
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0 "st,stm32-ltdc"
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ltdc
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0_STRING_TOKEN st_stm32_ltdc
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LTDC
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, compatible, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, compatible, 0)
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_LEN 1
#define DT_N_S_soc_S_display_controller_50001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_reg {1342181376, 512}
#define DT_N_S_soc_S_display_controller_50001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_reg_IDX_0 1342181376
#define DT_N_S_soc_S_display_controller_50001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_reg_IDX_1 512
#define DT_N_S_soc_S_display_controller_50001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names {"ltdc", "ltdc_er"}
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0 "ltdc"
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0_STRING_UNQUOTED ltdc
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0_STRING_TOKEN ltdc
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LTDC
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1 "ltdc_er"
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1_STRING_UNQUOTED ltdc_er
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1_STRING_TOKEN ltdc_er
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN LTDC_ER
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 1)
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 1)
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_display_controller_50001000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_display_controller_50001000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_display_controller_50001000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_wakeup_source 0
#define DT_N_S_soc_S_display_controller_50001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_display_controller_50001000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/display-controller@50001000/display-timings
 *
 * Node identifier: DT_N_S_soc_S_display_controller_50001000_S_display_timings
 *
 * Binding (compatible = zephyr,panel-timing):
 *   $ZEPHYR_BASE/dts/bindings/display/panel/panel-timing.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_PATH "/soc/display-controller@50001000/display-timings"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FULL_NAME "display-timings"
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FULL_NAME_UNQUOTED display-timings
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FULL_NAME_TOKEN display_timings
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FULL_NAME_UPPER_TOKEN DISPLAY_TIMINGS

/* Node parent (/soc/display-controller@50001000) identifier: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_PARENT DT_N_S_soc_S_display_controller_50001000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_NODELABEL_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_display_controller_50001000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_CHILD_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_HASH 6ySWdkKqLTRGJ6vGA0r99ybGPwvFI9yc_ncFQmz9M3g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_ORD 202
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_ORD_STR_SORTABLE 00202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_REQUIRES_ORDS \
	201,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_EXISTS 1
#define DT_N_INST_0_zephyr_panel_timing DT_N_S_soc_S_display_controller_50001000_S_display_timings

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_REG_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_RANGES_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_IRQ_NUM 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_IRQ_LEVEL 0
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_MATCHES_zephyr_panel_timing 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_COMPAT_MODEL_IDX_0 "panel-timing"
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_len 2
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_len_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_len 2
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_len_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hback_porch 2
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hback_porch_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vback_porch 60
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vback_porch_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hfront_porch 2
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hfront_porch_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vfront_porch 10
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vfront_porch_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_hsync_active_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_vsync_active_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_de_active_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active_IDX_0_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_display_controller_50001000_S_display_timings_P_pixelclk_active_EXISTS 1

/*
 * Devicetree node: /soc/dsihost@50000000
 *
 * Node identifier: DT_N_S_soc_S_dsihost_50000000
 *
 * Binding (compatible = st,stm32-mipi-dsi):
 *   $ZEPHYR_BASE/dts/bindings/mipi-dsi/st,stm32-mipi-dsi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dsihost_50000000_PATH "/soc/dsihost@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dsihost_50000000_FULL_NAME "dsihost@50000000"
#define DT_N_S_soc_S_dsihost_50000000_FULL_NAME_UNQUOTED dsihost@50000000
#define DT_N_S_soc_S_dsihost_50000000_FULL_NAME_TOKEN dsihost_50000000
#define DT_N_S_soc_S_dsihost_50000000_FULL_NAME_UPPER_TOKEN DSIHOST_50000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dsihost_50000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dsihost_50000000_CHILD_IDX 70

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dsihost_50000000_NODELABEL_NUM 2
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_NODELABEL(fn) fn(mipi_dsi) fn(zephyr_mipi_dsi)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mipi_dsi, __VA_ARGS__) fn(zephyr_mipi_dsi, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dsihost_50000000_CHILD_NUM 1
#define DT_N_S_soc_S_dsihost_50000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_dsihost_50000000_HASH 9sTpBGS3zYCuf59HAeaEA3F6t_AO3h188_7ObTguxXg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dsihost_50000000_ORD 203
#define DT_N_S_soc_S_dsihost_50000000_ORD_STR_SORTABLE 00203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dsihost_50000000_REQUIRES_ORDS \
	4, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dsihost_50000000_SUPPORTS_ORDS \
	204,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dsihost_50000000_EXISTS 1
#define DT_N_INST_0_st_stm32_mipi_dsi  DT_N_S_soc_S_dsihost_50000000
#define DT_N_NODELABEL_mipi_dsi        DT_N_S_soc_S_dsihost_50000000
#define DT_N_NODELABEL_zephyr_mipi_dsi DT_N_S_soc_S_dsihost_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dsihost_50000000_REG_NUM 1
#define DT_N_S_soc_S_dsihost_50000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_REG_IDX_0_VAL_ADDRESS 1342177280
#define DT_N_S_soc_S_dsihost_50000000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_dsihost_50000000_RANGES_NUM 0
#define DT_N_S_soc_S_dsihost_50000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dsihost_50000000_IRQ_NUM 0
#define DT_N_S_soc_S_dsihost_50000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_dsihost_50000000_COMPAT_MATCHES_st_stm32_mipi_dsi 1
#define DT_N_S_soc_S_dsihost_50000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dsihost_50000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_COMPAT_MODEL_IDX_0 "stm32-mipi-dsi"
#define DT_N_S_soc_S_dsihost_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dsihost_50000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_VAL_bus 228
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_NAME "dsiclk"
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_dsiclk_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_dsiclk_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_dsiclk_VAL_bus DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_dsiclk_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_dsiclk_VAL_bits DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_dsiclk_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_VAL_bus 4
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_NAME "refclk"
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_refclk_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_refclk_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_refclk_VAL_bus DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_refclk_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_refclk_VAL_bits DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_refclk_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_VAL_bus 16
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_VAL_bits 255
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_NAME "pixelclk"
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_pixelclk_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_pixelclk_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_pixelclk_VAL_bus DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_VAL_bus
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_pixelclk_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_pixelclk_VAL_bits DT_N_S_soc_S_dsihost_50000000_P_clocks_IDX_2_VAL_bits
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_NAME_pixelclk_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000, clocks, 0) \
	fn(DT_N_S_soc_S_dsihost_50000000, clocks, 1) \
	fn(DT_N_S_soc_S_dsihost_50000000, clocks, 2)
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, clocks, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, clocks, 2)
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, clocks, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, clocks, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_LEN 3
#define DT_N_S_soc_S_dsihost_50000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names {"dsiclk", "refclk", "pixelclk"}
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_0 "dsiclk"
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_0_STRING_UNQUOTED dsiclk
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_0_STRING_TOKEN dsiclk
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_0_STRING_UPPER_TOKEN DSICLK
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_1 "refclk"
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_1_STRING_UNQUOTED refclk
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_1_STRING_TOKEN refclk
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_1_STRING_UPPER_TOKEN REFCLK
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_2 "pixelclk"
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_2_STRING_UNQUOTED pixelclk
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_2_STRING_TOKEN pixelclk
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_IDX_2_STRING_UPPER_TOKEN PIXELCLK
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 0) \
	fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 1) \
	fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 2)
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 2)
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_LEN 3
#define DT_N_S_soc_S_dsihost_50000000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_dsihost_50000000_P_resets_IDX_0_VAL_id 4484
#define DT_N_S_soc_S_dsihost_50000000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000, resets, 0)
#define DT_N_S_soc_S_dsihost_50000000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000, resets, 0)
#define DT_N_S_soc_S_dsihost_50000000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_resets_LEN 1
#define DT_N_S_soc_S_dsihost_50000000_P_resets_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_hs_active_high 1
#define DT_N_S_soc_S_dsihost_50000000_P_hs_active_high_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_vs_active_high 1
#define DT_N_S_soc_S_dsihost_50000000_P_vs_active_high_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_de_active_high 1
#define DT_N_S_soc_S_dsihost_50000000_P_de_active_high_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_loosely_packed 0
#define DT_N_S_soc_S_dsihost_50000000_P_loosely_packed_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_largest_packet_size 16
#define DT_N_S_soc_S_dsihost_50000000_P_largest_packet_size_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_bta_ack_disable 0
#define DT_N_S_soc_S_dsihost_50000000_P_bta_ack_disable_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_non_continuous 0
#define DT_N_S_soc_S_dsihost_50000000_P_non_continuous_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_pll_ndiv 125
#define DT_N_S_soc_S_dsihost_50000000_P_pll_ndiv_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_pll_idf 4
#define DT_N_S_soc_S_dsihost_50000000_P_pll_idf_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_pll_odf 0
#define DT_N_S_soc_S_dsihost_50000000_P_pll_odf_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings {35, 35, 35, 35, 0, 10}
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_0 35
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_1 35
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_2 35
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_3 35
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_4 0
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_IDX_5 10
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 0) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 1) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 2) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 3) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 4) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 5)
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 5)
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 5, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dsihost_50000000, phy_timings, 5, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_LEN 6
#define DT_N_S_soc_S_dsihost_50000000_P_phy_timings_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_status "okay"
#define DT_N_S_soc_S_dsihost_50000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dsihost_50000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dsihost_50000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dsihost_50000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dsihost_50000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dsihost_50000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000, status, 0)
#define DT_N_S_soc_S_dsihost_50000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000, status, 0)
#define DT_N_S_soc_S_dsihost_50000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_status_LEN 1
#define DT_N_S_soc_S_dsihost_50000000_P_status_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_compatible {"st,stm32-mipi-dsi"}
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_IDX_0 "st,stm32-mipi-dsi"
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-mipi-dsi
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_mipi_dsi
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_MIPI_DSI
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000, compatible, 0)
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000, compatible, 0)
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_LEN 1
#define DT_N_S_soc_S_dsihost_50000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_reg {1342177280, 4096}
#define DT_N_S_soc_S_dsihost_50000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_reg_IDX_0 1342177280
#define DT_N_S_soc_S_dsihost_50000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dsihost_50000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dsihost_50000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_wakeup_source 0
#define DT_N_S_soc_S_dsihost_50000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dsihost_50000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dsihost@50000000/st7701@0
 *
 * Node identifier: DT_N_S_soc_S_dsihost_50000000_S_st7701_0
 *
 * Binding (compatible = sitronix,st7701):
 *   $ZEPHYR_BASE/dts/bindings/display/sitronix,st7701.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_PATH "/soc/dsihost@50000000/st7701@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FULL_NAME "st7701@0"
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FULL_NAME_UNQUOTED st7701@0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FULL_NAME_TOKEN st7701_0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FULL_NAME_UPPER_TOKEN ST7701_0

/* Node parent (/soc/dsihost@50000000) identifier: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_PARENT DT_N_S_soc_S_dsihost_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_NODELABEL(fn) fn(st7701)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(st7701, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_dsihost_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_CHILD_NUM 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_HASH lot5QBT59LHenApwoy2rfLA4daKhzvJ_HcdvVTPJid4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_ORD 204
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_ORD_STR_SORTABLE 00204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_REQUIRES_ORDS \
	203,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_EXISTS 1
#define DT_N_INST_0_sitronix_st7701 DT_N_S_soc_S_dsihost_50000000_S_st7701_0
#define DT_N_NODELABEL_st7701       DT_N_S_soc_S_dsihost_50000000_S_st7701_0

/* Bus info (controller: '/soc/dsihost@50000000', type: '['mipi-dsi']') */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_BUS_mipi_dsi 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_BUS DT_N_S_soc_S_dsihost_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_REG_NUM 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_RANGES_NUM 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_IRQ_NUM 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_COMPAT_MATCHES_sitronix_st7701 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_COMPAT_VENDOR_IDX_0 "Sitronix Technology Corporation"
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_COMPAT_MODEL_IDX_0 "st7701"
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_rotation 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_rotation_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_rotation_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_rotation_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_rotation_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_reg {0}
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes {2}
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes_IDX_0 2
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, data_lanes, 0)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, data_lanes, 0)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, data_lanes, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, data_lanes, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes_LEN 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_data_lanes_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_pixel_format 3
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_pixel_format_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status "okay"
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, status, 0)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, status, 0)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_LEN 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_status_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible {"sitronix,st7701"}
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_IDX_0 "sitronix,st7701"
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_IDX_0_STRING_UNQUOTED sitronix,st7701
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_IDX_0_STRING_TOKEN sitronix_st7701
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SITRONIX_ST7701
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, compatible, 0)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, compatible, 0)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_LEN 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_wakeup_source 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_height 800
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_height_EXISTS 1
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_width 480
#define DT_N_S_soc_S_dsihost_50000000_S_st7701_0_P_width_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40028000
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40028000
 *
 * Binding (compatible = st,stm32h7-ethernet):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/st,stm32h7-ethernet.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40028000_PATH "/soc/ethernet@40028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40028000_FULL_NAME "ethernet@40028000"
#define DT_N_S_soc_S_ethernet_40028000_FULL_NAME_UNQUOTED ethernet@40028000
#define DT_N_S_soc_S_ethernet_40028000_FULL_NAME_TOKEN ethernet_40028000
#define DT_N_S_soc_S_ethernet_40028000_FULL_NAME_UPPER_TOKEN ETHERNET_40028000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_40028000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_40028000_CHILD_IDX 61

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_40028000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_NODELABEL(fn) fn(mac)
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mac, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_40028000_CHILD_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio)
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio)
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_40028000_HASH NBHLaJx7ay1JQmiZCtQoklPEGDXvh9V0u5wy5wSK0dE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40028000_ORD 205
#define DT_N_S_soc_S_ethernet_40028000_ORD_STR_SORTABLE 00205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40028000_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40028000_SUPPORTS_ORDS \
	206,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40028000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_ethernet DT_N_S_soc_S_ethernet_40028000
#define DT_N_INST_0_st_stm32_ethernet   DT_N_S_soc_S_ethernet_40028000
#define DT_N_NODELABEL_mac              DT_N_S_soc_S_ethernet_40028000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40028000_REG_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_VAL_ADDRESS 1073905664
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_VAL_SIZE 32768
#define DT_N_S_soc_S_ethernet_40028000_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40028000_IRQ_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ethernet_40028000_IRQ_LEVEL 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MATCHES_st_stm32h7_ethernet 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MODEL_IDX_0 "stm32h7-ethernet"
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MATCHES_st_stm32_ethernet 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MODEL_IDX_1 "stm32-ethernet"
#define DT_N_S_soc_S_ethernet_40028000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40028000_P_reg {1073905664, 32768}
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_ethernet_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts {61, 0}
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus 216
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_NAME "stmmaceth"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus 216
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits 65536
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_NAME "mac-clk-tx"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus 216
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits 131072
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_NAME "mac-clk-rx"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_LEN 3
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names {"stmmaceth", "mac-clk-tx", "mac-clk-rx"}
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0 "stmmaceth"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_STRING_UNQUOTED stmmaceth
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_STRING_TOKEN stmmaceth
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_STRING_UPPER_TOKEN STMMACETH
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1 "mac-clk-tx"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_STRING_UNQUOTED mac-clk-tx
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_STRING_TOKEN mac_clk_tx
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_STRING_UPPER_TOKEN MAC_CLK_TX
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2 "mac-clk-rx"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_STRING_UNQUOTED mac-clk-rx
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_STRING_TOKEN mac_clk_rx
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_STRING_UPPER_TOKEN MAC_CLK_RX
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_LEN 3
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_random_mac_address 0
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_status "disabled"
#define DT_N_S_soc_S_ethernet_40028000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ethernet_40028000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ethernet_40028000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ethernet_40028000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ethernet_40028000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_ethernet_40028000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, status, 0)
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000, status, 0)
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_40028000_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible {"st,stm32h7-ethernet", "st,stm32-ethernet"}
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0 "st,stm32h7-ethernet"
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-ethernet
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_ethernet
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_ETHERNET
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_1 "st,stm32-ethernet"
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-ethernet
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_1_STRING_TOKEN st_stm32_ethernet
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_ETHERNET
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, compatible, 1)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, compatible, 1)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40028000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_LEN 2
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40028000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40028000/mdio
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40028000_S_mdio
 *
 * Binding (compatible = st,stm32-mdio):
 *   $ZEPHYR_BASE/dts/bindings/mdio/st,stm32-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_PATH "/soc/ethernet@40028000/mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FULL_NAME "mdio"
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FULL_NAME_UNQUOTED mdio
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FULL_NAME_TOKEN mdio
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FULL_NAME_UPPER_TOKEN MDIO

/* Node parent (/soc/ethernet@40028000) identifier: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_PARENT DT_N_S_soc_S_ethernet_40028000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_NODELABEL(fn) fn(mdio)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(mdio, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_ethernet_40028000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_CHILD_NUM 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_HASH 0taHKBrwQoii9rVChKS5oAHGd2QEKtUmsV_gJwnM__M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_ORD 206
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_ORD_STR_SORTABLE 00206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_REQUIRES_ORDS \
	205,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_EXISTS 1
#define DT_N_INST_0_st_stm32_mdio DT_N_S_soc_S_ethernet_40028000_S_mdio
#define DT_N_NODELABEL_mdio       DT_N_S_soc_S_ethernet_40028000_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_REG_NUM 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_COMPAT_MATCHES_st_stm32_mdio 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_COMPAT_MODEL_IDX_0 "stm32-mdio"
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_suppress_preamble 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_suppress_preamble_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_clock_frequency 2500000
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status "disabled"
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, status, 0)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, status, 0)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible {"st,stm32-mdio"}
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_IDX_0 "st,stm32-mdio"
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-mdio
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_IDX_0_STRING_TOKEN st_stm32_mdio
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_MDIO
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_40028000_S_mdio_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000
 *
 * Binding (compatible = st,stm32-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/st,stm32-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_52002000_PATH "/soc/flash-controller@52002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_52002000_FULL_NAME "flash-controller@52002000"
#define DT_N_S_soc_S_flash_controller_52002000_FULL_NAME_UNQUOTED flash-controller@52002000
#define DT_N_S_soc_S_flash_controller_52002000_FULL_NAME_TOKEN flash_controller_52002000
#define DT_N_S_soc_S_flash_controller_52002000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_52002000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_52002000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_52002000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_52002000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_52002000_HASH WEWB1xRlcWFNLQZuhd2BHFjaiQlXm55cRtjwi1OAJxE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_ORD 207
#define DT_N_S_soc_S_flash_controller_52002000_ORD_STR_SORTABLE 00207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_SUPPORTS_ORDS \
	208,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_EXISTS 1
#define DT_N_INST_0_st_stm32_flash_controller   DT_N_S_soc_S_flash_controller_52002000
#define DT_N_INST_0_st_stm32h7_flash_controller DT_N_S_soc_S_flash_controller_52002000
#define DT_N_NODELABEL_flash                    DT_N_S_soc_S_flash_controller_52002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_52002000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_VAL_ADDRESS 1375739904
#define DT_N_S_soc_S_flash_controller_52002000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_flash_controller_52002000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_52002000_IRQ_LEVEL 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MATCHES_st_stm32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MODEL_IDX_0 "stm32-flash-controller"
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MATCHES_st_stm32h7_flash_controller 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_COMPAT_MODEL_IDX_1 "stm32h7-flash-controller"
#define DT_N_S_soc_S_flash_controller_52002000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_52002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_P_st_rdp1_enable_byte 85
#define DT_N_S_soc_S_flash_controller_52002000_P_st_rdp1_enable_byte_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_reg {1375739904, 1024}
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_0 1375739904
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_52002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible {"st,stm32-flash-controller", "st,stm32h7-flash-controller"}
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0 "st,stm32-flash-controller"
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-flash-controller
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0_STRING_TOKEN st_stm32_flash_controller
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_FLASH_CONTROLLER
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_1 "st,stm32h7-flash-controller"
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32h7-flash-controller
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_1_STRING_TOKEN st_stm32h7_flash_controller
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32H7_FLASH_CONTROLLER
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 0) \
	fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_52002000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_52002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts {4, 0}
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_52002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000, clocks, 0)
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000, clocks, 0)
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_LEN 1
#define DT_N_S_soc_S_flash_controller_52002000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_52002000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_52002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_52002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000/flash@8000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
 *
 * Binding (compatible = st,stm32-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/st,stm32-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_PATH "/soc/flash-controller@52002000/flash@8000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FULL_NAME "flash@8000000"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FULL_NAME_UNQUOTED flash@8000000
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FULL_NAME_TOKEN flash_8000000
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FULL_NAME_UPPER_TOKEN FLASH_8000000

/* Node parent (/soc/flash-controller@52002000) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_PARENT DT_N_S_soc_S_flash_controller_52002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_HASH 7O_AwMJXCoBtwbLq9JRsLSatE9GW8CNWiahjp_NvuTQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_ORD 208
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_ORD_STR_SORTABLE 00208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REQUIRES_ORDS \
	207,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_SUPPORTS_ORDS \
	209,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_EXISTS 1
#define DT_N_INST_0_st_stm32_nv_flash DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
#define DT_N_INST_0_soc_nv_flash      DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
#define DT_N_NODELABEL_flash0         DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_VAL_ADDRESS 134217728
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_REG_IDX_0_VAL_SIZE 1048576
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MATCHES_st_stm32_nv_flash 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MODEL_IDX_0 "stm32-nv-flash"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_max_erase_time 4000
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_max_erase_time_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_erase_block_size 131072
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_write_block_size 32
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status "okay"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, status, 0)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, status, 0)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_LEN 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_status_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible {"st,stm32-nv-flash", "soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0 "st,stm32-nv-flash"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-nv-flash
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_nv_flash
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_NV_FLASH
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_IDX_1_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 0) \
	fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg {134217728, 1048576}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_0 134217728
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000/flash@8000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_PATH "/soc/flash-controller@52002000/flash@8000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@52002000/flash@8000000) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_PARENT DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_CHILD_NUM 3
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_HASH tEALcfODTfXPwglDO0S7Il2sMOwmw2wMLo53EGRFaO0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_ORD 209
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_ORD_STR_SORTABLE 00209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_REQUIRES_ORDS \
	208,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_SUPPORTS_ORDS \
	210, \
	211, \
	212,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@52002000/flash@8000000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_PATH "/soc/flash-controller@52002000/flash@8000000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@52002000/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_HASH Y2f6PyeZYeS9qr4h9B5CBE5nAVPkM_iJ_AH1rDDnYxg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_ORD 210
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_ORD_STR_SORTABLE 00210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_REQUIRES_ORDS \
	209,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 262144
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label "bootloader"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_UNQUOTED bootloader
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_TOKEN bootloader
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN BOOTLOADER
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_IDX_0 "bootloader"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_read_only 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_reg {0, 262144}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_1 262144
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000/flash@8000000/partitions/partition@40000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_PATH "/soc/flash-controller@52002000/flash@8000000/partitions/partition@40000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FULL_NAME "partition@40000"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FULL_NAME_UNQUOTED partition@40000
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FULL_NAME_TOKEN partition_40000
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FULL_NAME_UPPER_TOKEN PARTITION_40000

/* Node parent (/soc/flash-controller@52002000/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_PARENT DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_NODELABEL(fn) fn(slot0_partition)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_HASH kIHz4FLHo0sl_1qjfiajBQkRNmpBPSr0J4dz9SqHO6Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_ORD 211
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_ORD_STR_SORTABLE 00211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_REQUIRES_ORDS \
	209,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_REG_IDX_0_VAL_ADDRESS 262144
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_REG_IDX_0_VAL_SIZE 786432
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, label, 0)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, label, 0)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_reg {262144, 786432}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_reg_IDX_0 262144
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_reg_IDX_1 786432
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@52002000/flash@8000000/partitions/partition@e0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_PATH "/soc/flash-controller@52002000/flash@8000000/partitions/partition@e0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FULL_NAME "partition@e0000"
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FULL_NAME_UNQUOTED partition@e0000
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FULL_NAME_TOKEN partition_e0000
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FULL_NAME_UPPER_TOKEN PARTITION_E0000

/* Node parent (/soc/flash-controller@52002000/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_PARENT DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_NODELABEL(fn) fn(user_sketch)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_sketch, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_HASH _mO1ZLWmKcfCbeIRVhMEcNzftLOdCs64I5PovCQqGjI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_ORD 212
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_ORD_STR_SORTABLE 00212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_REQUIRES_ORDS \
	209,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_EXISTS 1
#define DT_N_NODELABEL_user_sketch DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_REG_IDX_0_VAL_ADDRESS 917504
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_REG_IDX_0_VAL_SIZE 131072
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_P_reg {917504, 131072}
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_P_reg_IDX_0 917504
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/i2c@58001c00/gc2145@3c/port
 *
 * Node identifier: DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_PATH "/soc/i2c@58001c00/gc2145@3c/port"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FULL_NAME "port"
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FULL_NAME_UNQUOTED port
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FULL_NAME_TOKEN port
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FULL_NAME_UPPER_TOKEN PORT

/* Node parent (/soc/i2c@58001c00/gc2145@3c) identifier: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_PARENT DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_NODELABEL_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_CHILD_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_HASH yJ2zlP7DI_k5KNjJkF6ixdlZUMorGdW6G21UbwUNiKs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_ORD 213
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_ORD_STR_SORTABLE 00213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_REQUIRES_ORDS \
	185,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_SUPPORTS_ORDS \
	214,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_EXISTS 1

/* Bus info (controller: '/soc/i2c@58001c00', type: '['i2c']') */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_BUS_i2c 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_BUS DT_N_S_soc_S_i2c_58001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_REG_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/i2c@58001c00/gc2145@3c/port/endpoint
 *
 * Node identifier: DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_PATH "/soc/i2c@58001c00/gc2145@3c/port/endpoint"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FULL_NAME "endpoint"
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FULL_NAME_UNQUOTED endpoint
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FULL_NAME_TOKEN endpoint
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FULL_NAME_UPPER_TOKEN ENDPOINT

/* Node parent (/soc/i2c@58001c00/gc2145@3c/port) identifier: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_PARENT DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_NODELABEL(fn) fn(gc2145_ep_out)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_NODELABEL_VARGS(fn, ...) fn(gc2145_ep_out, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_HASH VoRsnUB_Zfm9f_2kreMaE7tmLdSOmCdbMuof3jVYnXk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_ORD 214
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_ORD_STR_SORTABLE 00214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_REQUIRES_ORDS \
	213,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_EXISTS 1
#define DT_N_NODELABEL_gc2145_ep_out DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint

/* Bus info (controller: '/soc/i2c@58001c00', type: '['i2c']') */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_BUS_i2c 1
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_BUS DT_N_S_soc_S_i2c_58001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_REG_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a0_pf0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_PATH "/soc/pin-controller@58020000/fmc_a0_pf0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FULL_NAME "fmc_a0_pf0"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FULL_NAME_UNQUOTED fmc_a0_pf0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FULL_NAME_TOKEN fmc_a0_pf0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FULL_NAME_UPPER_TOKEN FMC_A0_PF0

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_CHILD_IDX 58

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_NODELABEL(fn) fn(fmc_a0_pf0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a0_pf0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_HASH CD2PiqCI4xQKP6d8LTJWcbVvcJ1zDf95YtUri7TYVnQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_ORD 215
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_ORD_STR_SORTABLE 00215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_EXISTS 1
#define DT_N_NODELABEL_fmc_a0_pf0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_pinmux 2572
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a10_pg0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_PATH "/soc/pin-controller@58020000/fmc_a10_pg0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FULL_NAME "fmc_a10_pg0"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FULL_NAME_UNQUOTED fmc_a10_pg0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FULL_NAME_TOKEN fmc_a10_pg0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FULL_NAME_UPPER_TOKEN FMC_A10_PG0

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_CHILD_IDX 69

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_NODELABEL(fn) fn(fmc_a10_pg0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a10_pg0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_HASH qHlFsEpNUM3_uMqezR1bcLTU8cKe_mQpEDMEJ47KjKc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_ORD 216
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_ORD_STR_SORTABLE 00216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_EXISTS 1
#define DT_N_NODELABEL_fmc_a10_pg0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_pinmux 3084
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a11_pg1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_PATH "/soc/pin-controller@58020000/fmc_a11_pg1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FULL_NAME "fmc_a11_pg1"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FULL_NAME_UNQUOTED fmc_a11_pg1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FULL_NAME_TOKEN fmc_a11_pg1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FULL_NAME_UPPER_TOKEN FMC_A11_PG1

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_CHILD_IDX 70

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_NODELABEL(fn) fn(fmc_a11_pg1)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a11_pg1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_HASH b5VoCm0WFy4DuNsQM8cx0k1rNhMfIiprZ7BLL59OBFY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_ORD 217
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_ORD_STR_SORTABLE 00217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_EXISTS 1
#define DT_N_NODELABEL_fmc_a11_pg1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_pinmux 3116
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a12_pg2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_PATH "/soc/pin-controller@58020000/fmc_a12_pg2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FULL_NAME "fmc_a12_pg2"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FULL_NAME_UNQUOTED fmc_a12_pg2
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FULL_NAME_TOKEN fmc_a12_pg2
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FULL_NAME_UPPER_TOKEN FMC_A12_PG2

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_CHILD_IDX 71

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_NODELABEL(fn) fn(fmc_a12_pg2)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a12_pg2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_HASH TY5zmTBMpXZuRdNuJzfXNcgBQwqjks4bTbmmLj_5M_U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_ORD 218
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_ORD_STR_SORTABLE 00218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_EXISTS 1
#define DT_N_NODELABEL_fmc_a12_pg2 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_pinmux 3148
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a14_pg4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_PATH "/soc/pin-controller@58020000/fmc_a14_pg4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FULL_NAME "fmc_a14_pg4"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FULL_NAME_UNQUOTED fmc_a14_pg4
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FULL_NAME_TOKEN fmc_a14_pg4
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FULL_NAME_UPPER_TOKEN FMC_A14_PG4

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_CHILD_IDX 72

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_NODELABEL(fn) fn(fmc_a14_pg4)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a14_pg4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_HASH KkHnvHz1j_7XVF0Jmc5anRbXulMDmAaRUGvg2rrTtko

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_ORD 219
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_ORD_STR_SORTABLE 00219

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_EXISTS 1
#define DT_N_NODELABEL_fmc_a14_pg4 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_pinmux 3212
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a15_pg5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_PATH "/soc/pin-controller@58020000/fmc_a15_pg5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FULL_NAME "fmc_a15_pg5"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FULL_NAME_UNQUOTED fmc_a15_pg5
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FULL_NAME_TOKEN fmc_a15_pg5
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FULL_NAME_UPPER_TOKEN FMC_A15_PG5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_CHILD_IDX 73

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_NODELABEL(fn) fn(fmc_a15_pg5)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a15_pg5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_HASH kpaWI4oWNw8kaxhpMa_Fjg8EJvHZbFBgz8TJg0TMUhQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_ORD 220
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_ORD_STR_SORTABLE 00220

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_EXISTS 1
#define DT_N_NODELABEL_fmc_a15_pg5 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_pinmux 3244
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a1_pf1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_PATH "/soc/pin-controller@58020000/fmc_a1_pf1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FULL_NAME "fmc_a1_pf1"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FULL_NAME_UNQUOTED fmc_a1_pf1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FULL_NAME_TOKEN fmc_a1_pf1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FULL_NAME_UPPER_TOKEN FMC_A1_PF1

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_CHILD_IDX 59

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_NODELABEL(fn) fn(fmc_a1_pf1)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a1_pf1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_HASH 1CXrMCa0BShPaH_EJPxrS_iy5md1Uy0BsrDx4bZREaw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_ORD 221
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_ORD_STR_SORTABLE 00221

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_EXISTS 1
#define DT_N_NODELABEL_fmc_a1_pf1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_pinmux 2604
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a2_pf2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_PATH "/soc/pin-controller@58020000/fmc_a2_pf2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FULL_NAME "fmc_a2_pf2"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FULL_NAME_UNQUOTED fmc_a2_pf2
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FULL_NAME_TOKEN fmc_a2_pf2
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FULL_NAME_UPPER_TOKEN FMC_A2_PF2

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_CHILD_IDX 60

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_NODELABEL(fn) fn(fmc_a2_pf2)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a2_pf2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_HASH Dvl5JyUZbNaoDSw1PSu0JxO40aOIN_peR4dnht1iH30

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_ORD 222
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_ORD_STR_SORTABLE 00222

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_EXISTS 1
#define DT_N_NODELABEL_fmc_a2_pf2 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_pinmux 2636
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a3_pf3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_PATH "/soc/pin-controller@58020000/fmc_a3_pf3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FULL_NAME "fmc_a3_pf3"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FULL_NAME_UNQUOTED fmc_a3_pf3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FULL_NAME_TOKEN fmc_a3_pf3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FULL_NAME_UPPER_TOKEN FMC_A3_PF3

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_CHILD_IDX 61

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_NODELABEL(fn) fn(fmc_a3_pf3)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a3_pf3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_HASH KEkQhsJUJX9lK4WEdGRf6KRKn_CCrjWZx9ML4Q1fLxg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_ORD 223
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_ORD_STR_SORTABLE 00223

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_EXISTS 1
#define DT_N_NODELABEL_fmc_a3_pf3 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_pinmux 2668
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a4_pf4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_PATH "/soc/pin-controller@58020000/fmc_a4_pf4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FULL_NAME "fmc_a4_pf4"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FULL_NAME_UNQUOTED fmc_a4_pf4
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FULL_NAME_TOKEN fmc_a4_pf4
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FULL_NAME_UPPER_TOKEN FMC_A4_PF4

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_CHILD_IDX 62

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_NODELABEL(fn) fn(fmc_a4_pf4)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a4_pf4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_HASH p4YpourvJtWzC2aQUA3G8yfnTfFPXLKpFO1m2A8kots

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_ORD 224
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_ORD_STR_SORTABLE 00224

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_EXISTS 1
#define DT_N_NODELABEL_fmc_a4_pf4 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_pinmux 2700
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a5_pf5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_PATH "/soc/pin-controller@58020000/fmc_a5_pf5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FULL_NAME "fmc_a5_pf5"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FULL_NAME_UNQUOTED fmc_a5_pf5
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FULL_NAME_TOKEN fmc_a5_pf5
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FULL_NAME_UPPER_TOKEN FMC_A5_PF5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_CHILD_IDX 63

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_NODELABEL(fn) fn(fmc_a5_pf5)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a5_pf5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_HASH yU_q1JtSVkSx0no8oasyOmmrTcMdTS8XYKoe4JEBaFU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_ORD 225
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_ORD_STR_SORTABLE 00225

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_EXISTS 1
#define DT_N_NODELABEL_fmc_a5_pf5 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_pinmux 2732
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a6_pf12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_PATH "/soc/pin-controller@58020000/fmc_a6_pf12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FULL_NAME "fmc_a6_pf12"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FULL_NAME_UNQUOTED fmc_a6_pf12
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FULL_NAME_TOKEN fmc_a6_pf12
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FULL_NAME_UPPER_TOKEN FMC_A6_PF12

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_CHILD_IDX 65

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_NODELABEL(fn) fn(fmc_a6_pf12)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a6_pf12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_HASH X3INshSaHWeFTE7LhWYDzEck8IBAP8eSc_9BZwzOjjk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_ORD 226
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_ORD_STR_SORTABLE 00226

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_EXISTS 1
#define DT_N_NODELABEL_fmc_a6_pf12 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_pinmux 2956
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a7_pf13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_PATH "/soc/pin-controller@58020000/fmc_a7_pf13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FULL_NAME "fmc_a7_pf13"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FULL_NAME_UNQUOTED fmc_a7_pf13
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FULL_NAME_TOKEN fmc_a7_pf13
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FULL_NAME_UPPER_TOKEN FMC_A7_PF13

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_CHILD_IDX 66

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_NODELABEL(fn) fn(fmc_a7_pf13)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a7_pf13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_HASH j4PJ1eSTaRR1JshJtrjBHS2zq17OIFczGsl8EXJJoFk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_ORD 227
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_ORD_STR_SORTABLE 00227

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_EXISTS 1
#define DT_N_NODELABEL_fmc_a7_pf13 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_pinmux 2988
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a8_pf14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_PATH "/soc/pin-controller@58020000/fmc_a8_pf14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FULL_NAME "fmc_a8_pf14"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FULL_NAME_UNQUOTED fmc_a8_pf14
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FULL_NAME_TOKEN fmc_a8_pf14
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FULL_NAME_UPPER_TOKEN FMC_A8_PF14

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_CHILD_IDX 67

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_NODELABEL(fn) fn(fmc_a8_pf14)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a8_pf14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_HASH YRtumExFJXs3MJiOXC63hpresAaVu9tlpi60je0di5U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_ORD 228
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_ORD_STR_SORTABLE 00228

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_EXISTS 1
#define DT_N_NODELABEL_fmc_a8_pf14 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_pinmux 3020
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_a9_pf15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_PATH "/soc/pin-controller@58020000/fmc_a9_pf15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FULL_NAME "fmc_a9_pf15"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FULL_NAME_UNQUOTED fmc_a9_pf15
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FULL_NAME_TOKEN fmc_a9_pf15
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FULL_NAME_UPPER_TOKEN FMC_A9_PF15

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_CHILD_IDX 68

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_NODELABEL(fn) fn(fmc_a9_pf15)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_a9_pf15, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_HASH bpTo8vASfFd7mFUlET6icwa_n_lmGOF_0AjbmnXLoSc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_ORD 229
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_ORD_STR_SORTABLE 00229

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_EXISTS 1
#define DT_N_NODELABEL_fmc_a9_pf15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_pinmux 3052
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d0_pd14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_PATH "/soc/pin-controller@58020000/fmc_d0_pd14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FULL_NAME "fmc_d0_pd14"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FULL_NAME_UNQUOTED fmc_d0_pd14
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FULL_NAME_TOKEN fmc_d0_pd14
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FULL_NAME_UPPER_TOKEN FMC_D0_PD14

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_NODELABEL(fn) fn(fmc_d0_pd14)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d0_pd14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_HASH NWh_6x0Yz7f4_FQTpQs5NEuy3nBx0z4fgwzF0WW0s8A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_ORD 230
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_ORD_STR_SORTABLE 00230

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_EXISTS 1
#define DT_N_NODELABEL_fmc_d0_pd14 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_pinmux 1996
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d10_pe13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_PATH "/soc/pin-controller@58020000/fmc_d10_pe13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FULL_NAME "fmc_d10_pe13"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FULL_NAME_UNQUOTED fmc_d10_pe13
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FULL_NAME_TOKEN fmc_d10_pe13
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FULL_NAME_UPPER_TOKEN FMC_D10_PE13

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_CHILD_IDX 55

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_NODELABEL(fn) fn(fmc_d10_pe13)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d10_pe13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_HASH k9QbWqGmDSRXFWb0hLGNJ_QJ24Gs46MQ4kpL0jOIwqo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_ORD 231
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_ORD_STR_SORTABLE 00231

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_EXISTS 1
#define DT_N_NODELABEL_fmc_d10_pe13 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_pinmux 2476
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d11_pe14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_PATH "/soc/pin-controller@58020000/fmc_d11_pe14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FULL_NAME "fmc_d11_pe14"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FULL_NAME_UNQUOTED fmc_d11_pe14
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FULL_NAME_TOKEN fmc_d11_pe14
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FULL_NAME_UPPER_TOKEN FMC_D11_PE14

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_CHILD_IDX 56

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_NODELABEL(fn) fn(fmc_d11_pe14)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d11_pe14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_HASH 337XDagGjF4W3SvBkGVasRIi4B2lKCPniDcJf25RNTY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_ORD 232
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_ORD_STR_SORTABLE 00232

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_EXISTS 1
#define DT_N_NODELABEL_fmc_d11_pe14 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_pinmux 2508
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d12_pe15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_PATH "/soc/pin-controller@58020000/fmc_d12_pe15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FULL_NAME "fmc_d12_pe15"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FULL_NAME_UNQUOTED fmc_d12_pe15
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FULL_NAME_TOKEN fmc_d12_pe15
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FULL_NAME_UPPER_TOKEN FMC_D12_PE15

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_CHILD_IDX 57

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_NODELABEL(fn) fn(fmc_d12_pe15)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d12_pe15, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_HASH B_IhpsMexGPI8TLmNDd5MDHLUV253vF_IV7JYK4iotk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_ORD 233
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_ORD_STR_SORTABLE 00233

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_EXISTS 1
#define DT_N_NODELABEL_fmc_d12_pe15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_pinmux 2540
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d13_pd8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_PATH "/soc/pin-controller@58020000/fmc_d13_pd8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FULL_NAME "fmc_d13_pd8"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FULL_NAME_UNQUOTED fmc_d13_pd8
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FULL_NAME_TOKEN fmc_d13_pd8
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FULL_NAME_UPPER_TOKEN FMC_D13_PD8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_NODELABEL(fn) fn(fmc_d13_pd8)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d13_pd8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_HASH kjABblsoJxumE2sAAelA5ZDR40trAONE3R1lkgfgZhk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_ORD 234
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_ORD_STR_SORTABLE 00234

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_EXISTS 1
#define DT_N_NODELABEL_fmc_d13_pd8 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_pinmux 1804
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d14_pd9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_PATH "/soc/pin-controller@58020000/fmc_d14_pd9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FULL_NAME "fmc_d14_pd9"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FULL_NAME_UNQUOTED fmc_d14_pd9
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FULL_NAME_TOKEN fmc_d14_pd9
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FULL_NAME_UPPER_TOKEN FMC_D14_PD9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_NODELABEL(fn) fn(fmc_d14_pd9)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d14_pd9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_HASH aqYLt1oALCAomS3B7Wqhm89DmZW_MC412gWsKMIlhxM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_ORD 235
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_ORD_STR_SORTABLE 00235

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_EXISTS 1
#define DT_N_NODELABEL_fmc_d14_pd9 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_pinmux 1836
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d15_pd10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_PATH "/soc/pin-controller@58020000/fmc_d15_pd10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FULL_NAME "fmc_d15_pd10"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FULL_NAME_UNQUOTED fmc_d15_pd10
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FULL_NAME_TOKEN fmc_d15_pd10
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FULL_NAME_UPPER_TOKEN FMC_D15_PD10

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_NODELABEL(fn) fn(fmc_d15_pd10)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d15_pd10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_HASH EAiHNAYPc7TklqV1p8KLC6CZ7gTAuTcBRi4sB4sOe34

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_ORD 236
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_ORD_STR_SORTABLE 00236

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_EXISTS 1
#define DT_N_NODELABEL_fmc_d15_pd10 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_pinmux 1868
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d1_pd15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_PATH "/soc/pin-controller@58020000/fmc_d1_pd15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FULL_NAME "fmc_d1_pd15"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FULL_NAME_UNQUOTED fmc_d1_pd15
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FULL_NAME_TOKEN fmc_d1_pd15
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FULL_NAME_UPPER_TOKEN FMC_D1_PD15

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_CHILD_IDX 46

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_NODELABEL(fn) fn(fmc_d1_pd15)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d1_pd15, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_HASH OIvqfzpgTzBmcBYmYtUHP4MP8IzEkSeKfhYh5gMSAeE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_ORD 237
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_ORD_STR_SORTABLE 00237

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_EXISTS 1
#define DT_N_NODELABEL_fmc_d1_pd15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_pinmux 2028
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d2_pd0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_PATH "/soc/pin-controller@58020000/fmc_d2_pd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FULL_NAME "fmc_d2_pd0"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FULL_NAME_UNQUOTED fmc_d2_pd0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FULL_NAME_TOKEN fmc_d2_pd0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FULL_NAME_UPPER_TOKEN FMC_D2_PD0

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_NODELABEL(fn) fn(fmc_d2_pd0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d2_pd0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_HASH 5gCcfR2X3hW4svgYGXhufQKZOEpXmN2cc2q0GCjDDUc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_ORD 238
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_ORD_STR_SORTABLE 00238

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_EXISTS 1
#define DT_N_NODELABEL_fmc_d2_pd0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_pinmux 1548
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d3_pd1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_PATH "/soc/pin-controller@58020000/fmc_d3_pd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FULL_NAME "fmc_d3_pd1"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FULL_NAME_UNQUOTED fmc_d3_pd1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FULL_NAME_TOKEN fmc_d3_pd1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FULL_NAME_UPPER_TOKEN FMC_D3_PD1

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_NODELABEL(fn) fn(fmc_d3_pd1)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d3_pd1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_HASH _RB0qmIg1B8ARuvdOJeyPOVgg_NEn4DIjuse2TOun88

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_ORD 239
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_ORD_STR_SORTABLE 00239

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_EXISTS 1
#define DT_N_NODELABEL_fmc_d3_pd1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_pinmux 1580
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d4_pe7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_PATH "/soc/pin-controller@58020000/fmc_d4_pe7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FULL_NAME "fmc_d4_pe7"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FULL_NAME_UNQUOTED fmc_d4_pe7
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FULL_NAME_TOKEN fmc_d4_pe7
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FULL_NAME_UPPER_TOKEN FMC_D4_PE7

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_CHILD_IDX 49

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_NODELABEL(fn) fn(fmc_d4_pe7)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d4_pe7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_HASH cEX32R7t1JllJDwPUOtVAddAKIWQbK_xZnNxU_Jzir0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_ORD 240
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_ORD_STR_SORTABLE 00240

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_EXISTS 1
#define DT_N_NODELABEL_fmc_d4_pe7 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_pinmux 2284
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d5_pe8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_PATH "/soc/pin-controller@58020000/fmc_d5_pe8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FULL_NAME "fmc_d5_pe8"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FULL_NAME_UNQUOTED fmc_d5_pe8
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FULL_NAME_TOKEN fmc_d5_pe8
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FULL_NAME_UPPER_TOKEN FMC_D5_PE8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_CHILD_IDX 50

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_NODELABEL(fn) fn(fmc_d5_pe8)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d5_pe8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_HASH nvcQenFB791_Xivcn_tn2cXmvvyARNWaMoBjTT1ysRk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_ORD 241
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_ORD_STR_SORTABLE 00241

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_EXISTS 1
#define DT_N_NODELABEL_fmc_d5_pe8 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_pinmux 2316
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d6_pe9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_PATH "/soc/pin-controller@58020000/fmc_d6_pe9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FULL_NAME "fmc_d6_pe9"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FULL_NAME_UNQUOTED fmc_d6_pe9
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FULL_NAME_TOKEN fmc_d6_pe9
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FULL_NAME_UPPER_TOKEN FMC_D6_PE9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_CHILD_IDX 51

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_NODELABEL(fn) fn(fmc_d6_pe9)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d6_pe9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_HASH h0fLmkTCfGhElZre1Xkqi9fRt_eTcrvQMsptRdtm9mM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_ORD 242
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_ORD_STR_SORTABLE 00242

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_EXISTS 1
#define DT_N_NODELABEL_fmc_d6_pe9 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_pinmux 2348
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d7_pe10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_PATH "/soc/pin-controller@58020000/fmc_d7_pe10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FULL_NAME "fmc_d7_pe10"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FULL_NAME_UNQUOTED fmc_d7_pe10
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FULL_NAME_TOKEN fmc_d7_pe10
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FULL_NAME_UPPER_TOKEN FMC_D7_PE10

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_CHILD_IDX 52

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_NODELABEL(fn) fn(fmc_d7_pe10)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d7_pe10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_HASH ICH7Ab3athAfb0Mm8urM2lnmVsqLbVx82O1p1vtQpNs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_ORD 243
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_ORD_STR_SORTABLE 00243

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_EXISTS 1
#define DT_N_NODELABEL_fmc_d7_pe10 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_pinmux 2380
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d8_pe11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_PATH "/soc/pin-controller@58020000/fmc_d8_pe11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FULL_NAME "fmc_d8_pe11"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FULL_NAME_UNQUOTED fmc_d8_pe11
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FULL_NAME_TOKEN fmc_d8_pe11
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FULL_NAME_UPPER_TOKEN FMC_D8_PE11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_CHILD_IDX 53

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_NODELABEL(fn) fn(fmc_d8_pe11)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d8_pe11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_HASH 0qVIVjRsISEyySqLZ6v88SFKs1kAO9CLB0KjV1l67OA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_ORD 244
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_ORD_STR_SORTABLE 00244

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_EXISTS 1
#define DT_N_NODELABEL_fmc_d8_pe11 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_pinmux 2412
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_d9_pe12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_PATH "/soc/pin-controller@58020000/fmc_d9_pe12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FULL_NAME "fmc_d9_pe12"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FULL_NAME_UNQUOTED fmc_d9_pe12
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FULL_NAME_TOKEN fmc_d9_pe12
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FULL_NAME_UPPER_TOKEN FMC_D9_PE12

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_CHILD_IDX 54

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_NODELABEL(fn) fn(fmc_d9_pe12)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_d9_pe12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_HASH YeXd0VyYXkb3dJZxFkaITdJnd5RdbfwwCt_6ovb7qu0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_ORD 245
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_ORD_STR_SORTABLE 00245

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_EXISTS 1
#define DT_N_NODELABEL_fmc_d9_pe12 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_pinmux 2444
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_nbl0_pe0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_PATH "/soc/pin-controller@58020000/fmc_nbl0_pe0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FULL_NAME "fmc_nbl0_pe0"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FULL_NAME_UNQUOTED fmc_nbl0_pe0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FULL_NAME_TOKEN fmc_nbl0_pe0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FULL_NAME_UPPER_TOKEN FMC_NBL0_PE0

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_CHILD_IDX 47

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_NODELABEL(fn) fn(fmc_nbl0_pe0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_nbl0_pe0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_HASH yK8Dng2zj9zfT0oDfWufdTZdMXrcYLeFzEOuVdCZ6WI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_ORD 246
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_ORD_STR_SORTABLE 00246

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_EXISTS 1
#define DT_N_NODELABEL_fmc_nbl0_pe0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_pinmux 2060
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_nbl1_pe1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_PATH "/soc/pin-controller@58020000/fmc_nbl1_pe1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FULL_NAME "fmc_nbl1_pe1"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FULL_NAME_UNQUOTED fmc_nbl1_pe1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FULL_NAME_TOKEN fmc_nbl1_pe1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FULL_NAME_UPPER_TOKEN FMC_NBL1_PE1

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_CHILD_IDX 48

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_NODELABEL(fn) fn(fmc_nbl1_pe1)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_nbl1_pe1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_HASH 7Hk_zRaqU06qQXDbo2pWjlEZ7mBqTZXosG0inU2wkCM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_ORD 247
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_ORD_STR_SORTABLE 00247

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_EXISTS 1
#define DT_N_NODELABEL_fmc_nbl1_pe1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_pinmux 2092
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdcke0_ph2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_PATH "/soc/pin-controller@58020000/fmc_sdcke0_ph2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FULL_NAME "fmc_sdcke0_ph2"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FULL_NAME_UNQUOTED fmc_sdcke0_ph2
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FULL_NAME_TOKEN fmc_sdcke0_ph2
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FULL_NAME_UPPER_TOKEN FMC_SDCKE0_PH2

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_CHILD_IDX 76

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_NODELABEL(fn) fn(fmc_sdcke0_ph2)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_sdcke0_ph2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_HASH L9YUekRkZzLwoJcXQVg828CTTdOwhGIYEK7quZfK8Ww

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_ORD 248
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_ORD_STR_SORTABLE 00248

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_EXISTS 1
#define DT_N_NODELABEL_fmc_sdcke0_ph2 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_pinmux 3660
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdclk_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_PATH "/soc/pin-controller@58020000/fmc_sdclk_pg8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FULL_NAME "fmc_sdclk_pg8"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FULL_NAME_UNQUOTED fmc_sdclk_pg8
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FULL_NAME_TOKEN fmc_sdclk_pg8
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FULL_NAME_UPPER_TOKEN FMC_SDCLK_PG8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_CHILD_IDX 74

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_NODELABEL(fn) fn(fmc_sdclk_pg8)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_sdclk_pg8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_HASH XEqEV_PKSSraFHqmMscKtvZU7Gw7pdTnE6cTnpW44FM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_ORD 249
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_ORD_STR_SORTABLE 00249

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_EXISTS 1
#define DT_N_NODELABEL_fmc_sdclk_pg8 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_pinmux 3340
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdncas_pg15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_PATH "/soc/pin-controller@58020000/fmc_sdncas_pg15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FULL_NAME "fmc_sdncas_pg15"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FULL_NAME_UNQUOTED fmc_sdncas_pg15
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FULL_NAME_TOKEN fmc_sdncas_pg15
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FULL_NAME_UPPER_TOKEN FMC_SDNCAS_PG15

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_CHILD_IDX 75

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_NODELABEL(fn) fn(fmc_sdncas_pg15)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_sdncas_pg15, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_HASH jr0sNPOQ2x0IrXK3dgBszs_Qz02OTDH4X2HCPojy4jg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_ORD 250
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_ORD_STR_SORTABLE 00250

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_EXISTS 1
#define DT_N_NODELABEL_fmc_sdncas_pg15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_pinmux 3564
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdne0_ph3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_PATH "/soc/pin-controller@58020000/fmc_sdne0_ph3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FULL_NAME "fmc_sdne0_ph3"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FULL_NAME_UNQUOTED fmc_sdne0_ph3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FULL_NAME_TOKEN fmc_sdne0_ph3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FULL_NAME_UPPER_TOKEN FMC_SDNE0_PH3

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_CHILD_IDX 77

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_NODELABEL(fn) fn(fmc_sdne0_ph3)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_sdne0_ph3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_HASH 3NXxFc9ZOOAUbjbScLjSRSKnxm_PgL_YmieqG2QiQIA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_ORD 251
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_ORD_STR_SORTABLE 00251

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_EXISTS 1
#define DT_N_NODELABEL_fmc_sdne0_ph3 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_pinmux 3692
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdnras_pf11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_PATH "/soc/pin-controller@58020000/fmc_sdnras_pf11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FULL_NAME "fmc_sdnras_pf11"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FULL_NAME_UNQUOTED fmc_sdnras_pf11
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FULL_NAME_TOKEN fmc_sdnras_pf11
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FULL_NAME_UPPER_TOKEN FMC_SDNRAS_PF11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_CHILD_IDX 64

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_NODELABEL(fn) fn(fmc_sdnras_pf11)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_sdnras_pf11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_HASH Z9yckusJptLDpxWB5qOsIA_LWbS5emGyWnmQ09EpR_0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_ORD 252
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_ORD_STR_SORTABLE 00252

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_EXISTS 1
#define DT_N_NODELABEL_fmc_sdnras_pf11 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_pinmux 2924
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/fmc_sdnwe_ph5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_PATH "/soc/pin-controller@58020000/fmc_sdnwe_ph5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FULL_NAME "fmc_sdnwe_ph5"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FULL_NAME_UNQUOTED fmc_sdnwe_ph5
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FULL_NAME_TOKEN fmc_sdnwe_ph5
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FULL_NAME_UPPER_TOKEN FMC_SDNWE_PH5

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_CHILD_IDX 78

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_NODELABEL(fn) fn(fmc_sdnwe_ph5)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc_sdnwe_ph5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_HASH OK9tq3HzGKMISXDTeSErVpo6Fz4LPv7AJAOPF4L4Wb8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_ORD 253
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_ORD_STR_SORTABLE 00253

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_SUPPORTS_ORDS \
	254,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_EXISTS 1
#define DT_N_NODELABEL_fmc_sdnwe_ph5 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_pinmux 3756
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@52004000
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_52004000
 *
 * Binding (compatible = st,stm32h7-fmc):
 *   $ZEPHYR_BASE/dts/bindings/memory-controllers/st,stm32h7-fmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_52004000_PATH "/soc/memory-controller@52004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_52004000_FULL_NAME "memory-controller@52004000"
#define DT_N_S_soc_S_memory_controller_52004000_FULL_NAME_UNQUOTED memory-controller@52004000
#define DT_N_S_soc_S_memory_controller_52004000_FULL_NAME_TOKEN memory_controller_52004000
#define DT_N_S_soc_S_memory_controller_52004000_FULL_NAME_UPPER_TOKEN MEMORY_CONTROLLER_52004000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_controller_52004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_52004000_CHILD_IDX 62

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_52004000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_NODELABEL(fn) fn(fmc)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_52004000_CHILD_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_52004000_HASH kTmd62xLm1DVKtzu_bIobBAuYamR4w9y9dO1w2c1w_c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_52004000_ORD 254
#define DT_N_S_soc_S_memory_controller_52004000_ORD_STR_SORTABLE 00254

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_52004000_REQUIRES_ORDS \
	4, \
	9, \
	215, \
	216, \
	217, \
	218, \
	219, \
	220, \
	221, \
	222, \
	223, \
	224, \
	225, \
	226, \
	227, \
	228, \
	229, \
	230, \
	231, \
	232, \
	233, \
	234, \
	235, \
	236, \
	237, \
	238, \
	239, \
	240, \
	241, \
	242, \
	243, \
	244, \
	245, \
	246, \
	247, \
	248, \
	249, \
	250, \
	251, \
	252, \
	253,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_52004000_SUPPORTS_ORDS \
	255,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_52004000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_fmc DT_N_S_soc_S_memory_controller_52004000
#define DT_N_NODELABEL_fmc         DT_N_S_soc_S_memory_controller_52004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_52004000_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_REG_IDX_0_VAL_ADDRESS 1375748096
#define DT_N_S_soc_S_memory_controller_52004000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_memory_controller_52004000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_MATCHES_st_stm32h7_fmc 1
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_COMPAT_MODEL_IDX_0 "stm32h7-fmc"
#define DT_N_S_soc_S_memory_controller_52004000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_13_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_14_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_15_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_16_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_17_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_18_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_19_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_20_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_21_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_22_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_23_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_24_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_25_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_26_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_27_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_28_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_29_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_30_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_31_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_32_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_33_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_34_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_35_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_36_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_37_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9
#define DT_N_S_soc_S_memory_controller_52004000_PINCTRL_NAME_default_IDX_38_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap "disable"
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_STRING_UNQUOTED disable
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_STRING_TOKEN disable
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_STRING_UPPER_TOKEN DISABLE
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_IDX_0 "disable"
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_IDX_0_ENUM_VAL_disable_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, st_mem_swap, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, st_mem_swap, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, st_mem_swap, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, st_mem_swap, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_st_mem_swap_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_reg {1375748096, 1024}
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_IDX_0 1375748096
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_memory_controller_52004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, clocks, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, clocks, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_8 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_8_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_8_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_9 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_9_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_9_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_10 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_10_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_10_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_11 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_11_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_11_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_12 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_12_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_12_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_13 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_13_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_13_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_14 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_14_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_14_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_15 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_15_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_15_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_16 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_16_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_16_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_17 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_17_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_17_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_18 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_18_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_18_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_19 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_19_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_19_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_20 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_20_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_20_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_21 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_21_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_21_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_22 DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_22_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_22_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_23 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_23_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_23_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_24 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_24_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_24_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_25 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_25_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_25_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_26 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_26_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_26_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_27 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_27_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_27_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_28 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_28_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_28_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_29 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_29_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_29_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_30 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_30_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_30_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_31 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_31_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_31_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_32 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_32_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_32_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_33 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_33_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_33_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_34 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_34_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_34_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_35 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_35_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_35_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_36 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_36_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_36_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_37 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_37_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_37_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_38 DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_38_PH DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_IDX_38_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 7) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 8) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 9) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 10) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 11) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 12) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 13) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 14) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 15) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 16) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 17) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 18) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 19) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 20) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 21) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 22) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 23) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 24) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 25) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 26) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 27) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 28) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 29) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 30) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 31) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 32) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 33) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 34) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 35) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 36) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 37) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 38)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 31) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 32) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 33) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 34) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 35) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 36) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 37) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 38)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 28, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 29, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 30, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 31, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 32, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 33, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 34, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 35, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 36, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 37, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 38, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 36, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 37, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_0, 38, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_LEN 39
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_names, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_names, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status "okay"
#define DT_N_S_soc_S_memory_controller_52004000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_memory_controller_52004000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_memory_controller_52004000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_memory_controller_52004000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_memory_controller_52004000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, status, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, status, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_status_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible {"st,stm32h7-fmc"}
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0 "st,stm32h7-fmc"
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-fmc
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_fmc
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_FMC
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000, compatible, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000, compatible, 0)
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_controller_52004000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_52004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_controller_52004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@52004000/sdram
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_52004000_S_sdram
 *
 * Binding (compatible = st,stm32-fmc-sdram):
 *   $ZEPHYR_BASE/dts/bindings/memory-controllers/st,stm32-fmc-sdram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_PATH "/soc/memory-controller@52004000/sdram"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FULL_NAME "sdram"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FULL_NAME_UNQUOTED sdram
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FULL_NAME_TOKEN sdram
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FULL_NAME_UPPER_TOKEN SDRAM

/* Node parent (/soc/memory-controller@52004000) identifier: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_PARENT DT_N_S_soc_S_memory_controller_52004000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_NODELABEL(fn) fn(sdram)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_52004000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_CHILD_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_HASH TpfMR84hwpUHVdwEVm_B43KwOiOIegn_XuS5Nw5WT8Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_ORD 255
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_ORD_STR_SORTABLE 00255

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_REQUIRES_ORDS \
	254,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_SUPPORTS_ORDS \
	256,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_EXISTS 1
#define DT_N_INST_0_st_stm32_fmc_sdram DT_N_S_soc_S_memory_controller_52004000_S_sdram
#define DT_N_NODELABEL_sdram           DT_N_S_soc_S_memory_controller_52004000_S_sdram

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_REG_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_MATCHES_st_stm32_fmc_sdram 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_COMPAT_MODEL_IDX_0 "stm32-fmc-sdram"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_power_up_delay 100
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_power_up_delay_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_num_auto_refresh 8
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_num_auto_refresh_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_mode_register 544
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_mode_register_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_refresh_rate 603
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_refresh_rate_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status "okay"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, status, 0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, status, 0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible {"st,stm32-fmc-sdram"}
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0 "st,stm32-fmc-sdram"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-fmc-sdram
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0_STRING_TOKEN st_stm32_fmc_sdram
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_FMC_SDRAM
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, compatible, 0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, compatible, 0)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@52004000/sdram/bank@0
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_PATH "/soc/memory-controller@52004000/sdram/bank@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FULL_NAME "bank@0"
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FULL_NAME_UNQUOTED bank@0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FULL_NAME_TOKEN bank_0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FULL_NAME_UPPER_TOKEN BANK_0

/* Node parent (/soc/memory-controller@52004000/sdram) identifier: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_PARENT DT_N_S_soc_S_memory_controller_52004000_S_sdram

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_NODELABEL_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram) fn(DT_N_S_soc_S_memory_controller_52004000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_CHILD_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_HASH QY51JdEkckBOXX58v1GkjBGJCv24_LOtVO55YJ1NOkM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_ORD 256
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_ORD_STR_SORTABLE 00256

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_REQUIRES_ORDS \
	255,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_reg 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control {0, 4, 16, 64, 256, 2048, 4096, 0}
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_0 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_1 4
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_2_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_2 16
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_3_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_3 64
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_4_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_4 256
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_5_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_5 2048
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_6_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_6 4096
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_7_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_IDX_7 0
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 0) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 1) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 2) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 3) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 4) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 5) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 6) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 7)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 7)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 7, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_control, 7, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_LEN 8
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_control_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing {2, 6, 4, 6, 2, 2, 2}
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_0 2
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_1 6
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_2_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_2 4
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_3_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_3 6
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_4_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_4 2
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_5_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_5 2
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_6_EXISTS 1
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_IDX_6 2
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 0) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 1) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 2) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 3) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 4) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 5) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 6)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 6)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 6, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, st_sdram_timing, 6, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_LEN 7
#define DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0_P_st_sdram_timing_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/gpio@58021400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_PATH "/soc/pin-controller@58020000/gpio@58021400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FULL_NAME "gpio@58021400"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FULL_NAME_UNQUOTED gpio@58021400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FULL_NAME_TOKEN gpio_58021400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FULL_NAME_UPPER_TOKEN GPIO_58021400

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_NODELABEL(fn) fn(gpiof)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiof, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_HASH l5_L_caVLxj349B3OJV4wWPbN099OasLrBnDSU0_4ok

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_ORD 257
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_ORD_STR_SORTABLE 00257

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REQUIRES_ORDS \
	9, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_EXISTS 1
#define DT_N_INST_5_st_stm32_gpio DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400
#define DT_N_NODELABEL_gpiof      DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_VAL_ADDRESS 1476531200
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg {1476531200, 1024}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_0 1476531200
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bus 224
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rtc@58004000
 *
 * Node identifier: DT_N_S_soc_S_rtc_58004000
 *
 * Binding (compatible = st,stm32-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/st,stm32-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_58004000_PATH "/soc/rtc@58004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_58004000_FULL_NAME "rtc@58004000"
#define DT_N_S_soc_S_rtc_58004000_FULL_NAME_UNQUOTED rtc@58004000
#define DT_N_S_soc_S_rtc_58004000_FULL_NAME_TOKEN rtc_58004000
#define DT_N_S_soc_S_rtc_58004000_FULL_NAME_UPPER_TOKEN RTC_58004000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_58004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rtc_58004000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rtc_58004000_NODELABEL_NUM 1
#define DT_N_S_soc_S_rtc_58004000_FOREACH_NODELABEL(fn) fn(rtc)
#define DT_N_S_soc_S_rtc_58004000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rtc_58004000_CHILD_NUM 1
#define DT_N_S_soc_S_rtc_58004000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs)
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs)
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_58004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rtc_58004000_HASH gkw286t52G4_sJf8lAGLo0DSBHXliaICUQOG50q6fFk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_58004000_ORD 258
#define DT_N_S_soc_S_rtc_58004000_ORD_STR_SORTABLE 00258

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_58004000_REQUIRES_ORDS \
	4, \
	5, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_58004000_SUPPORTS_ORDS \
	259,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_58004000_EXISTS 1
#define DT_N_INST_0_st_stm32_rtc DT_N_S_soc_S_rtc_58004000
#define DT_N_NODELABEL_rtc       DT_N_S_soc_S_rtc_58004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_58004000_REG_NUM 1
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_VAL_ADDRESS 1476411392
#define DT_N_S_soc_S_rtc_58004000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_rtc_58004000_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_58004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_58004000_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_rtc_58004000_IRQ_LEVEL 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_MATCHES_st_stm32_rtc 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rtc_58004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_COMPAT_MODEL_IDX_0 "stm32-rtc"
#define DT_N_S_soc_S_rtc_58004000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_58004000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_58004000_P_reg {1476411392, 1024}
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_0 1476411392
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rtc_58004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_alarms_count 2
#define DT_N_S_soc_S_rtc_58004000_P_alarms_count_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_alrm_exti_line 17
#define DT_N_S_soc_S_rtc_58004000_P_alrm_exti_line_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_interrupts {41, 0}
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_58004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_prescaler 32768
#define DT_N_S_soc_S_rtc_58004000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_status "disabled"
#define DT_N_S_soc_S_rtc_58004000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_rtc_58004000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_rtc_58004000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rtc_58004000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_rtc_58004000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_rtc_58004000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_58004000, status, 0)
#define DT_N_S_soc_S_rtc_58004000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000, status, 0)
#define DT_N_S_soc_S_rtc_58004000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_status_LEN 1
#define DT_N_S_soc_S_rtc_58004000_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_compatible {"st,stm32-rtc"}
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0 "st,stm32-rtc"
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rtc
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0_STRING_TOKEN st_stm32_rtc
#define DT_N_S_soc_S_rtc_58004000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RTC
#define DT_N_S_soc_S_rtc_58004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_58004000, compatible, 0)
#define DT_N_S_soc_S_rtc_58004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000, compatible, 0)
#define DT_N_S_soc_S_rtc_58004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_58004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bus 244
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_rtc_58004000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_58004000, clocks, 0)
#define DT_N_S_soc_S_rtc_58004000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000, clocks, 0)
#define DT_N_S_soc_S_rtc_58004000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_P_clocks_LEN 1
#define DT_N_S_soc_S_rtc_58004000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rtc_58004000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_wakeup_source 0
#define DT_N_S_soc_S_rtc_58004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rtc_58004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rtc@58004000/backup_regs
 *
 * Node identifier: DT_N_S_soc_S_rtc_58004000_S_backup_regs
 *
 * Binding (compatible = st,stm32-bbram):
 *   $ZEPHYR_BASE/dts/bindings/memory-controllers/st,stm32-bbram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_PATH "/soc/rtc@58004000/backup_regs"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FULL_NAME "backup_regs"
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FULL_NAME_UNQUOTED backup_regs
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FULL_NAME_TOKEN backup_regs
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FULL_NAME_UPPER_TOKEN BACKUP_REGS

/* Node parent (/soc/rtc@58004000) identifier: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_PARENT DT_N_S_soc_S_rtc_58004000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_NODELABEL_NUM 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_NODELABEL(fn) fn(bbram)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_NODELABEL_VARGS(fn, ...) fn(bbram, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_rtc_58004000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_CHILD_NUM 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_HASH IStSYoUhtHqrUjM9yY_XAIRfQ_pesYYPWcD67wZRs80

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_ORD 259
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_ORD_STR_SORTABLE 00259

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_REQUIRES_ORDS \
	258,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_EXISTS 1
#define DT_N_INST_0_st_stm32_bbram DT_N_S_soc_S_rtc_58004000_S_backup_regs
#define DT_N_NODELABEL_bbram       DT_N_S_soc_S_rtc_58004000_S_backup_regs

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_REG_NUM 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_IRQ_NUM 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_IRQ_LEVEL 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_COMPAT_MATCHES_st_stm32_bbram 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_COMPAT_MODEL_IDX_0 "stm32-bbram"
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_st_backup_regs 32
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_st_backup_regs_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status "disabled"
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, status, 0)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, status, 0)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_LEN 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible {"st,stm32-bbram"}
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_IDX_0 "st,stm32-bbram"
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-bbram
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_IDX_0_STRING_TOKEN st_stm32_bbram
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_BBRAM
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, compatible, 0)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, compatible, 0)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_wakeup_source 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rtc_58004000_S_backup_regs_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_cts_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_PATH "/soc/pin-controller@58020000/uart7_cts_pf9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FULL_NAME "uart7_cts_pf9"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FULL_NAME_UNQUOTED uart7_cts_pf9
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FULL_NAME_TOKEN uart7_cts_pf9
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FULL_NAME_UPPER_TOKEN UART7_CTS_PF9

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_CHILD_IDX 110

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_NODELABEL(fn) fn(uart7_cts_pf9)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart7_cts_pf9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_HASH 2teowxUjE8_FxvCIn8DGuUYirblEyMpZ4lr8HqSXaaw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_ORD 260
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_ORD_STR_SORTABLE 00260

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_SUPPORTS_ORDS \
	264,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_EXISTS 1
#define DT_N_NODELABEL_uart7_cts_pf9 DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_pinmux 2855
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_rts_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_PATH "/soc/pin-controller@58020000/uart7_rts_pf8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FULL_NAME "uart7_rts_pf8"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FULL_NAME_UNQUOTED uart7_rts_pf8
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FULL_NAME_TOKEN uart7_rts_pf8
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FULL_NAME_UPPER_TOKEN UART7_RTS_PF8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_CHILD_IDX 111

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_NODELABEL(fn) fn(uart7_rts_pf8)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart7_rts_pf8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_HASH 3HZYvQCzh2CKUuQxXZVhfA0IsxHIPiApYVLrU0CZri8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_ORD 261
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_ORD_STR_SORTABLE 00261

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_SUPPORTS_ORDS \
	264,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_EXISTS 1
#define DT_N_NODELABEL_uart7_rts_pf8 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_pinmux 2823
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_drive_push_pull 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_rx_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_PATH "/soc/pin-controller@58020000/uart7_rx_pa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FULL_NAME "uart7_rx_pa8"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FULL_NAME_UNQUOTED uart7_rx_pa8
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FULL_NAME_TOKEN uart7_rx_pa8
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FULL_NAME_UPPER_TOKEN UART7_RX_PA8

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_CHILD_IDX 116

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_NODELABEL(fn) fn(uart7_rx_pa8)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart7_rx_pa8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_HASH ZEvVZE_8ZrYs28sxM235Wl6sDByU0_q0VG1wcqXqDSg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_ORD 262
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_ORD_STR_SORTABLE 00262

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_SUPPORTS_ORDS \
	264,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pa8 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_pinmux 267
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/uart7_tx_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_PATH "/soc/pin-controller@58020000/uart7_tx_pf7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FULL_NAME "uart7_tx_pf7"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FULL_NAME_UNQUOTED uart7_tx_pf7
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FULL_NAME_TOKEN uart7_tx_pf7
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FULL_NAME_UPPER_TOKEN UART7_TX_PF7

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_CHILD_IDX 121

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_NODELABEL(fn) fn(uart7_tx_pf7)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart7_tx_pf7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_HASH pwaH7XM5j1dq5_Q3_ejPzz8Am8idRvzIQBln_ac8ZRM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_ORD 263
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_ORD_STR_SORTABLE 00263

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_SUPPORTS_ORDS \
	264,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pf7 DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_pinmux 2791
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007800
 *
 * Node identifier: DT_N_S_soc_S_serial_40007800
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40007800_PATH "/soc/serial@40007800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40007800_FULL_NAME "serial@40007800"
#define DT_N_S_soc_S_serial_40007800_FULL_NAME_UNQUOTED serial@40007800
#define DT_N_S_soc_S_serial_40007800_FULL_NAME_TOKEN serial_40007800
#define DT_N_S_soc_S_serial_40007800_FULL_NAME_UPPER_TOKEN SERIAL_40007800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40007800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40007800_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40007800_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40007800_FOREACH_NODELABEL(fn) fn(uart7)
#define DT_N_S_soc_S_serial_40007800_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40007800_CHILD_NUM 1
#define DT_N_S_soc_S_serial_40007800_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart)
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart)
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart)
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart)
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_serial_40007800_HASH B1n8AhUVQ1w9M632DgTYUTge_yAZlcZs3gBpMVS0S2o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007800_ORD 264
#define DT_N_S_soc_S_serial_40007800_ORD_STR_SORTABLE 00264

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007800_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59, \
	260, \
	261, \
	262, \
	263,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007800_SUPPORTS_ORDS \
	265,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007800_EXISTS 1
#define DT_N_INST_4_st_stm32_uart DT_N_S_soc_S_serial_40007800
#define DT_N_NODELABEL_uart7      DT_N_S_soc_S_serial_40007800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40007800_REG_NUM 1
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_VAL_ADDRESS 1073772544
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_serial_40007800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40007800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40007800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_irq 82
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40007800_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40007800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40007800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40007800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40007800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007800_P_reg {1073772544, 1024}
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_0 1073772544
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40007800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bits 1073741824
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, clocks, 0)
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, clocks, 0)
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_serial_40007800_P_resets_IDX_0_VAL_id 4638
#define DT_N_S_soc_S_serial_40007800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, resets, 0)
#define DT_N_S_soc_S_serial_40007800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, resets, 0)
#define DT_N_S_soc_S_serial_40007800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts {82, 0}
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_0 82
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40007800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_current_speed 115200
#define DT_N_S_soc_S_serial_40007800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, stop_bits, 0)
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, stop_bits, 0)
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_data_bits 8
#define DT_N_S_soc_S_serial_40007800_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40007800_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_single_wire 0
#define DT_N_S_soc_S_serial_40007800_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40007800_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 3)
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 3)
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40007800, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_de_enable 0
#define DT_N_S_soc_S_serial_40007800_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40007800_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40007800_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_de_invert 0
#define DT_N_S_soc_S_serial_40007800_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40007800_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_hw_flow_control 1
#define DT_N_S_soc_S_serial_40007800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_parity "none"
#define DT_N_S_soc_S_serial_40007800_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40007800_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40007800_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40007800_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40007800_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40007800_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, parity, 0)
#define DT_N_S_soc_S_serial_40007800_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, parity, 0)
#define DT_N_S_soc_S_serial_40007800_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_status "okay"
#define DT_N_S_soc_S_serial_40007800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40007800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40007800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40007800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40007800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40007800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, status, 0)
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, status, 0)
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_status_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40007800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40007800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40007800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_tx_invert 0
#define DT_N_S_soc_S_serial_40007800_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_rx_invert 0
#define DT_N_S_soc_S_serial_40007800_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007800/bt_hci_uart
 *
 * Node identifier: DT_N_S_soc_S_serial_40007800_S_bt_hci_uart
 *
 * Binding (compatible = zephyr,bt-hci-uart):
 *   $ZEPHYR_BASE/dts/bindings/bluetooth/zephyr,bt-hci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_PATH "/soc/serial@40007800/bt_hci_uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FULL_NAME "bt_hci_uart"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FULL_NAME_UNQUOTED bt_hci_uart
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FULL_NAME_TOKEN bt_hci_uart
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FULL_NAME_UPPER_TOKEN BT_HCI_UART

/* Node parent (/soc/serial@40007800) identifier: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_PARENT DT_N_S_soc_S_serial_40007800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_NODELABEL(fn) fn(bt_hci_uart)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(bt_hci_uart, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_CHILD_NUM 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_HASH 0_FEtRbmSqRY8m6SEMSerqA2k1Js7X7ZOTOkS31607w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_ORD 265
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_ORD_STR_SORTABLE 00265

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_REQUIRES_ORDS \
	264,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_SUPPORTS_ORDS \
	266,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_EXISTS 1
#define DT_N_INST_0_zephyr_bt_hci_uart DT_N_S_soc_S_serial_40007800_S_bt_hci_uart
#define DT_N_NODELABEL_bt_hci_uart     DT_N_S_soc_S_serial_40007800_S_bt_hci_uart

/* Bus info (controller: '/soc/serial@40007800', type: '['uart']') */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_BUS_uart 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_BUS DT_N_S_soc_S_serial_40007800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_REG_NUM 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_IRQ_NUM 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_COMPAT_MATCHES_zephyr_bt_hci_uart 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_COMPAT_MODEL_IDX_0 "bt-hci-uart"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name "H:4"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_STRING_UNQUOTED H:4
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_STRING_TOKEN H_4
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_STRING_UPPER_TOKEN H_4
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_IDX_0 "H:4"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, bt_hci_name, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, bt_hci_name, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_LEN 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_name_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus "uart"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_STRING_UNQUOTED uart
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_STRING_TOKEN uart
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_STRING_UPPER_TOKEN UART
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_IDX_0 "uart"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_IDX_0_ENUM_VAL_uart_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, bt_hci_bus, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, bt_hci_bus, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_LEN 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_vs_ext 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_bt_hci_vs_ext_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status "okay"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, status, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, status, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_LEN 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible {"zephyr,bt-hci-uart"}
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_IDX_0 "zephyr,bt-hci-uart"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_IDX_0_STRING_UNQUOTED zephyr,bt-hci-uart
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_IDX_0_STRING_TOKEN zephyr_bt_hci_uart
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_BT_HCI_UART
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007800/bt_hci_uart/murata-1dx
 *
 * Node identifier: DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx
 *
 * Binding (compatible = infineon,cyw43xxx-bt-hci):
 *   $ZEPHYR_BASE/dts/bindings/bluetooth/infineon,cyw43xxx-bt-hci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_PATH "/soc/serial@40007800/bt_hci_uart/murata-1dx"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FULL_NAME "murata-1dx"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FULL_NAME_UNQUOTED murata-1dx
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FULL_NAME_TOKEN murata_1dx
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FULL_NAME_UPPER_TOKEN MURATA_1DX

/* Node parent (/soc/serial@40007800/bt_hci_uart) identifier: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_PARENT DT_N_S_soc_S_serial_40007800_S_bt_hci_uart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_NODELABEL_NUM 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_HASH RQ9gKlwjhI_oOOFXbyxqL076912cRKfwaPheiG1UTxk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_ORD 266
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_ORD_STR_SORTABLE 00266

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_REQUIRES_ORDS \
	78, \
	83, \
	84, \
	265,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_EXISTS 1
#define DT_N_INST_0_infineon_cyw43xxx_bt_hci DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx

/* Bus info (controller: '/soc/serial@40007800', type: '['uart']') */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_BUS_uart 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_BUS DT_N_S_soc_S_serial_40007800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_REG_NUM 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_IRQ_NUM 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_IRQ_LEVEL 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_COMPAT_MATCHES_infineon_cyw43xxx_bt_hci 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_COMPAT_VENDOR_IDX_0 "Infineon Technologies"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_COMPAT_MODEL_IDX_0 "cyw43xxx-bt-hci"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_reg_on_gpios, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_reg_on_gpios, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_reg_on_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_reg_on_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_LEN 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_reg_on_gpios_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_IDX_0_VAL_pin 7
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_dev_wake_gpios, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_dev_wake_gpios, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_dev_wake_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_dev_wake_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_LEN 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_dev_wake_gpios_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_host_wake_gpios, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_host_wake_gpios, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_host_wake_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, bt_host_wake_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_LEN 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_bt_host_wake_gpios_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_fw_download_speed 115200
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_fw_download_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible {"infineon,cyw43xxx-bt-hci"}
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_IDX_0 "infineon,cyw43xxx-bt-hci"
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_IDX_0_STRING_UNQUOTED infineon,cyw43xxx-bt-hci
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_IDX_0_STRING_TOKEN infineon_cyw43xxx_bt_hci
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_IDX_0_STRING_UPPER_TOKEN INFINEON_CYW43XXX_BT_HCI
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/quadspi_bk1_io0_pd11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_PATH "/soc/pin-controller@58020000/quadspi_bk1_io0_pd11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FULL_NAME "quadspi_bk1_io0_pd11"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FULL_NAME_UNQUOTED quadspi_bk1_io0_pd11
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FULL_NAME_TOKEN quadspi_bk1_io0_pd11
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FULL_NAME_UPPER_TOKEN QUADSPI_BK1_IO0_PD11

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_CHILD_IDX 85

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_NODELABEL(fn) fn(quadspi_bk1_io0_pd11)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_NODELABEL_VARGS(fn, ...) fn(quadspi_bk1_io0_pd11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_HASH C75AXIPqbztrT8qX90ujxmE5GjOftjH6XTnQcrYmNu0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_ORD 267
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_ORD_STR_SORTABLE 00267

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_SUPPORTS_ORDS \
	273,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io0_pd11 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_pinmux 1897
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/quadspi_bk1_io1_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_PATH "/soc/pin-controller@58020000/quadspi_bk1_io1_pd12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FULL_NAME "quadspi_bk1_io1_pd12"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FULL_NAME_UNQUOTED quadspi_bk1_io1_pd12
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FULL_NAME_TOKEN quadspi_bk1_io1_pd12
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FULL_NAME_UPPER_TOKEN QUADSPI_BK1_IO1_PD12

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_CHILD_IDX 86

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_NODELABEL(fn) fn(quadspi_bk1_io1_pd12)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_NODELABEL_VARGS(fn, ...) fn(quadspi_bk1_io1_pd12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_HASH MnckT78VmLrSZ9iWePDXsEc9c2e05BkCOfF3hw1jZlw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_ORD 268
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_ORD_STR_SORTABLE 00268

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_SUPPORTS_ORDS \
	273,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io1_pd12 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_pinmux 1929
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/quadspi_bk1_io2_pe2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_PATH "/soc/pin-controller@58020000/quadspi_bk1_io2_pe2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FULL_NAME "quadspi_bk1_io2_pe2"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FULL_NAME_UNQUOTED quadspi_bk1_io2_pe2
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FULL_NAME_TOKEN quadspi_bk1_io2_pe2
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FULL_NAME_UPPER_TOKEN QUADSPI_BK1_IO2_PE2

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_CHILD_IDX 87

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_NODELABEL(fn) fn(quadspi_bk1_io2_pe2)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_NODELABEL_VARGS(fn, ...) fn(quadspi_bk1_io2_pe2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_HASH yFTr6uXA5mpyum0dMpOadtcmeyFcl_EFa1mYzeKeSmU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_ORD 269
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_ORD_STR_SORTABLE 00269

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_SUPPORTS_ORDS \
	273,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io2_pe2 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_pinmux 2121
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/quadspi_bk1_io3_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_PATH "/soc/pin-controller@58020000/quadspi_bk1_io3_pf6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FULL_NAME "quadspi_bk1_io3_pf6"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FULL_NAME_UNQUOTED quadspi_bk1_io3_pf6
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FULL_NAME_TOKEN quadspi_bk1_io3_pf6
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FULL_NAME_UPPER_TOKEN QUADSPI_BK1_IO3_PF6

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_CHILD_IDX 88

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_NODELABEL(fn) fn(quadspi_bk1_io3_pf6)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_NODELABEL_VARGS(fn, ...) fn(quadspi_bk1_io3_pf6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_HASH FL_3vpKSpaHm4DwP4B8hc9ATuiDqFAY7wad4jE3uoeQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_ORD 270
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_ORD_STR_SORTABLE 00270

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_SUPPORTS_ORDS \
	273,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io3_pf6 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_pinmux 2761
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/quadspi_bk1_ncs_pg6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_PATH "/soc/pin-controller@58020000/quadspi_bk1_ncs_pg6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FULL_NAME "quadspi_bk1_ncs_pg6"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FULL_NAME_UNQUOTED quadspi_bk1_ncs_pg6
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FULL_NAME_TOKEN quadspi_bk1_ncs_pg6
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FULL_NAME_UPPER_TOKEN QUADSPI_BK1_NCS_PG6

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_CHILD_IDX 90

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_NODELABEL(fn) fn(quadspi_bk1_ncs_pg6)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_NODELABEL_VARGS(fn, ...) fn(quadspi_bk1_ncs_pg6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_HASH fNwfqMDDmHqJIgS0PwL2mx2ijK_80zzVdKj6fBsKnmA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_ORD 271
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_ORD_STR_SORTABLE 00271

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_SUPPORTS_ORDS \
	273,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_ncs_pg6 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_pinmux 3274
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@58020000/quadspi_clk_pf10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_PATH "/soc/pin-controller@58020000/quadspi_clk_pf10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FULL_NAME "quadspi_clk_pf10"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FULL_NAME_UNQUOTED quadspi_clk_pf10
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FULL_NAME_TOKEN quadspi_clk_pf10
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FULL_NAME_UPPER_TOKEN QUADSPI_CLK_PF10

/* Node parent (/soc/pin-controller@58020000) identifier: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_PARENT DT_N_S_soc_S_pin_controller_58020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_CHILD_IDX 89

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_NODELABEL(fn) fn(quadspi_clk_pf10)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_NODELABEL_VARGS(fn, ...) fn(quadspi_clk_pf10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_HASH UubVLWKFp67Dn2dfEbl_p7O6Pj_U0a8k33QFXfGSg5I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_ORD 272
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_ORD_STR_SORTABLE 00272

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_REQUIRES_ORDS \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_SUPPORTS_ORDS \
	273,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_EXISTS 1
#define DT_N_NODELABEL_quadspi_clk_pf10 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_pinmux 2889
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/spi@52005000
 *
 * Node identifier: DT_N_S_soc_S_spi_52005000
 *
 * Binding (compatible = st,stm32-qspi):
 *   $ZEPHYR_BASE/dts/bindings/qspi/st,stm32-qspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_52005000_PATH "/soc/spi@52005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_52005000_FULL_NAME "spi@52005000"
#define DT_N_S_soc_S_spi_52005000_FULL_NAME_UNQUOTED spi@52005000
#define DT_N_S_soc_S_spi_52005000_FULL_NAME_TOKEN spi_52005000
#define DT_N_S_soc_S_spi_52005000_FULL_NAME_UPPER_TOKEN SPI_52005000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_52005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_52005000_CHILD_IDX 64

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_52005000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_52005000_FOREACH_NODELABEL(fn) fn(quadspi)
#define DT_N_S_soc_S_spi_52005000_FOREACH_NODELABEL_VARGS(fn, ...) fn(quadspi, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_52005000_CHILD_NUM 1
#define DT_N_S_soc_S_spi_52005000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_52005000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000)
#define DT_N_S_soc_S_spi_52005000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000)
#define DT_N_S_soc_S_spi_52005000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000)
#define DT_N_S_soc_S_spi_52005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000)
#define DT_N_S_soc_S_spi_52005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_52005000_HASH etwCSEQ3CxPLi1c1qfelhgqg6mOHQY7POv1y23ELnnw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_52005000_ORD 273
#define DT_N_S_soc_S_spi_52005000_ORD_STR_SORTABLE 00273

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_52005000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	267, \
	268, \
	269, \
	270, \
	271, \
	272,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_52005000_SUPPORTS_ORDS \
	274,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_52005000_EXISTS 1
#define DT_N_INST_0_st_stm32_qspi DT_N_S_soc_S_spi_52005000
#define DT_N_NODELABEL_quadspi    DT_N_S_soc_S_spi_52005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_52005000_REG_NUM 1
#define DT_N_S_soc_S_spi_52005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_REG_IDX_0_VAL_ADDRESS 1375752192
#define DT_N_S_soc_S_spi_52005000_REG_IDX_0_VAL_SIZE 52
#define DT_N_S_soc_S_spi_52005000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_52005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_52005000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_52005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_IRQ_IDX_0_VAL_irq 92
#define DT_N_S_soc_S_spi_52005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_52005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_52005000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_52005000_COMPAT_MATCHES_st_stm32_qspi 1
#define DT_N_S_soc_S_spi_52005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_52005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_COMPAT_MODEL_IDX_0 "stm32-qspi"
#define DT_N_S_soc_S_spi_52005000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_52005000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_52005000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2
#define DT_N_S_soc_S_spi_52005000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6

/* Generic property macros: */
#define DT_N_S_soc_S_spi_52005000_P_reg {1375752192, 52}
#define DT_N_S_soc_S_spi_52005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_reg_IDX_0 1375752192
#define DT_N_S_soc_S_spi_52005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_reg_IDX_1 52
#define DT_N_S_soc_S_spi_52005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_interrupts {92, 0}
#define DT_N_S_soc_S_spi_52005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_interrupts_IDX_0 92
#define DT_N_S_soc_S_spi_52005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_52005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 5)
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 5)
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 5, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_52005000, pinctrl_0, 5, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_LEN 6
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_52005000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_dual_flash 0
#define DT_N_S_soc_S_spi_52005000_P_dual_flash_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_status "okay"
#define DT_N_S_soc_S_spi_52005000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_52005000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_52005000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_52005000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_52005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_52005000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000, status, 0)
#define DT_N_S_soc_S_spi_52005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000, status, 0)
#define DT_N_S_soc_S_spi_52005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_status_LEN 1
#define DT_N_S_soc_S_spi_52005000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_compatible {"st,stm32-qspi"}
#define DT_N_S_soc_S_spi_52005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_compatible_IDX_0 "st,stm32-qspi"
#define DT_N_S_soc_S_spi_52005000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qspi
#define DT_N_S_soc_S_spi_52005000_P_compatible_IDX_0_STRING_TOKEN st_stm32_qspi
#define DT_N_S_soc_S_spi_52005000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QSPI
#define DT_N_S_soc_S_spi_52005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000, compatible, 0)
#define DT_N_S_soc_S_spi_52005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000, compatible, 0)
#define DT_N_S_soc_S_spi_52005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_52005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_spi_52005000_P_clocks_IDX_0_VAL_bus 212
#define DT_N_S_soc_S_spi_52005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_spi_52005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000, clocks, 0)
#define DT_N_S_soc_S_spi_52005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000, clocks, 0)
#define DT_N_S_soc_S_spi_52005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_52005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_52005000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_52005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_52005000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@52005000/qspi-nor-flash@90000000
 *
 * Node identifier: DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000
 *
 * Binding (compatible = st,stm32-qspi-nor):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/st,stm32-qspi-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_PATH "/soc/spi@52005000/qspi-nor-flash@90000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FULL_NAME "qspi-nor-flash@90000000"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FULL_NAME_UNQUOTED qspi-nor-flash@90000000
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FULL_NAME_TOKEN qspi_nor_flash_90000000
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FULL_NAME_UPPER_TOKEN QSPI_NOR_FLASH_90000000

/* Node parent (/soc/spi@52005000) identifier: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_PARENT DT_N_S_soc_S_spi_52005000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_NODELABEL(fn) fn(n25q128a1)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(n25q128a1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_52005000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_CHILD_NUM 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_HASH _6gtCDvKygUTrvkroZc3fCA2_Z0XKK6fuum9A_AIRIw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_ORD 274
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_ORD_STR_SORTABLE 00274

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_REQUIRES_ORDS \
	273,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_SUPPORTS_ORDS \
	275,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_EXISTS 1
#define DT_N_INST_0_st_stm32_qspi_nor DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000
#define DT_N_NODELABEL_n25q128a1      DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000

/* Bus info (controller: '/soc/spi@52005000', type: '['qspi']') */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_BUS_qspi 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_BUS DT_N_S_soc_S_spi_52005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_REG_NUM 2
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_REG_IDX_0_VAL_ADDRESS 2415919104
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_REG_IDX_1_VAL_ADDRESS 16777216
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_IRQ_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_COMPAT_MATCHES_st_stm32_qspi_nor 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_COMPAT_MODEL_IDX_0 "stm32-qspi-nor"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reg {2415919104, 16777216}
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reg_IDX_0 2415919104
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reg_IDX_1 16777216
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_qspi_max_frequency 72000000
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_qspi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reset_cmd 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reset_cmd_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reset_cmd_wait 10
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_reset_cmd_wait_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_requires_ulbpr 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_requires_ulbpr_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status "okay"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, status, 0)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, status, 0)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_LEN 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible {"st,stm32-qspi-nor"}
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_IDX_0 "st,stm32-qspi-nor"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qspi-nor
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_qspi_nor
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QSPI_NOR
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, compatible, 0)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, compatible, 0)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@52005000/qspi-nor-flash@90000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_PATH "/soc/spi@52005000/qspi-nor-flash@90000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/spi@52005000/qspi-nor-flash@90000000) identifier: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_PARENT DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000) fn(DT_N_S_soc_S_spi_52005000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_CHILD_NUM 2
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_HASH XY0AFUmGKuWlclzD5Kruco_CxHkJ_60B2SeSRi8_b3E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_ORD 275
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_ORD_STR_SORTABLE 00275

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_REQUIRES_ORDS \
	274,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_SUPPORTS_ORDS \
	276, \
	277,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_EXISTS 1
#define DT_N_INST_1_fixed_partitions DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/spi@52005000/qspi-nor-flash@90000000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_PATH "/soc/spi@52005000/qspi-nor-flash@90000000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/spi@52005000/qspi-nor-flash@90000000/partitions) identifier: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(slot1_partition)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot1_partition, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000) fn(DT_N_S_soc_S_spi_52005000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_HASH M29yLXErBqH75kvz9edGHsXCYsY2KArhdieyXpekmw4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_ORD 276
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_ORD_STR_SORTABLE 00276

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_REQUIRES_ORDS \
	275,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 1048576
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label "image-1"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_STRING_UNQUOTED image-1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_IDX_0 "image-1"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_reg {0, 1048576}
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/spi@52005000/qspi-nor-flash@90000000/partitions/partition@100000
 *
 * Node identifier: DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_PATH "/soc/spi@52005000/qspi-nor-flash@90000000/partitions/partition@100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FULL_NAME "partition@100000"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FULL_NAME_UNQUOTED partition@100000
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FULL_NAME_TOKEN partition_100000
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FULL_NAME_UPPER_TOKEN PARTITION_100000

/* Node parent (/soc/spi@52005000/qspi-nor-flash@90000000/partitions) identifier: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_PARENT DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000) fn(DT_N_S_soc_S_spi_52005000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_HASH Uiwp9zRk7D0YHS1Iu9wRUagX4sGuHPFepvCATJ0n8JY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_ORD 277
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_ORD_STR_SORTABLE 00277

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_REQUIRES_ORDS \
	275,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_REG_NUM 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_REG_IDX_0_VAL_ADDRESS 1048576
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_REG_IDX_0_VAL_SIZE 15728640
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_IRQ_NUM 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_PARTITION_ID 4

/* Generic property macros: */
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label "storage"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, label, 0)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, label, 0)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_LEN 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_read_only 0
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_reg {1048576, 15728640}
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_reg_IDX_1 15728640
#define DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PATH "/soc/timers@40000000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PARENT DT_N_S_soc_S_timers_40000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000000_S_counter_HASH q1HYCxKR_QqakI62hwcbYK3CrWp5E_XbPwXUySU4se8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_counter_ORD 278
#define DT_N_S_soc_S_timers_40000000_S_counter_ORD_STR_SORTABLE 00278

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_counter_REQUIRES_ORDS \
	87,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_counter_EXISTS 1
#define DT_N_INST_0_st_stm32_counter DT_N_S_soc_S_timers_40000000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PATH "/soc/timers@40000400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PARENT DT_N_S_soc_S_timers_40000400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000400_S_counter_HASH JNkHbJAdpxqum04dZjR7ujFGNxo62pj2eB31ikv0Phc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_counter_ORD 279
#define DT_N_S_soc_S_timers_40000400_S_counter_ORD_STR_SORTABLE 00279

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_counter_REQUIRES_ORDS \
	91,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_counter_EXISTS 1
#define DT_N_INST_1_st_stm32_counter DT_N_S_soc_S_timers_40000400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PATH "/soc/timers@40000800/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PARENT DT_N_S_soc_S_timers_40000800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000800_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000800_S_counter_HASH It81r5Kkjm8b1AfJHPW0z0jZ9dof3VW5417OU_gyZtc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_counter_ORD 280
#define DT_N_S_soc_S_timers_40000800_S_counter_ORD_STR_SORTABLE 00280

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_counter_REQUIRES_ORDS \
	95,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_counter_EXISTS 1
#define DT_N_INST_2_st_stm32_counter DT_N_S_soc_S_timers_40000800_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000800_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_PATH "/soc/timers@40000c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME "timers@40000c00"
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME_UNQUOTED timers@40000c00
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME_TOKEN timers_40000c00
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME_UPPER_TOKEN TIMERS_40000C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000c00_FOREACH_NODELABEL(fn) fn(timers5)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers5, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40000c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) fn(DT_N_S_soc_S_timers_40000c00_S_counter)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00_S_counter)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000c00_HASH QK_gD7RT_mF_sn_to7wpxIKr0c1D_KZ7j86aqguJXxk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_ORD 281
#define DT_N_S_soc_S_timers_40000c00_ORD_STR_SORTABLE 00281

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_SUPPORTS_ORDS \
	282, \
	283,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_EXISTS 1
#define DT_N_INST_6_st_stm32_timers DT_N_S_soc_S_timers_40000c00
#define DT_N_NODELABEL_timers5      DT_N_S_soc_S_timers_40000c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_ADDRESS 1073744896
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40000c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40000c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_P_reg {1073744896, 1024}
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0 1073744896
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_VAL_id 4611
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, resets, 0)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, resets, 0)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000c00_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000c00_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, status, 0)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, status, 0)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts {50, 0}
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PATH "/soc/timers@40000c00/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PARENT DT_N_S_soc_S_timers_40000c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_HASH SRmSz9_Gy7Y2Ew5bN2f2oN589iJ0Ygd6yjjRU92Vo2Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_ORD 282
#define DT_N_S_soc_S_timers_40000c00_S_counter_ORD_STR_SORTABLE 00282

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_REQUIRES_ORDS \
	281,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_EXISTS 1
#define DT_N_INST_3_st_stm32_counter DT_N_S_soc_S_timers_40000c00_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000c00_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PATH "/soc/timers@40000c00/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PARENT DT_N_S_soc_S_timers_40000c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_HASH KSO3eNoSPYFOR_AlcenmOupE8OUZymwAp8eJUzabeJg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD 283
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD_STR_SORTABLE 00283

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REQUIRES_ORDS \
	281,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_EXISTS 1
#define DT_N_INST_6_st_stm32_pwm DT_N_S_soc_S_timers_40000c00_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001000_PATH "/soc/timers@40001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001000_FULL_NAME "timers@40001000"
#define DT_N_S_soc_S_timers_40001000_FULL_NAME_UNQUOTED timers@40001000
#define DT_N_S_soc_S_timers_40001000_FULL_NAME_TOKEN timers_40001000
#define DT_N_S_soc_S_timers_40001000_FULL_NAME_UPPER_TOKEN TIMERS_40001000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001000_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40001000_FOREACH_NODELABEL(fn) fn(timers6)
#define DT_N_S_soc_S_timers_40001000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers6, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001000_CHILD_NUM 1
#define DT_N_S_soc_S_timers_40001000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001000_S_counter)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_counter)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001000_HASH Nsz_iy2H8UvqHZMouFTv3bvFrOuL3LyjaTTN24v0eBQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_ORD 284
#define DT_N_S_soc_S_timers_40001000_ORD_STR_SORTABLE 00284

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_SUPPORTS_ORDS \
	285,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_EXISTS 1
#define DT_N_INST_7_st_stm32_timers DT_N_S_soc_S_timers_40001000
#define DT_N_NODELABEL_timers6      DT_N_S_soc_S_timers_40001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001000_REG_NUM 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_ADDRESS 1073745920
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40001000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40001000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40001000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_P_reg {1073745920, 1024}
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0 1073745920
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, clocks, 0)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, clocks, 0)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_VAL_id 4612
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, resets, 0)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, resets, 0)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, status, 0)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, status, 0)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts {54, 0}
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PATH "/soc/timers@40001000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40001000) identifier: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PARENT DT_N_S_soc_S_timers_40001000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001000_S_counter_HASH kRqNwCO_GFQ9B_IU80aWEsZniZ2xLsueygEKHK_oRqE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_S_counter_ORD 285
#define DT_N_S_soc_S_timers_40001000_S_counter_ORD_STR_SORTABLE 00285

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_S_counter_REQUIRES_ORDS \
	284,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_S_counter_EXISTS 1
#define DT_N_INST_4_st_stm32_counter DT_N_S_soc_S_timers_40001000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001400_PATH "/soc/timers@40001400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001400_FULL_NAME "timers@40001400"
#define DT_N_S_soc_S_timers_40001400_FULL_NAME_UNQUOTED timers@40001400
#define DT_N_S_soc_S_timers_40001400_FULL_NAME_TOKEN timers_40001400
#define DT_N_S_soc_S_timers_40001400_FULL_NAME_UPPER_TOKEN TIMERS_40001400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001400_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40001400_FOREACH_NODELABEL(fn) fn(timers7)
#define DT_N_S_soc_S_timers_40001400_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001400_CHILD_NUM 1
#define DT_N_S_soc_S_timers_40001400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001400_S_counter)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_counter)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001400_HASH NWGZgzDJgqZSuO0DPWROIlkjRWjN3_VzkmbGsEAbECw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_ORD 286
#define DT_N_S_soc_S_timers_40001400_ORD_STR_SORTABLE 00286

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_SUPPORTS_ORDS \
	287,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_EXISTS 1
#define DT_N_INST_8_st_stm32_timers DT_N_S_soc_S_timers_40001400
#define DT_N_NODELABEL_timers7      DT_N_S_soc_S_timers_40001400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001400_REG_NUM 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_ADDRESS 1073746944
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40001400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq 55
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40001400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40001400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_P_reg {1073746944, 1024}
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0 1073746944
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, clocks, 0)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, clocks, 0)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_VAL_id 4613
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, resets, 0)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, resets, 0)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, status, 0)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, status, 0)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts {55, 0}
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0 55
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PATH "/soc/timers@40001400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40001400) identifier: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PARENT DT_N_S_soc_S_timers_40001400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001400_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001400_S_counter_HASH yUMrsaqgcXElOUnLnHc7vIdLGcToiUBEnmAPHwvJ0BA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_S_counter_ORD 287
#define DT_N_S_soc_S_timers_40001400_S_counter_ORD_STR_SORTABLE 00287

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_S_counter_REQUIRES_ORDS \
	286,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_S_counter_EXISTS 1
#define DT_N_INST_5_st_stm32_counter DT_N_S_soc_S_timers_40001400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001800_S_counter_PATH "/soc/timers@40001800/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001800_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40001800_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40001800_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40001800_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40001800) identifier: */
#define DT_N_S_soc_S_timers_40001800_S_counter_PARENT DT_N_S_soc_S_timers_40001800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001800_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001800_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001800_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001800_S_counter_HASH fwQklgV179p_6HslAjdqF1c8jjC2BF4aua0ZbByE3PE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_S_counter_ORD 288
#define DT_N_S_soc_S_timers_40001800_S_counter_ORD_STR_SORTABLE 00288

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_S_counter_REQUIRES_ORDS \
	100,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_S_counter_EXISTS 1
#define DT_N_INST_6_st_stm32_counter DT_N_S_soc_S_timers_40001800_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001800_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001800_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001800_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001800_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001800_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001800_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001800_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001c00_PATH "/soc/timers@40001c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001c00_FULL_NAME "timers@40001c00"
#define DT_N_S_soc_S_timers_40001c00_FULL_NAME_UNQUOTED timers@40001c00
#define DT_N_S_soc_S_timers_40001c00_FULL_NAME_TOKEN timers_40001c00
#define DT_N_S_soc_S_timers_40001c00_FULL_NAME_UPPER_TOKEN TIMERS_40001C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001c00_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40001c00_FOREACH_NODELABEL(fn) fn(timers13)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers13, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001c00_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40001c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm) fn(DT_N_S_soc_S_timers_40001c00_S_counter)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001c00_S_counter)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001c00_HASH C10pHSqK_DBrhy8hrLH60y9fcj7aeZfIUJONPe1VrQs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_ORD 289
#define DT_N_S_soc_S_timers_40001c00_ORD_STR_SORTABLE 00289

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_SUPPORTS_ORDS \
	290, \
	291,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_EXISTS 1
#define DT_N_INST_9_st_stm32_timers DT_N_S_soc_S_timers_40001c00
#define DT_N_NODELABEL_timers13     DT_N_S_soc_S_timers_40001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_VAL_ADDRESS 1073748992
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40001c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40001c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40001c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_P_reg {1073748992, 1024}
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_0 1073748992
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40001c00_P_resets_IDX_0_VAL_id 4615
#define DT_N_S_soc_S_timers_40001c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, resets, 0)
#define DT_N_S_soc_S_timers_40001c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, resets, 0)
#define DT_N_S_soc_S_timers_40001c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001c00_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001c00_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, status, 0)
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, status, 0)
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts {44, 0}
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_PATH "/soc/timers@40001c00/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40001c00_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40001c00_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40001c00_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40001c00) identifier: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_PARENT DT_N_S_soc_S_timers_40001c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001c00_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_HASH 9d8shZK9BRqoW9USlHmfnTMZSMrS4V_cs1TIO8Lq_48

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_ORD 290
#define DT_N_S_soc_S_timers_40001c00_S_counter_ORD_STR_SORTABLE 00290

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_REQUIRES_ORDS \
	289,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_EXISTS 1
#define DT_N_INST_7_st_stm32_counter DT_N_S_soc_S_timers_40001c00_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001c00_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001c00_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PATH "/soc/timers@40001c00/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40001c00) identifier: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PARENT DT_N_S_soc_S_timers_40001c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_HASH a7Cf86O7zDlEGiIaLzI_4ROzwp0EjjUcTtMDoWesoDc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_ORD 291
#define DT_N_S_soc_S_timers_40001c00_S_pwm_ORD_STR_SORTABLE 00291

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_REQUIRES_ORDS \
	289,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_EXISTS 1
#define DT_N_INST_7_st_stm32_pwm DT_N_S_soc_S_timers_40001c00_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002000_PATH "/soc/timers@40002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002000_FULL_NAME "timers@40002000"
#define DT_N_S_soc_S_timers_40002000_FULL_NAME_UNQUOTED timers@40002000
#define DT_N_S_soc_S_timers_40002000_FULL_NAME_TOKEN timers_40002000
#define DT_N_S_soc_S_timers_40002000_FULL_NAME_UPPER_TOKEN TIMERS_40002000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40002000_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40002000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40002000_FOREACH_NODELABEL(fn) fn(timers14)
#define DT_N_S_soc_S_timers_40002000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers14, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40002000_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40002000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm) fn(DT_N_S_soc_S_timers_40002000_S_counter)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002000_S_counter)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40002000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40002000_HASH Bwr917V_KDoq_2_yT2ELAebGrj8EfjUgvAAGsUjSK2c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_ORD 292
#define DT_N_S_soc_S_timers_40002000_ORD_STR_SORTABLE 00292

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_SUPPORTS_ORDS \
	293, \
	294,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_EXISTS 1
#define DT_N_INST_10_st_stm32_timers DT_N_S_soc_S_timers_40002000
#define DT_N_NODELABEL_timers14      DT_N_S_soc_S_timers_40002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002000_REG_NUM 1
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_VAL_ADDRESS 1073750016
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40002000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40002000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40002000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40002000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_P_reg {1073750016, 1024}
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_0 1073750016
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bus 232
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, clocks, 0)
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, clocks, 0)
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40002000_P_resets_IDX_0_VAL_id 4616
#define DT_N_S_soc_S_timers_40002000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, resets, 0)
#define DT_N_S_soc_S_timers_40002000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, resets, 0)
#define DT_N_S_soc_S_timers_40002000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40002000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40002000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40002000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40002000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, status, 0)
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, status, 0)
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts {45, 0}
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40002000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002000_S_counter_PATH "/soc/timers@40002000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40002000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40002000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40002000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40002000) identifier: */
#define DT_N_S_soc_S_timers_40002000_S_counter_PARENT DT_N_S_soc_S_timers_40002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40002000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40002000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40002000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40002000_S_counter_HASH zJvOaxLLjATz51CJNhv5ls0CmMiTKSdYQecKTBIOLLU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_S_counter_ORD 293
#define DT_N_S_soc_S_timers_40002000_S_counter_ORD_STR_SORTABLE 00293

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_S_counter_REQUIRES_ORDS \
	292,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_S_counter_EXISTS 1
#define DT_N_INST_8_st_stm32_counter DT_N_S_soc_S_timers_40002000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40002000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40002000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40002000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PATH "/soc/timers@40002000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40002000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40002000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40002000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40002000) identifier: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PARENT DT_N_S_soc_S_timers_40002000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40002000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40002000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_HASH c6um8v5jI9Kwk4onLqCxe9XQjuDnMLyybl6AyMLjikc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_ORD 294
#define DT_N_S_soc_S_timers_40002000_S_pwm_ORD_STR_SORTABLE 00294

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_REQUIRES_ORDS \
	292,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_EXISTS 1
#define DT_N_INST_8_st_stm32_pwm DT_N_S_soc_S_timers_40002000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40002000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000/pwm/pwmclock
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock
 *
 * Binding (compatible = pwm-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/pwm-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_PATH "/soc/timers@40010000/pwm/pwmclock"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FULL_NAME "pwmclock"
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FULL_NAME_UNQUOTED pwmclock
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FULL_NAME_TOKEN pwmclock
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FULL_NAME_UPPER_TOKEN PWMCLOCK

/* Node parent (/soc/timers@40010000/pwm) identifier: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_PARENT DT_N_S_soc_S_timers_40010000_S_pwm

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_NODELABEL(fn) fn(pwmclock)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwmclock, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_HASH s_r8lUm3JdUtOrGLUyk3zAYV2gx8t2fIwcx3DspjzjU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_ORD 295
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_ORD_STR_SORTABLE 00295

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_REQUIRES_ORDS \
	107,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_EXISTS 1
#define DT_N_INST_0_pwm_clock   DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock
#define DT_N_NODELABEL_pwmclock DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_REG_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_COMPAT_MATCHES_pwm_clock 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_IDX_0_PH DT_N_S_soc_S_timers_40010000_S_pwm
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_IDX_0_VAL_channel 3
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_IDX_0_VAL_period 83
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, pwms, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, pwms, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, pwms, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, pwms, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwms_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_clock_frequency 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwm_on_delay 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_pwm_on_delay_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status "okay"
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, status, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, status, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible {"pwm-clock"}
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_IDX_0 "pwm-clock"
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_IDX_0_STRING_UNQUOTED pwm-clock
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_IDX_0_STRING_TOKEN pwm_clock
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_CLOCK
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_PATH "/soc/timers@40014000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_FULL_NAME "timers@40014000"
#define DT_N_S_soc_S_timers_40014000_FULL_NAME_UNQUOTED timers@40014000
#define DT_N_S_soc_S_timers_40014000_FULL_NAME_TOKEN timers_40014000
#define DT_N_S_soc_S_timers_40014000_FULL_NAME_UPPER_TOKEN TIMERS_40014000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40014000_FOREACH_NODELABEL(fn) fn(timers15)
#define DT_N_S_soc_S_timers_40014000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers15, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40014000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm) fn(DT_N_S_soc_S_timers_40014000_S_counter)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000_S_counter)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014000_HASH lq5p3vgPpp0Pc1e97jH3shzpysrGZocBMMy1grfenUs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_ORD 296
#define DT_N_S_soc_S_timers_40014000_ORD_STR_SORTABLE 00296

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_SUPPORTS_ORDS \
	297, \
	298,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_EXISTS 1
#define DT_N_INST_11_st_stm32_timers DT_N_S_soc_S_timers_40014000
#define DT_N_NODELABEL_timers15      DT_N_S_soc_S_timers_40014000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_REG_NUM 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_ADDRESS 1073823744
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40014000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq 116
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40014000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40014000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_P_reg {1073823744, 1024}
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0 1073823744
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, clocks, 0)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, clocks, 0)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_VAL_id 4880
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, resets, 0)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, resets, 0)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, status, 0)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, status, 0)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts {116, 0}
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0 116
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PATH "/soc/timers@40014000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PARENT DT_N_S_soc_S_timers_40014000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014000_S_counter_HASH HTxmpxrEMdGrjqKzwYEQ3Db8lHf9V4eSc5b5awosPW0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_counter_ORD 297
#define DT_N_S_soc_S_timers_40014000_S_counter_ORD_STR_SORTABLE 00297

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_counter_REQUIRES_ORDS \
	296,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_counter_EXISTS 1
#define DT_N_INST_9_st_stm32_counter DT_N_S_soc_S_timers_40014000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PATH "/soc/timers@40014000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PARENT DT_N_S_soc_S_timers_40014000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_HASH kSLo0yu1rvkKjWd1KPNaOZTkLqT1fXRh8ItGZQcov88

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD 298
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD_STR_SORTABLE 00298

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REQUIRES_ORDS \
	296,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_EXISTS 1
#define DT_N_INST_9_st_stm32_pwm DT_N_S_soc_S_timers_40014000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_PATH "/soc/timers@40014400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_FULL_NAME "timers@40014400"
#define DT_N_S_soc_S_timers_40014400_FULL_NAME_UNQUOTED timers@40014400
#define DT_N_S_soc_S_timers_40014400_FULL_NAME_TOKEN timers_40014400
#define DT_N_S_soc_S_timers_40014400_FULL_NAME_UPPER_TOKEN TIMERS_40014400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40014400_FOREACH_NODELABEL(fn) fn(timers16)
#define DT_N_S_soc_S_timers_40014400_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers16, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40014400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm) fn(DT_N_S_soc_S_timers_40014400_S_counter)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400_S_counter)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014400_HASH LhbzUUvofdpe9RJBdWKw1tw8MqV4XObGHJe29iNM0Lc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_ORD 299
#define DT_N_S_soc_S_timers_40014400_ORD_STR_SORTABLE 00299

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_SUPPORTS_ORDS \
	300, \
	301,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_EXISTS 1
#define DT_N_INST_12_st_stm32_timers DT_N_S_soc_S_timers_40014400
#define DT_N_NODELABEL_timers16      DT_N_S_soc_S_timers_40014400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_REG_NUM 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_ADDRESS 1073824768
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40014400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq 117
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40014400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40014400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_P_reg {1073824768, 1024}
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0 1073824768
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, clocks, 0)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, clocks, 0)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_VAL_id 4881
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, resets, 0)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, resets, 0)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, status, 0)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, status, 0)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts {117, 0}
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0 117
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PATH "/soc/timers@40014400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PARENT DT_N_S_soc_S_timers_40014400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014400_S_counter_HASH p37X7wit0iPn8X9v8y4Gj2t07AN6oeaaeHeLb6OojSE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_counter_ORD 300
#define DT_N_S_soc_S_timers_40014400_S_counter_ORD_STR_SORTABLE 00300

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_counter_REQUIRES_ORDS \
	299,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_counter_EXISTS 1
#define DT_N_INST_10_st_stm32_counter DT_N_S_soc_S_timers_40014400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PATH "/soc/timers@40014400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PARENT DT_N_S_soc_S_timers_40014400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_HASH qSncIfFrKmBeFCfySGntGi5dvRM62NXtfq0Z60Th_Tw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD 301
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD_STR_SORTABLE 00301

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REQUIRES_ORDS \
	299,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_EXISTS 1
#define DT_N_INST_10_st_stm32_pwm DT_N_S_soc_S_timers_40014400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_PATH "/soc/timers@40014800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_FULL_NAME "timers@40014800"
#define DT_N_S_soc_S_timers_40014800_FULL_NAME_UNQUOTED timers@40014800
#define DT_N_S_soc_S_timers_40014800_FULL_NAME_TOKEN timers_40014800
#define DT_N_S_soc_S_timers_40014800_FULL_NAME_UPPER_TOKEN TIMERS_40014800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_CHILD_IDX 46

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014800_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40014800_FOREACH_NODELABEL(fn) fn(timers17)
#define DT_N_S_soc_S_timers_40014800_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers17, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40014800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm) fn(DT_N_S_soc_S_timers_40014800_S_counter)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800_S_counter)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014800_HASH HFfK32JNDgTzZmhucfswXs63t4LSBAvBFi__WAnpexw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_ORD 302
#define DT_N_S_soc_S_timers_40014800_ORD_STR_SORTABLE 00302

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_REQUIRES_ORDS \
	4, \
	5, \
	9, \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_SUPPORTS_ORDS \
	303, \
	304,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_EXISTS 1
#define DT_N_INST_13_st_stm32_timers DT_N_S_soc_S_timers_40014800
#define DT_N_NODELABEL_timers17      DT_N_S_soc_S_timers_40014800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_REG_NUM 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_ADDRESS 1073825792
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_SIZE 1024
#define DT_N_S_soc_S_timers_40014800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq 118
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40014800_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40014800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_P_reg {1073825792, 1024}
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0 1073825792
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_58024400
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus 240
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, clocks, 0)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, clocks, 0)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_58024400_S_reset_controller
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_VAL_id 4882
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, resets, 0)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, resets, 0)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014800_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, status, 0)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, status, 0)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts {118, 0}
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0 118
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PATH "/soc/timers@40014800/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PARENT DT_N_S_soc_S_timers_40014800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014800_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014800_S_counter_HASH S6y2pTOmJHjQSdFjECAm7CIldgBp6UkB1xRx45LXe9E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_counter_ORD 303
#define DT_N_S_soc_S_timers_40014800_S_counter_ORD_STR_SORTABLE 00303

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_counter_REQUIRES_ORDS \
	302,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_counter_EXISTS 1
#define DT_N_INST_11_st_stm32_counter DT_N_S_soc_S_timers_40014800_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014800_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PATH "/soc/timers@40014800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PARENT DT_N_S_soc_S_timers_40014800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_HASH pP_vpmBmH6Uc99dxi1iL0vcGxl00Y6rTzAdbQLvVodY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD 304
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD_STR_SORTABLE 00304

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REQUIRES_ORDS \
	302,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_EXISTS 1
#define DT_N_INST_11_st_stm32_pwm DT_N_S_soc_S_timers_40014800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_rng_48021800
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_52002000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40011000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40011000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_uart_mcumgr             DT_N_S_soc_S_serial_40011000
#define DT_CHOSEN_zephyr_uart_mcumgr_EXISTS      1
#define DT_CHOSEN_zephyr_bt_hci                  DT_N_S_soc_S_serial_40007800_S_bt_hci_uart
#define DT_CHOSEN_zephyr_bt_hci_EXISTS           1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_24000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_can_4000a400
#define DT_CHOSEN_zephyr_canbus_EXISTS           1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_display                 DT_N_S_soc_S_display_controller_50001000
#define DT_CHOSEN_zephyr_display_EXISTS          1
#define DT_CHOSEN_zephyr_touch                   DT_N_S_soc_S_i2c_58001c00_S_gt911_5d
#define DT_CHOSEN_zephyr_touch_EXISTS            1
#define DT_CHOSEN_zephyr_camera                  DT_N_S_soc_S_dcmi_48020000
#define DT_CHOSEN_zephyr_camera_EXISTS           1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller) fn(DT_N_S_soc_S_interrupt_controller_58000000) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12) fn(DT_N_S_soc_S_watchdog_58004800) fn(DT_N_S_soc_S_watchdog_50003000) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx) fn(DT_N_S_soc_S_serial_40007c00) fn(DT_N_S_soc_S_serial_58000c00) fn(DT_N_S_soc_S_rtc_58004000) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_40005c00) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40003800) fn(DT_N_S_soc_S_spi_40003c00) fn(DT_N_S_soc_S_spi_40013400) fn(DT_N_S_soc_S_spi_40015000) fn(DT_N_S_soc_S_spi_58001400) fn(DT_N_S_soc_S_i2s_40013000) fn(DT_N_S_soc_S_i2s_40003800) fn(DT_N_S_soc_S_i2s_40003c00) fn(DT_N_S_soc_S_can_4000a000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40010000_S_pwm) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000000_S_pwm) fn(DT_N_S_soc_S_timers_40000000_S_counter) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000400_S_counter) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_timers_40000800_S_counter) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) fn(DT_N_S_soc_S_timers_40000c00_S_counter) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001000_S_counter) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40001400_S_counter) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40010400_S_pwm) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc_S_timers_40001800_S_pwm) fn(DT_N_S_soc_S_timers_40001800_S_counter) fn(DT_N_S_soc_S_timers_40001c00) fn(DT_N_S_soc_S_timers_40001c00_S_pwm) fn(DT_N_S_soc_S_timers_40001c00_S_counter) fn(DT_N_S_soc_S_timers_40002000) fn(DT_N_S_soc_S_timers_40002000_S_pwm) fn(DT_N_S_soc_S_timers_40002000_S_counter) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014000_S_pwm) fn(DT_N_S_soc_S_timers_40014000_S_counter) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_timers_40014400_S_pwm) fn(DT_N_S_soc_S_timers_40014400_S_counter) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_timers_40014800_S_pwm) fn(DT_N_S_soc_S_timers_40014800_S_counter) fn(DT_N_S_soc_S_timers_40002400) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc_S_adc_40022000_S_channel_4) fn(DT_N_S_soc_S_adc_40022000_S_channel_8) fn(DT_N_S_soc_S_adc_40022000_S_channel_9) fn(DT_N_S_soc_S_adc_40022000_S_channel_5) fn(DT_N_S_soc_S_adc_40022000_S_channel_d) fn(DT_N_S_soc_S_adc_40022000_S_channel_c) fn(DT_N_S_soc_S_adc_40022000_S_channel_a) fn(DT_N_S_soc_S_adc_40022000_S_channel_10) fn(DT_N_S_soc_S_adc_40022000_S_channel_12) fn(DT_N_S_soc_S_adc_40022000_S_channel_13) fn(DT_N_S_soc_S_adc_40022000_S_channel_0) fn(DT_N_S_soc_S_adc_40022000_S_channel_1) fn(DT_N_S_soc_S_adc_40022100) fn(DT_N_S_soc_S_adc_40022300) fn(DT_N_S_soc_S_adc_58026000) fn(DT_N_S_soc_S_adc_58026000_S_channel_0) fn(DT_N_S_soc_S_adc_58026000_S_channel_1) fn(DT_N_S_soc_S_dac_40007400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_dma_40020400) fn(DT_N_S_soc_S_bdma_58025400) fn(DT_N_S_soc_S_dmamux_40020800) fn(DT_N_S_soc_S_dmamux_58025800) fn(DT_N_S_soc_S_rng_48021800) fn(DT_N_S_soc_S_sdmmc_52007000) fn(DT_N_S_soc_S_sdmmc_48022400) fn(DT_N_S_soc_S_ethernet_40028000) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio) fn(DT_N_S_soc_S_memory_controller_52004000) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0) fn(DT_N_S_soc_S_memory_38800000) fn(DT_N_S_soc_S_spi_52005000) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_dcmi_48020000) fn(DT_N_S_soc_S_dcmi_48020000_S_port) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint) fn(DT_N_S_soc_S_mailbox_58026400) fn(DT_N_S_soc_S_display_controller_50001000) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings) fn(DT_N_S_soc_S_usb_40040000) fn(DT_N_S_soc_S_usb_40080000) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0) fn(DT_N_S_soc_S_dsihost_50000000) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_memory_90000000) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_csi) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_clk_lsi) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_1) fn(DT_N_S_clocks_S_pll_2) fn(DT_N_S_clocks_S_perck) fn(DT_N_S_mcos) fn(DT_N_S_mcos_S_mco1) fn(DT_N_S_mcos_S_mco2) fn(DT_N_S_dietemp) fn(DT_N_S_vbat) fn(DT_N_S_vref) fn(DT_N_S_smbus1) fn(DT_N_S_smbus2) fn(DT_N_S_smbus3) fn(DT_N_S_smbus4) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30020000) fn(DT_N_S_memory_30040000) fn(DT_N_S_memory_38000000) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_sdram_c0000000) fn(DT_N_S_lvgl_pointer) fn(DT_N_S_gpio_deadbeef) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_52002000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000) fn(DT_N_S_soc_S_rcc_58024400) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller) fn(DT_N_S_soc_S_interrupt_controller_58000000) fn(DT_N_S_soc_S_pin_controller_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_58001c00) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40015000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40010000_S_pwm) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000000_S_pwm) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40010400_S_pwm) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc_S_timers_40001800_S_pwm) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc_S_adc_40022000_S_channel_4) fn(DT_N_S_soc_S_adc_40022000_S_channel_8) fn(DT_N_S_soc_S_adc_40022000_S_channel_9) fn(DT_N_S_soc_S_adc_40022000_S_channel_5) fn(DT_N_S_soc_S_adc_40022000_S_channel_d) fn(DT_N_S_soc_S_adc_40022000_S_channel_c) fn(DT_N_S_soc_S_adc_40022000_S_channel_a) fn(DT_N_S_soc_S_adc_40022000_S_channel_10) fn(DT_N_S_soc_S_adc_40022000_S_channel_12) fn(DT_N_S_soc_S_adc_40022000_S_channel_13) fn(DT_N_S_soc_S_adc_40022000_S_channel_0) fn(DT_N_S_soc_S_adc_40022000_S_channel_1) fn(DT_N_S_soc_S_adc_58026000) fn(DT_N_S_soc_S_adc_58026000_S_channel_0) fn(DT_N_S_soc_S_adc_58026000_S_channel_1) fn(DT_N_S_soc_S_dac_40007400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_dmamux_40020800) fn(DT_N_S_soc_S_rng_48021800) fn(DT_N_S_soc_S_memory_controller_52004000) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0) fn(DT_N_S_soc_S_spi_52005000) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_dcmi_48020000) fn(DT_N_S_soc_S_dcmi_48020000_S_port) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint) fn(DT_N_S_soc_S_mailbox_58026400) fn(DT_N_S_soc_S_display_controller_50001000) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings) fn(DT_N_S_soc_S_usb_40080000) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0) fn(DT_N_S_soc_S_dsihost_50000000) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_memory_90000000) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_2) fn(DT_N_S_mcos) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30020000) fn(DT_N_S_memory_30040000) fn(DT_N_S_memory_38000000) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_sdram_c0000000) fn(DT_N_S_lvgl_pointer) fn(DT_N_S_gpio_deadbeef) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_58004800, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_50003000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_58000c00, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_58004000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_58004000_S_backup_regs, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_58001400, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_i2s_40003c00, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002400, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022300, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020400, __VA_ARGS__) fn(DT_N_S_soc_S_bdma_58025400, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_58025800, __VA_ARGS__) fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_52007000, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_48022400, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40028000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_38800000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_dcmi_48020000, __VA_ARGS__) fn(DT_N_S_soc_S_dcmi_48020000_S_port, __VA_ARGS__) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint, __VA_ARGS__) fn(DT_N_S_soc_S_mailbox_58026400, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, __VA_ARGS__) fn(DT_N_S_soc_S_dsihost_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_csi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_1, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__) fn(DT_N_S_clocks_S_perck, __VA_ARGS__) fn(DT_N_S_mcos, __VA_ARGS__) fn(DT_N_S_mcos_S_mco1, __VA_ARGS__) fn(DT_N_S_mcos_S_mco2, __VA_ARGS__) fn(DT_N_S_dietemp, __VA_ARGS__) fn(DT_N_S_vbat, __VA_ARGS__) fn(DT_N_S_vref, __VA_ARGS__) fn(DT_N_S_smbus1, __VA_ARGS__) fn(DT_N_S_smbus2, __VA_ARGS__) fn(DT_N_S_smbus3, __VA_ARGS__) fn(DT_N_S_smbus4, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30020000, __VA_ARGS__) fn(DT_N_S_memory_30040000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_sdram_c0000000, __VA_ARGS__) fn(DT_N_S_lvgl_pointer, __VA_ARGS__) fn(DT_N_S_gpio_deadbeef, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_e0000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp16_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp0_pa0_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp1_pa1_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp18_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp19_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp9_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp5_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp4_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc1_inp8_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp0_pc2_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_adc3_inp1_pc3_c, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dac1_out2_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_pixclk_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d3_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_hsync_ph8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d0_ph9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d1_ph10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d2_ph11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d4_ph14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d5_pi4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_vsync_pi5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d6_pi6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_dcmi_d7_pi7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_rx_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fdcan2_tx_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a12_pg2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdcke0_ph2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdne0_ph3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_fmc_sdnwe_ph5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_scl_ph4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_scl_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c2_sda_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_i2c4_sda_ph12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io0_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io1_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_io3_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_quadspi_bk1_ncs_pg6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_miso_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_miso_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_mosi_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_mosi_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi1_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_spi5_sck_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch3_pj9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch2_pj11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim1_ch1_pk1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch3_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim2_ch4_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim12_ch1_ph6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch2_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim3_ch1_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch3_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch4_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim4_ch2_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch1_pj8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_tim8_ch2_pj10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_cts_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rts_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_rx_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_rx_pi9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_rx_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_rx_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart4_tx_ph13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usart6_tx_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_uart7_tx_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_usb_otg_fs_dp_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c_S_port_S_endpoint, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_4, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_8, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_9, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_5, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_d, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_c, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_a, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_10, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_12, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_13, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40022000_S_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000_S_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000_S_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram_S_bank_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_dcmi_48020000, __VA_ARGS__) fn(DT_N_S_soc_S_dcmi_48020000_S_port, __VA_ARGS__) fn(DT_N_S_soc_S_dcmi_48020000_S_port_S_endpoint, __VA_ARGS__) fn(DT_N_S_soc_S_mailbox_58026400, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, __VA_ARGS__) fn(DT_N_S_soc_S_dsihost_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__) fn(DT_N_S_mcos, __VA_ARGS__) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30020000, __VA_ARGS__) fn(DT_N_S_memory_30040000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_sdram_c0000000, __VA_ARGS__) fn(DT_N_S_lvgl_pointer, __VA_ARGS__) fn(DT_N_S_gpio_deadbeef, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_bootloader DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_bootloader_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions_S_partition_40000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions_S_partition_100000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_arduino_giga_r1 1
#define DT_COMPAT_HAS_OKAY_st_stm32h747 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_st_stm32_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32_nv_flash 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_rcc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rcc_rctl 1
#define DT_COMPAT_HAS_OKAY_st_stm32_exti 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_st_stm32_gpio 1
#define DT_COMPAT_HAS_OKAY_st_stm32_usart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_uart 1
#define DT_COMPAT_HAS_OKAY_zephyr_bt_hci_uart 1
#define DT_COMPAT_HAS_OKAY_infineon_cyw43xxx_bt_hci 1
#define DT_COMPAT_HAS_OKAY_st_stm32_i2c_v2 1
#define DT_COMPAT_HAS_OKAY_goodix_gt911 1
#define DT_COMPAT_HAS_OKAY_galaxycore_gc2145 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_spi 1
#define DT_COMPAT_HAS_OKAY_st_stm32_spi_fifo 1
#define DT_COMPAT_HAS_OKAY_st_stm32_spi 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_fdcan 1
#define DT_COMPAT_HAS_OKAY_st_stm32_timers 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pwm 1
#define DT_COMPAT_HAS_OKAY_pwm_clock 1
#define DT_COMPAT_HAS_OKAY_st_stm32_adc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_dac 1
#define DT_COMPAT_HAS_OKAY_st_stm32_dma_v1 1
#define DT_COMPAT_HAS_OKAY_st_stm32_dmamux 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rng 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_fmc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_fmc_sdram 1
#define DT_COMPAT_HAS_OKAY_st_stm32_qspi 1
#define DT_COMPAT_HAS_OKAY_st_stm32_qspi_nor 1
#define DT_COMPAT_HAS_OKAY_st_stm32_dcmi 1
#define DT_COMPAT_HAS_OKAY_st_stm32_hsem_mailbox 1
#define DT_COMPAT_HAS_OKAY_st_mbox_stm32_hsem 1
#define DT_COMPAT_HAS_OKAY_st_stm32_ltdc 1
#define DT_COMPAT_HAS_OKAY_zephyr_panel_timing 1
#define DT_COMPAT_HAS_OKAY_st_stm32_otgfs 1
#define DT_COMPAT_HAS_OKAY_zephyr_cdc_acm_uart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_mipi_dsi 1
#define DT_COMPAT_HAS_OKAY_sitronix_st7701 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m7 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_mpu 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_st_stm32_hse_clock 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_st_stm32_lse_clock 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_pll_clock 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_usb_nop_xceiv 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_zephyr_lvgl_pointer_input 1
#define DT_COMPAT_HAS_OKAY_vnd_gpio 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_arduino_giga_r1_NUM_OKAY 1
#define DT_N_INST_st_stm32h747_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_st_stm32_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32_nv_flash_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 2
#define DT_N_INST_st_stm32h7_rcc_NUM_OKAY 1
#define DT_N_INST_st_stm32_rcc_rctl_NUM_OKAY 1
#define DT_N_INST_st_stm32_exti_NUM_OKAY 1
#define DT_N_INST_st_stm32_pinctrl_NUM_OKAY 1
#define DT_N_INST_st_stm32_gpio_NUM_OKAY 11
#define DT_N_INST_st_stm32_usart_NUM_OKAY 3
#define DT_N_INST_st_stm32_uart_NUM_OKAY 5
#define DT_N_INST_zephyr_bt_hci_uart_NUM_OKAY 1
#define DT_N_INST_infineon_cyw43xxx_bt_hci_NUM_OKAY 1
#define DT_N_INST_st_stm32_i2c_v2_NUM_OKAY 3
#define DT_N_INST_goodix_gt911_NUM_OKAY 1
#define DT_N_INST_galaxycore_gc2145_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_spi_NUM_OKAY 2
#define DT_N_INST_st_stm32_spi_fifo_NUM_OKAY 2
#define DT_N_INST_st_stm32_spi_NUM_OKAY 2
#define DT_N_INST_st_stm32h7_fdcan_NUM_OKAY 1
#define DT_N_INST_st_stm32_timers_NUM_OKAY 6
#define DT_N_INST_st_stm32_pwm_NUM_OKAY 6
#define DT_N_INST_pwm_clock_NUM_OKAY 1
#define DT_N_INST_st_stm32_adc_NUM_OKAY 2
#define DT_N_INST_st_stm32_dac_NUM_OKAY 1
#define DT_N_INST_st_stm32_dma_v1_NUM_OKAY 1
#define DT_N_INST_st_stm32_dmamux_NUM_OKAY 1
#define DT_N_INST_st_stm32_rng_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_fmc_NUM_OKAY 1
#define DT_N_INST_st_stm32_fmc_sdram_NUM_OKAY 1
#define DT_N_INST_st_stm32_qspi_NUM_OKAY 1
#define DT_N_INST_st_stm32_qspi_nor_NUM_OKAY 1
#define DT_N_INST_st_stm32_dcmi_NUM_OKAY 1
#define DT_N_INST_st_stm32_hsem_mailbox_NUM_OKAY 1
#define DT_N_INST_st_mbox_stm32_hsem_NUM_OKAY 1
#define DT_N_INST_st_stm32_ltdc_NUM_OKAY 1
#define DT_N_INST_zephyr_panel_timing_NUM_OKAY 1
#define DT_N_INST_st_stm32_otgfs_NUM_OKAY 1
#define DT_N_INST_zephyr_cdc_acm_uart_NUM_OKAY 1
#define DT_N_INST_st_stm32_mipi_dsi_NUM_OKAY 1
#define DT_N_INST_sitronix_st7701_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m7_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_mpu_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 6
#define DT_N_INST_st_stm32_hse_clock_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_N_INST_st_stm32_lse_clock_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_pll_clock_NUM_OKAY 2
#define DT_N_INST_mmio_sram_NUM_OKAY 6
#define DT_N_INST_usb_nop_xceiv_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_zephyr_lvgl_pointer_input_NUM_OKAY 1
#define DT_N_INST_vnd_gpio_NUM_OKAY 1
#define DT_FOREACH_OKAY_arduino_giga_r1(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_arduino_giga_r1(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_giga_r1(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_giga_r1(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h747(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_st_stm32h747(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h747(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h747(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_52002000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_52002000)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_52002000_S_flash_8000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_rcc(fn) fn(DT_N_S_soc_S_rcc_58024400)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_rcc(fn, ...) fn(DT_N_S_soc_S_rcc_58024400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_rcc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_rcc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rcc_rctl(fn) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rcc_rctl(fn, ...) fn(DT_N_S_soc_S_rcc_58024400_S_reset_controller, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rcc_rctl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rcc_rctl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_exti(fn) fn(DT_N_S_soc_S_interrupt_controller_58000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_exti(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_58000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_exti(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_exti(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_pinctrl(fn) fn(DT_N_S_soc_S_pin_controller_58020000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_pinctrl(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_gpio(fn) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_gpio(fn, ...) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_58020000_S_gpio_58022800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9) fn(10)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__) fn(8, __VA_ARGS__) fn(9, __VA_ARGS__) fn(10, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_usart(fn) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40011400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_usart(fn, ...) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_usart(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_usart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_uart(fn) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_uart(fn, ...) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_uart(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_bt_hci_uart(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart)
#define DT_FOREACH_OKAY_VARGS_zephyr_bt_hci_uart(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_bt_hci_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_bt_hci_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_infineon_cyw43xxx_bt_hci(fn) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx)
#define DT_FOREACH_OKAY_VARGS_infineon_cyw43xxx_bt_hci(fn, ...) fn(DT_N_S_soc_S_serial_40007800_S_bt_hci_uart_S_murata_1dx, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_infineon_cyw43xxx_bt_hci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_infineon_cyw43xxx_bt_hci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_i2c_v2(fn) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_58001c00)
#define DT_FOREACH_OKAY_VARGS_st_stm32_i2c_v2(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_58001c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_i2c_v2(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_i2c_v2(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_goodix_gt911(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d)
#define DT_FOREACH_OKAY_VARGS_goodix_gt911(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gt911_5d, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_goodix_gt911(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_goodix_gt911(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_galaxycore_gc2145(fn) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c)
#define DT_FOREACH_OKAY_VARGS_galaxycore_gc2145(fn, ...) fn(DT_N_S_soc_S_i2c_58001c00_S_gc2145_3c, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_galaxycore_gc2145(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_galaxycore_gc2145(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_spi(fn) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40015000)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_spi(fn, ...) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_spi(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_spi(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_spi_fifo(fn) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40015000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_spi_fifo(fn, ...) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_spi_fifo(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_spi_fifo(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_spi(fn) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40015000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_spi(fn, ...) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_spi(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_spi(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_fdcan(fn) fn(DT_N_S_soc_S_can_4000a400)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_fdcan(fn, ...) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_fdcan(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_fdcan(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_timers(fn) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40001800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_timers(fn, ...) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_timers(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_timers(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_pwm(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm) fn(DT_N_S_soc_S_timers_40000000_S_pwm) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_timers_40010400_S_pwm) fn(DT_N_S_soc_S_timers_40001800_S_pwm)
#define DT_FOREACH_OKAY_VARGS_st_stm32_pwm(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_pwm(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_pwm(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_pwm_clock(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock)
#define DT_FOREACH_OKAY_VARGS_pwm_clock(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm_S_pwmclock, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_pwm_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_pwm_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_adc(fn) fn(DT_N_S_soc_S_adc_40022000) fn(DT_N_S_soc_S_adc_58026000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_adc(fn, ...) fn(DT_N_S_soc_S_adc_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_58026000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_adc(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_adc(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_dac(fn) fn(DT_N_S_soc_S_dac_40007400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_dac(fn, ...) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_dac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_dac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_dma_v1(fn) fn(DT_N_S_soc_S_dma_40020000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_dma_v1(fn, ...) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_dma_v1(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_dma_v1(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_dmamux(fn) fn(DT_N_S_soc_S_dmamux_40020800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_dmamux(fn, ...) fn(DT_N_S_soc_S_dmamux_40020800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_dmamux(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_dmamux(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rng(fn) fn(DT_N_S_soc_S_rng_48021800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rng(fn, ...) fn(DT_N_S_soc_S_rng_48021800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_fmc(fn) fn(DT_N_S_soc_S_memory_controller_52004000)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_fmc(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_fmc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_fmc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_fmc_sdram(fn) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram)
#define DT_FOREACH_OKAY_VARGS_st_stm32_fmc_sdram(fn, ...) fn(DT_N_S_soc_S_memory_controller_52004000_S_sdram, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_fmc_sdram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_fmc_sdram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_qspi(fn) fn(DT_N_S_soc_S_spi_52005000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_qspi(fn, ...) fn(DT_N_S_soc_S_spi_52005000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_qspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_qspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_qspi_nor(fn) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_qspi_nor(fn, ...) fn(DT_N_S_soc_S_spi_52005000_S_qspi_nor_flash_90000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_qspi_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_qspi_nor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_dcmi(fn) fn(DT_N_S_soc_S_dcmi_48020000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_dcmi(fn, ...) fn(DT_N_S_soc_S_dcmi_48020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_dcmi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_dcmi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_hsem_mailbox(fn) fn(DT_N_S_soc_S_mailbox_58026400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_hsem_mailbox(fn, ...) fn(DT_N_S_soc_S_mailbox_58026400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_hsem_mailbox(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_hsem_mailbox(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_mbox_stm32_hsem(fn) fn(DT_N_S_soc_S_mailbox_58026400)
#define DT_FOREACH_OKAY_VARGS_st_mbox_stm32_hsem(fn, ...) fn(DT_N_S_soc_S_mailbox_58026400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_mbox_stm32_hsem(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_mbox_stm32_hsem(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_ltdc(fn) fn(DT_N_S_soc_S_display_controller_50001000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_ltdc(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_ltdc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_ltdc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_panel_timing(fn) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings)
#define DT_FOREACH_OKAY_VARGS_zephyr_panel_timing(fn, ...) fn(DT_N_S_soc_S_display_controller_50001000_S_display_timings, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_panel_timing(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_panel_timing(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_otgfs(fn) fn(DT_N_S_soc_S_usb_40080000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_otgfs(fn, ...) fn(DT_N_S_soc_S_usb_40080000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_otgfs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_otgfs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_cdc_acm_uart(fn) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0)
#define DT_FOREACH_OKAY_VARGS_zephyr_cdc_acm_uart(fn, ...) fn(DT_N_S_soc_S_usb_40080000_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_cdc_acm_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_cdc_acm_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_mipi_dsi(fn) fn(DT_N_S_soc_S_dsihost_50000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_mipi_dsi(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_mipi_dsi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_mipi_dsi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_sitronix_st7701(fn) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0)
#define DT_FOREACH_OKAY_VARGS_sitronix_st7701(fn, ...) fn(DT_N_S_soc_S_dsihost_50000000_S_st7701_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_sitronix_st7701(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_sitronix_st7701(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m7(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m7(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m7(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m7(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_memory_90000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30020000) fn(DT_N_S_memory_30040000) fn(DT_N_S_memory_38000000) fn(DT_N_S_sdram_c0000000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_memory_90000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30020000, __VA_ARGS__) fn(DT_N_S_memory_30040000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_sdram_c0000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_hse_clock(fn) fn(DT_N_S_clocks_S_clk_hse)
#define DT_FOREACH_OKAY_VARGS_st_stm32_hse_clock(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_hse_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_hse_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clk_hsi48)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_lse_clock(fn) fn(DT_N_S_clocks_S_clk_lse)
#define DT_FOREACH_OKAY_VARGS_st_stm32_lse_clock(fn, ...) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_lse_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_lse_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_pll_clock(fn) fn(DT_N_S_clocks_S_pll_0) fn(DT_N_S_clocks_S_pll_2)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_pll_clock(fn, ...) fn(DT_N_S_clocks_S_pll_0, __VA_ARGS__) fn(DT_N_S_clocks_S_pll_2, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_pll_clock(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_pll_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_24000000) fn(DT_N_S_memory_30000000) fn(DT_N_S_memory_30020000) fn(DT_N_S_memory_30040000) fn(DT_N_S_memory_38000000) fn(DT_N_S_sdram_c0000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_24000000, __VA_ARGS__) fn(DT_N_S_memory_30000000, __VA_ARGS__) fn(DT_N_S_memory_30020000, __VA_ARGS__) fn(DT_N_S_memory_30040000, __VA_ARGS__) fn(DT_N_S_memory_38000000, __VA_ARGS__) fn(DT_N_S_sdram_c0000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_usb_nop_xceiv(fn) fn(DT_N_S_otghs_fs_phy)
#define DT_FOREACH_OKAY_VARGS_usb_nop_xceiv(fn, ...) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_usb_nop_xceiv(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_usb_nop_xceiv(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_lvgl_pointer_input(fn) fn(DT_N_S_lvgl_pointer)
#define DT_FOREACH_OKAY_VARGS_zephyr_lvgl_pointer_input(fn, ...) fn(DT_N_S_lvgl_pointer, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_lvgl_pointer_input(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_lvgl_pointer_input(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_vnd_gpio(fn) fn(DT_N_S_gpio_deadbeef)
#define DT_FOREACH_OKAY_VARGS_vnd_gpio(fn, ...) fn(DT_N_S_gpio_deadbeef, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_vnd_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_vnd_gpio(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_zephyr_bt_hci_uart_BUS_uart 1
#define DT_COMPAT_infineon_cyw43xxx_bt_hci_BUS_uart 1
#define DT_COMPAT_goodix_gt911_BUS_i2c 1
#define DT_COMPAT_galaxycore_gc2145_BUS_i2c 1
#define DT_COMPAT_st_stm32_qspi_nor_BUS_qspi 1
#define DT_COMPAT_zephyr_cdc_acm_uart_BUS_usb 1
#define DT_COMPAT_sitronix_st7701_BUS_mipi_dsi 1
