<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\CodeLab\Insight\src\insight_top.v<br>
D:\CodeLab\Insight\src\lib\video_timing.v<br>
D:\CodeLab\Insight\src\lib\mode_controller.v<br>
D:\CodeLab\Insight\src\lib\watermark_overlay.v<br>
D:\CodeLab\Insight\src\lib\sd_spi.v<br>
D:\CodeLab\Insight\src\lib\bmp_loader.v<br>
D:\CodeLab\Insight\src\lib\fat32_reader.v<br>
D:\CodeLab\Insight\src\lib\sdram.v<br>
D:\CodeLab\Insight\src\lib\sdram_framebuffer.v<br>
D:\CodeLab\Insight\src\modes\slots_screensaver.v<br>
D:\CodeLab\Insight\src\modes\info_screen.v<br>
D:\CodeLab\Insight\src\modes\sd_image_display.v<br>
D:\CodeLab\Insight\src\ip\gowin_rpll\TMDS_rPLL.v<br>
D:\CodeLab\Insight\src\ip\gowin_rpll\SDRAM_rPLL.v<br>
D:\CodeLab\Insight\src\ip\dvi_tx\dvi_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Feb  6 14:42:08 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>insight_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.655s, Peak memory usage = 168.770MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.765s, Elapsed time = 0h 0m 0.76s, Peak memory usage = 168.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.231s, Peak memory usage = 168.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.593s, Elapsed time = 0h 0m 0.635s, Peak memory usage = 168.770MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.308s, Peak memory usage = 168.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.103s, Peak memory usage = 168.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 168.770MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 168.770MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 225.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.373s, Peak memory usage = 225.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.329s, Peak memory usage = 225.199MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 31s, Elapsed time = 0h 0m 32s, Peak memory usage = 242.754MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.64s, Elapsed time = 0h 0m 0.67s, Peak memory usage = 242.754MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.589s, Peak memory usage = 246.039MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 37s, Elapsed time = 0h 0m 38s, Peak memory usage = 246.039MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>5596</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>282</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>4344</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>61</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>81</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>174</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>593</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>9525</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>427</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>5615</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3483</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>381</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>381</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU36X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>9926(9545 LUT, 381 ALU) / 20736</td>
<td>48%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>5596 / 15915</td>
<td>36%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>5596 / 15915</td>
<td>36%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 46</td>
<td>9%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_sdram_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000</td>
<td>23.148</td>
<td>4.630</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_sdram_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500</td>
<td>0.000</td>
<td>37.037</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_sdram_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000</td>
<td>0.000</td>
<td>55.556</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_sdram_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250</td>
<td>0.000</td>
<td>6.734</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>80.103(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_sdram_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>161.682(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>53.155(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>3.836</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>4.310</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>7.940</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n60_s/DOUT[11]</td>
</tr>
<tr>
<td>8.414</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/F</td>
</tr>
<tr>
<td>9.443</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s61/I0</td>
</tr>
<tr>
<td>9.960</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s61/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s58/I0</td>
</tr>
<tr>
<td>10.951</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s58/F</td>
</tr>
<tr>
<td>11.425</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s46/I1</td>
</tr>
<tr>
<td>11.980</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s46/F</td>
</tr>
<tr>
<td>12.454</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/F</td>
</tr>
<tr>
<td>13.445</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s34/I2</td>
</tr>
<tr>
<td>13.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_info/n10221_s34/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>14.927</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>15.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10220_s12/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n10220_s12/F</td>
</tr>
<tr>
<td>17.421</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10229_s3/I1</td>
</tr>
<tr>
<td>17.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10229_s3/F</td>
</tr>
<tr>
<td>18.450</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10229_s1/I1</td>
</tr>
<tr>
<td>19.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10229_s1/F</td>
</tr>
<tr>
<td>19.479</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/pixel_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_info/pixel_11_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_info/pixel_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.962, 58.377%; route: 7.584, 40.388%; tC2Q: 0.232, 1.235%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>3.836</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>4.310</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>7.940</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n60_s/DOUT[11]</td>
</tr>
<tr>
<td>8.414</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/F</td>
</tr>
<tr>
<td>9.443</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s61/I0</td>
</tr>
<tr>
<td>9.960</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s61/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s58/I0</td>
</tr>
<tr>
<td>10.951</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s58/F</td>
</tr>
<tr>
<td>11.425</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s46/I1</td>
</tr>
<tr>
<td>11.980</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s46/F</td>
</tr>
<tr>
<td>12.454</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/F</td>
</tr>
<tr>
<td>13.445</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s34/I2</td>
</tr>
<tr>
<td>13.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_info/n10221_s34/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>14.927</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>15.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10220_s12/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n10220_s12/F</td>
</tr>
<tr>
<td>17.421</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10222_s7/I1</td>
</tr>
<tr>
<td>17.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10222_s7/F</td>
</tr>
<tr>
<td>18.450</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10222_s5/I1</td>
</tr>
<tr>
<td>19.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10222_s5/F</td>
</tr>
<tr>
<td>19.479</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/pixel_16_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_info/pixel_16_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_info/pixel_16_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.962, 58.377%; route: 7.584, 40.388%; tC2Q: 0.232, 1.235%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>3.836</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>4.310</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>7.940</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n60_s/DOUT[11]</td>
</tr>
<tr>
<td>8.414</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/F</td>
</tr>
<tr>
<td>9.443</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s61/I0</td>
</tr>
<tr>
<td>9.960</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s61/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s58/I0</td>
</tr>
<tr>
<td>10.951</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s58/F</td>
</tr>
<tr>
<td>11.425</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s46/I1</td>
</tr>
<tr>
<td>11.980</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s46/F</td>
</tr>
<tr>
<td>12.454</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/F</td>
</tr>
<tr>
<td>13.445</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s34/I2</td>
</tr>
<tr>
<td>13.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_info/n10221_s34/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>14.927</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>15.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10220_s12/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n10220_s12/F</td>
</tr>
<tr>
<td>17.421</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10220_s7/I1</td>
</tr>
<tr>
<td>17.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10220_s7/F</td>
</tr>
<tr>
<td>18.450</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10220_s5/I1</td>
</tr>
<tr>
<td>19.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10220_s5/F</td>
</tr>
<tr>
<td>19.479</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/pixel_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_info/pixel_18_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_info/pixel_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.962, 58.377%; route: 7.584, 40.388%; tC2Q: 0.232, 1.235%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>3.836</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>4.310</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>7.940</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n60_s/DOUT[11]</td>
</tr>
<tr>
<td>8.414</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/F</td>
</tr>
<tr>
<td>9.443</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s61/I0</td>
</tr>
<tr>
<td>9.960</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s61/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s58/I0</td>
</tr>
<tr>
<td>10.951</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s58/F</td>
</tr>
<tr>
<td>11.425</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s46/I1</td>
</tr>
<tr>
<td>11.980</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s46/F</td>
</tr>
<tr>
<td>12.454</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/F</td>
</tr>
<tr>
<td>13.445</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s34/I2</td>
</tr>
<tr>
<td>13.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_info/n10221_s34/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>14.927</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>15.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10220_s12/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n10220_s12/F</td>
</tr>
<tr>
<td>17.421</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10219_s2/I1</td>
</tr>
<tr>
<td>17.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10219_s2/F</td>
</tr>
<tr>
<td>18.450</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10219_s1/I0</td>
</tr>
<tr>
<td>18.967</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10219_s1/F</td>
</tr>
<tr>
<td>19.441</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/pixel_19_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_info/pixel_19_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_info/pixel_19_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.924, 58.292%; route: 7.584, 40.470%; tC2Q: 0.232, 1.238%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>fat_state_sync2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_info/pixel_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>fat_state_sync2_1_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>fat_state_sync2_1_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s2/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s2/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_2_s1/I1</td>
</tr>
<tr>
<td>2.991</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/progress_2_s1/F</td>
</tr>
<tr>
<td>3.465</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/I3</td>
</tr>
<tr>
<td>3.836</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/progress_1_s2/F</td>
</tr>
<tr>
<td>4.310</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u_info/n60_s/A[1]</td>
</tr>
<tr>
<td>7.940</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_info/n60_s/DOUT[11]</td>
</tr>
<tr>
<td>8.414</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/I1</td>
</tr>
<tr>
<td>8.969</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s69/F</td>
</tr>
<tr>
<td>9.443</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s61/I0</td>
</tr>
<tr>
<td>9.960</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s61/F</td>
</tr>
<tr>
<td>10.434</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s58/I0</td>
</tr>
<tr>
<td>10.951</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s58/F</td>
</tr>
<tr>
<td>11.425</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s46/I1</td>
</tr>
<tr>
<td>11.980</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_info/n10221_s46/F</td>
</tr>
<tr>
<td>12.454</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/I0</td>
</tr>
<tr>
<td>12.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s47/F</td>
</tr>
<tr>
<td>13.445</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s34/I2</td>
</tr>
<tr>
<td>13.898</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_info/n10221_s34/F</td>
</tr>
<tr>
<td>14.372</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/I1</td>
</tr>
<tr>
<td>14.927</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s20/F</td>
</tr>
<tr>
<td>15.401</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s10/I0</td>
</tr>
<tr>
<td>15.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_info/n10221_s10/F</td>
</tr>
<tr>
<td>16.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10221_s6/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_info/n10221_s6/F</td>
</tr>
<tr>
<td>17.421</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10213_s6/I0</td>
</tr>
<tr>
<td>17.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10213_s6/F</td>
</tr>
<tr>
<td>18.412</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10213_s5/I0</td>
</tr>
<tr>
<td>18.929</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_info/n10213_s5/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_info/pixel_23_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>599</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_info/pixel_23_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_info/pixel_23_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.886, 58.207%; route: 7.584, 40.552%; tC2Q: 0.232, 1.241%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
