

================================================================
== Vitis HLS Report for 'cnn_top_Pipeline_VITIS_LOOP_2872_15'
================================================================
* Date:           Mon Feb 27 10:37:10 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2872_1  |       35|       35|         5|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i20"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [cnnlite_ip/src/cnn.c:2872]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%icmp_ln2872 = icmp_eq  i6 %i_1, i6 32" [cnnlite_ip/src/cnn.c:2872]   --->   Operation 13 'icmp' 'icmp_ln2872' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_1, i6 1" [cnnlite_ip/src/cnn.c:2872]   --->   Operation 15 'add' 'i_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln2872 = br i1 %icmp_ln2872, void %for.body.i20.split, void %VITIS_LOOP_2838_2.i24.preheader.exitStub" [cnnlite_ip/src/cnn.c:2872]   --->   Operation 16 'br' 'br_ln2872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_5_cast = zext i6 %i_1" [cnnlite_ip/src/cnn.c:2872]   --->   Operation 17 'zext' 'i_5_cast' <Predicate = (!icmp_ln2872)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_assign_addr = getelementptr i32 %x_assign, i64 0, i64 %i_5_cast" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 18 'getelementptr' 'x_assign_addr' <Predicate = (!icmp_ln2872)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%x_assign_load = load i5 %x_assign_addr" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 19 'load' 'x_assign_load' <Predicate = (!icmp_ln2872)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln2872 = store i6 %i_2, i6 %i" [cnnlite_ip/src/cnn.c:2872]   --->   Operation 20 'store' 'store_ln2872' <Predicate = (!icmp_ln2872)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%x_assign_load = load i5 %x_assign_addr" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 21 'load' 'x_assign_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 22 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_ogt  i32 %x_assign_load, i32 0" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 22 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln2874 = bitcast i32 %x_assign_load" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 23 'bitcast' 'bitcast_ln2874' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln2874, i32 23, i32 30" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 24 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln2874 = trunc i32 %bitcast_ln2874" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 25 'trunc' 'trunc_ln2874' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln2874 = icmp_ne  i8 %tmp_12, i8 255" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 26 'icmp' 'icmp_ln2874' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (2.44ns)   --->   "%icmp_ln2874_1 = icmp_eq  i23 %trunc_ln2874, i23 0" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 27 'icmp' 'icmp_ln2874_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln2874)   --->   "%or_ln2874 = or i1 %icmp_ln2874_1, i1 %icmp_ln2874" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 28 'or' 'or_ln2874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_ogt  i32 %x_assign_load, i32 0" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 29 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln2874)   --->   "%and_ln2874 = and i1 %or_ln2874, i1 %tmp_13" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 30 'and' 'and_ln2874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln2874 = select i1 %and_ln2874, i32 %x_assign_load, i32 0" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 31 'select' 'select_ln2874' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln2872)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln2872 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [cnnlite_ip/src/cnn.c:2872]   --->   Operation 32 'specloopname' 'specloopname_ln2872' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%x_assign_2_addr = getelementptr i32 %x_assign_2, i64 0, i64 %i_5_cast" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 33 'getelementptr' 'x_assign_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln2874 = store i32 %select_ln2874, i5 %x_assign_2_addr" [cnnlite_ip/src/cnn.c:2874]   --->   Operation 34 'store' 'store_ln2874' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln2872 = br void %for.body.i20" [cnnlite_ip/src/cnn.c:2872]   --->   Operation 35 'br' 'br_ln2872' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.41ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', cnnlite_ip/src/cnn.c:2872) on local variable 'i' [7]  (0 ns)
	'add' operation ('i', cnnlite_ip/src/cnn.c:2872) [11]  (1.83 ns)
	'store' operation ('store_ln2872', cnnlite_ip/src/cnn.c:2872) of variable 'i', cnnlite_ip/src/cnn.c:2872 on local variable 'i' [29]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_load', cnnlite_ip/src/cnn.c:2874) on array 'x_assign' [17]  (3.25 ns)

 <State 3>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', cnnlite_ip/src/cnn.c:2874) [24]  (5.43 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', cnnlite_ip/src/cnn.c:2874) [24]  (5.43 ns)
	'and' operation ('and_ln2874', cnnlite_ip/src/cnn.c:2874) [25]  (0 ns)
	'select' operation ('select_ln2874', cnnlite_ip/src/cnn.c:2874) [26]  (0.978 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('x_assign_2_addr', cnnlite_ip/src/cnn.c:2874) [27]  (0 ns)
	'store' operation ('store_ln2874', cnnlite_ip/src/cnn.c:2874) of variable 'select_ln2874', cnnlite_ip/src/cnn.c:2874 on array 'x_assign_2' [28]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
