===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 39.2078 seconds

  ----Wall Time----  ----Name----
    4.5038 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.7075 (  9.5%)    Parse modules
    0.7523 (  1.9%)    Verify circuit
   20.4691 ( 52.2%)  'firrtl.circuit' Pipeline
    1.6236 (  4.1%)    'firrtl.module' Pipeline
    1.5150 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1085 (  0.3%)      LowerCHIRRTLPass
    0.1266 (  0.3%)    InferWidths
    0.9330 (  2.4%)    InferResets
    0.0585 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0956 (  0.2%)    WireDFT
    0.1017 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8280 (  2.1%)    LowerFIRRTLTypes
    8.3881 ( 21.4%)    'firrtl.module' Pipeline
    0.9204 (  2.3%)      ExpandWhens
    0.0234 (  0.1%)      RemoveInvalid
    6.9626 ( 17.8%)      Canonicalizer
    0.4817 (  1.2%)      InferReadWrite
    0.6245 (  1.6%)    Inliner
    1.2632 (  3.2%)    IMConstProp
    0.0733 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0737 (  0.2%)    BlackBoxReader
    0.0736 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.2709 ( 13.4%)    'firrtl.module' Pipeline
    5.2709 ( 13.4%)      Canonicalizer
    0.5067 (  1.3%)    RemoveUnusedPorts
    0.0739 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4686 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.1325 ( 10.5%)  LowerFIRRTLToHW
    0.0720 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.6457 ( 11.8%)  'hw.module' Pipeline
    1.0535 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.8533 (  7.3%)    Canonicalizer
    0.7389 (  1.9%)    HWCleanup
    0.9250 (  2.4%)  'hw.module' Pipeline
    0.0879 (  0.2%)    HWLegalizeModules
    0.8371 (  2.1%)    PrettifyVerilog
    4.2998 ( 11.0%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   39.2078 (100.0%)  Total

{
  totalTime: 39.242,
  maxMemory: 698757120
}
