

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Mar 31 15:04:20 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.982 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      300|      300| 2.095 us | 2.095 us |  300|  300|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_myproject_fu_266  |myproject  |      258|      258| 1.801 us | 1.801 us |   64|   64| dataflow |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       23|       23|         9|          1|          1|    16|    yes   |
        |- Loop 2  |       13|       13|        10|          1|          1|     5|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|   5588|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|     21|   11433|  33782|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    113|    -|
|Register         |        0|      -|    2613|    352|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|     21|   14086|  39835|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      9|      13|     74|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |grp_myproject_fu_266            |myproject                     |       20|     21|  10771|  33045|    0|
    |myproject_axi_AXILiteS_s_axi_U  |myproject_axi_AXILiteS_s_axi  |        0|      0|     68|    104|    0|
    |myproject_axi_ashrcU_U857       |myproject_axi_ashrcU          |        0|      0|    214|    216|    0|
    |myproject_axi_fpeqcK_U856       |myproject_axi_fpeqcK          |        0|      0|    100|    138|    0|
    |myproject_axi_lshtde_U859       |myproject_axi_lshtde          |        0|      0|    140|    126|    0|
    |myproject_axi_muxsc4_U858       |myproject_axi_muxsc4          |        0|      0|      0|     27|    0|
    |myproject_axi_shludo_U860       |myproject_axi_shludo          |        0|      0|    140|    126|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |Total                           |                              |       20|     21|  11433|  33782|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+----+-----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+----+-----+------------+------------+
    |add_ln22_fu_305_p2                     |     +    |      0|   0|   39|          32|           1|
    |add_ln581_fu_420_p2                    |     +    |      0|   0|   12|           5|          12|
    |add_ln949_fu_956_p2                    |     +    |      0|   0|   23|           6|          16|
    |add_ln958_fu_923_p2                    |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_1064_p2                   |     +    |      0|   0|    8|           8|           8|
    |i_1_fu_767_p2                          |     +    |      0|   0|   12|           3|           1|
    |i_fu_331_p2                            |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_888_p2                    |     +    |      0|   0|   39|           6|          32|
    |m_2_fu_1025_p2                         |     +    |      0|   0|   71|          64|          64|
    |F2_fu_408_p2                           |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_390_p2                      |     -    |      0|   0|   61|           1|          54|
    |sub_ln581_fu_426_p2                    |     -    |      0|   0|   12|           4|          12|
    |sub_ln944_fu_869_p2                    |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_fu_882_p2                    |     -    |      0|   0|   15|           4|           5|
    |sub_ln958_fu_928_p2                    |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_1059_p2                   |     -    |      0|   0|    8|           3|           8|
    |tmp_V_fu_812_p2                        |     -    |      0|   0|   23|           1|          16|
    |a_fu_938_p2                            |    and   |      0|   0|    2|           1|           1|
    |and_ln203_1_fu_735_p2                  |    and   |      0|   0|  256|         256|         256|
    |and_ln203_2_fu_741_p2                  |    and   |      0|   0|  256|         256|         256|
    |and_ln203_fu_706_p2                    |    and   |      0|   0|  256|         256|         256|
    |and_ln37_fu_824_p2                     |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_511_p2                    |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_569_p2                    |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_528_p2                  |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_522_p2                    |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_545_p2                    |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_968_p2                    |    and   |      0|   0|    2|           1|           1|
    |ap_block_pp0_stage0_11001              |    and   |      0|   0|    2|           1|           1|
    |ap_block_state22_io                    |    and   |      0|   0|    2|           1|           1|
    |ap_block_state23_io                    |    and   |      0|   0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0       |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_912_p2                   |    and   |      0|   0|   16|          16|          16|
    |l_fu_857_p3                            |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln203_fu_621_p2                   |   icmp   |      0|   0|   11|           8|           8|
    |icmp_ln20_fu_299_p2                    |   icmp   |      0|   0|   18|          32|          32|
    |icmp_ln24_fu_325_p2                    |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln33_fu_761_p2                    |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln37_1_fu_757_p2                  |   icmp   |      0|   0|   18|          32|          32|
    |icmp_ln37_fu_818_p2                    |   icmp   |      0|   0|    9|           3|           4|
    |icmp_ln571_fu_403_p2                   |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_414_p2                   |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_440_p2                   |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_fu_463_p2                   |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_468_p2                   |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln935_fu_829_p2                   |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_1_fu_917_p2                 |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_fu_933_p2                   |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_fu_994_p2                   |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln203_fu_700_p2                   |   lshr   |      0|   0|  950|           2|         256|
    |lshr_ln947_fu_906_p2                   |   lshr   |      0|   0|   35|           2|          16|
    |ap_block_pp1_stage0_11001              |    or    |      0|   0|    2|           1|           1|
    |ap_sync_grp_myproject_fu_266_ap_done   |    or    |      0|   0|    2|           1|           1|
    |ap_sync_grp_myproject_fu_266_ap_ready  |    or    |      0|   0|    2|           1|           1|
    |empty_37_fu_615_p2                     |    or    |      0|   0|    8|           8|           4|
    |in_local_V_1_fu_746_p2                 |    or    |      0|   0|  256|         256|         256|
    |or_ln581_fu_534_p2                     |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_501_p2                     |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_574_p2                   |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_579_p2                   |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_551_p2                     |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_974_p2                     |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_1016_p3                         |  select  |      0|   0|   64|           1|          64|
    |man_V_2_fu_396_p3                      |  select  |      0|   0|   54|           1|          54|
    |out_r_TDATA_int                        |  select  |      0|   0|   32|           1|           1|
    |select_ln203_1_fu_656_p3               |  select  |      0|   0|    9|           1|           9|
    |select_ln203_2_fu_663_p3               |  select  |      0|   0|    9|           1|           9|
    |select_ln203_3_fu_724_p3               |  select  |      0|   0|  256|           1|         256|
    |select_ln203_fu_649_p3                 |  select  |      0|   0|    9|           1|           9|
    |select_ln22_fu_311_p3                  |  select  |      0|   0|   32|           1|           1|
    |select_ln588_fu_493_p3                 |  select  |      0|   0|    2|           1|           2|
    |select_ln603_1_fu_557_p3               |  select  |      0|   0|   16|           1|          16|
    |select_ln603_2_fu_602_p3               |  select  |      0|   0|   16|           1|          16|
    |select_ln603_3_fu_627_p3               |  select  |      0|   0|   16|           1|          16|
    |select_ln603_fu_595_p3                 |  select  |      0|   0|   16|           1|          16|
    |select_ln964_fu_1049_p3                |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_432_p3                       |  select  |      0|   0|   12|           1|          12|
    |tmp_V_4_fu_834_p3                      |  select  |      0|   0|   16|           1|          16|
    |shl_ln203_1_fu_694_p2                  |    shl   |      0|   0|  950|           2|         256|
    |shl_ln203_fu_688_p2                    |    shl   |      0|   0|  950|         256|         256|
    |shl_ln604_fu_590_p2                    |    shl   |      0|   0|   35|          16|          16|
    |ap_enable_pp0                          |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp1                          |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1                |    xor   |      0|   0|    2|           2|           1|
    |xor_ln203_1_fu_670_p2                  |    xor   |      0|   0|    9|           9|           8|
    |xor_ln203_2_fu_730_p2                  |    xor   |      0|   0|  256|           2|         256|
    |xor_ln203_fu_643_p2                    |    xor   |      0|   0|    9|           9|           8|
    |xor_ln571_fu_564_p2                    |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_539_p2                    |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_505_p2                    |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_516_p2                    |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_950_p2                    |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------------+----------+-------+----+-----+------------+------------+
    |Total                                  |          |      0|  40| 5588|        1880|        3100|
    +---------------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter9  |   9|          2|    1|          2|
    |i2_0_reg_255             |   9|          2|    3|          6|
    |i_0_reg_244              |   9|          2|    5|         10|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 113|         24|   15|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |add_ln958_reg_1395                         |   32|   0|   32|          0|
    |and_ln203_reg_1297                         |  256|   0|  256|          0|
    |and_ln37_reg_1334                          |    1|   0|    1|          0|
    |and_ln585_reg_1237                         |    1|   0|    1|          0|
    |and_ln603_reg_1242                         |    1|   0|    1|          0|
    |and_ln603_reg_1242_pp0_iter5_reg           |    1|   0|    1|          0|
    |ap_CS_fsm                                  |    7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                    |    1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_266_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_266_ap_ready  |    1|   0|    1|          0|
    |ashr_ln586_reg_1258                        |   54|   0|   54|          0|
    |empty_37_reg_1278                          |    4|   0|    8|          4|
    |exp_tmp_V_reg_1181                         |   11|   0|   11|          0|
    |grp_myproject_fu_266_ap_start_reg          |    1|   0|    1|          0|
    |i2_0_reg_255                               |    3|   0|    3|          0|
    |i_0_reg_244                                |    5|   0|    5|          0|
    |icmp_ln203_reg_1283                        |    1|   0|    1|          0|
    |icmp_ln203_reg_1283_pp0_iter7_reg          |    1|   0|    1|          0|
    |icmp_ln24_reg_1151                         |    1|   0|    1|          0|
    |icmp_ln33_reg_1308                         |    1|   0|    1|          0|
    |icmp_ln37_1_reg_1303                       |    1|   0|    1|          0|
    |icmp_ln571_reg_1196                        |    1|   0|    1|          0|
    |icmp_ln571_reg_1196_pp0_iter4_reg          |    1|   0|    1|          0|
    |icmp_ln581_reg_1202                        |    1|   0|    1|          0|
    |icmp_ln582_reg_1215                        |    1|   0|    1|          0|
    |icmp_ln582_reg_1215_pp0_iter4_reg          |    1|   0|    1|          0|
    |icmp_ln935_reg_1339                        |    1|   0|    1|          0|
    |icmp_ln947_1_reg_1390                      |    1|   0|    1|          0|
    |icmp_ln958_reg_1420                        |    1|   0|    1|          0|
    |icmp_ln958_reg_1420_pp1_iter5_reg          |    1|   0|    1|          0|
    |in_data_tmp_reg_1160                       |   32|   0|   32|          0|
    |in_local_V_fu_196                          |  256|   0|  256|          0|
    |l_reg_1352                                 |   32|   0|   32|          0|
    |lsb_index_reg_1379                         |   32|   0|   32|          0|
    |lshr_ln958_reg_1430                        |   32|   0|   32|          0|
    |m_5_reg_1440                               |   63|   0|   63|          0|
    |m_5_reg_1440_pp1_iter7_reg                 |   63|   0|   63|          0|
    |man_V_2_reg_1191                           |   54|   0|   54|          0|
    |or_ln603_2_reg_1263                        |    1|   0|    1|          0|
    |or_ln603_2_reg_1263_pp0_iter6_reg          |    1|   0|    1|          0|
    |or_ln603_reg_1247                          |    1|   0|    1|          0|
    |or_ln603_reg_1247_pp0_iter5_reg            |    1|   0|    1|          0|
    |or_ln_reg_1405                             |    1|   0|   32|         31|
    |or_ln_reg_1405_pp1_iter5_reg               |    1|   0|   32|         31|
    |out_local_0_fu_200                         |   16|   0|   16|          0|
    |out_local_1_fu_204                         |   16|   0|   16|          0|
    |out_local_2_fu_208                         |   16|   0|   16|          0|
    |out_local_3_fu_212                         |   16|   0|   16|          0|
    |out_local_4_fu_216                         |   16|   0|   16|          0|
    |p_Result_7_reg_1176                        |    1|   0|    1|          0|
    |p_Result_9_reg_1323                        |    1|   0|    1|          0|
    |row_count                                  |   32|   0|   32|          0|
    |select_ln22_reg_1146                       |   32|   0|   32|          0|
    |select_ln603_1_reg_1253                    |   16|   0|   16|          0|
    |select_ln603_1_reg_1253_pp0_iter5_reg      |   16|   0|   16|          0|
    |select_ln603_2_reg_1268                    |   16|   0|   16|          0|
    |select_ln964_reg_1450                      |    1|   0|    8|          7|
    |sh_amt_reg_1208                            |   12|   0|   12|          0|
    |shl_ln203_reg_1291                         |  256|   0|  256|          0|
    |shl_ln958_reg_1435                         |   64|   0|   64|          0|
    |shl_ln_reg_1273                            |    4|   0|    8|          4|
    |sub_ln944_reg_1362                         |   32|   0|   32|          0|
    |sub_ln947_reg_1374                         |    5|   0|    5|          0|
    |sub_ln958_reg_1400                         |   32|   0|   32|          0|
    |tmp_514_reg_1227                           |    8|   0|    8|          0|
    |tmp_518_reg_1385                           |   31|   0|   31|          0|
    |tmp_520_reg_1445                           |    1|   0|    1|          0|
    |tmp_V_3_reg_1317                           |   16|   0|   16|          0|
    |tmp_V_4_reg_1344                           |   16|   0|   16|          0|
    |tmp_V_reg_1329                             |   16|   0|   16|          0|
    |trunc_ln203_reg_1166                       |    4|   0|    4|          0|
    |trunc_ln556_reg_1171                       |   63|   0|   63|          0|
    |trunc_ln565_reg_1186                       |   52|   0|   52|          0|
    |trunc_ln583_reg_1221                       |   16|   0|   16|          0|
    |trunc_ln943_reg_1357                       |    8|   0|    8|          0|
    |trunc_ln944_reg_1369                       |   16|   0|   16|          0|
    |trunc_ln944_reg_1369_pp1_iter3_reg         |   16|   0|   16|          0|
    |vector_rows_0_data_reg                     |   32|   0|   32|          0|
    |vector_rows_0_vld_reg                      |    0|   0|    1|          1|
    |vector_rows_read_reg_1141                  |   32|   0|   32|          0|
    |and_ln37_reg_1334                          |   64|  32|    1|          0|
    |icmp_ln24_reg_1151                         |   64|  32|    1|          0|
    |icmp_ln33_reg_1308                         |   64|  32|    1|          0|
    |icmp_ln935_reg_1339                        |   64|  32|    1|          0|
    |in_data_tmp_reg_1160                       |   64|  32|   32|          0|
    |p_Result_9_reg_1323                        |   64|  32|    1|          0|
    |sh_amt_reg_1208                            |   64|  32|   12|          0|
    |tmp_V_4_reg_1344                           |   64|  32|   16|          0|
    |trunc_ln203_reg_1166                       |   64|  32|    4|          0|
    |trunc_ln583_reg_1221                       |   64|  32|   16|          0|
    |trunc_ln943_reg_1357                       |   64|  32|    8|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 2613| 352| 2080|         78|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object |    C Type    |
+------------------------+-----+-----+--------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |    AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | myproject_axi | return value |
|in_r_TDATA              |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID             |  in |    1|     axis     |   in_last_V   |    pointer   |
|in_r_TREADY             | out |    1|     axis     |   in_last_V   |    pointer   |
|in_r_TLAST              |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA             | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TVALID            | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY            |  in |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TLAST             | out |    1|     axis     |   out_last_V  |    pointer   |
+------------------------+-----+-----+--------------+---------------+--------------+

