// Seed: 1220599832
module module_0 (
    input tri1 id_0,
    output supply0 id_1
    , id_6,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4
    , id_7
);
  assign id_2 = id_0 ? 1 : 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    input wire id_0,
    input supply1 id_1,
    input supply1 _id_2,
    input supply0 id_3,
    output wor id_4
);
  logic [7:0] id_6;
  wire [-1 : -1] id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_6[id_2] = id_6;
endmodule
