Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 11 16:07:37 2019
| Host         : LAPTOP-683OQKA0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             560 |           71 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |            8 |
| Yes          | No                    | No                     |              50 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------+-----------------------+------------------+----------------+
|           Clock Signal           |             Enable Signal             |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------------------+-----------------------+------------------+----------------+
|  M1/mux_clk_div/temp_out_reg[1]  |                                       |                       |                1 |              4 |
|  display_clk_div/temp_out_reg[0] |                                       |                       |                2 |              6 |
|  clk_IBUF_BUFG                   | up_down_selection/temp_out[5]_i_1_n_0 |                       |                7 |             50 |
|  clk_IBUF_BUFG                   |                                       | display_clk_div/clear |                8 |             60 |
|  clk_IBUF_BUFG                   |                                       |                       |               68 |            550 |
+----------------------------------+---------------------------------------+-----------------------+------------------+----------------+


