{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528669576208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528669576213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 19:26:16 2018 " "Processing started: Sun Jun 10 19:26:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528669576213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669576213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha " "Command: quartus_map --read_settings_files=on --write_settings_files=off Velha -c Velha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669576213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528669576544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528669576544 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" ia.vhd(299) " "VHDL syntax error at ia.vhd(299) near text \"if\";  expecting \"process\"" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 299 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585181 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" ia.vhd(303) " "VHDL syntax error at ia.vhd(303) near text \"if\";  expecting \"process\"" {  } { { "IA/ia.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/IA/ia.vhd" 303 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IA/ia.vhd 0 0 " "Found 0 design units, including 0 entities, in source file IA/ia.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-struct " "Found design unit 1: uc-struct" {  } { { "uc.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/uc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585188 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA/vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-rtl " "Found design unit 1: vga_pll-rtl" {  } { { "VGA/vga_pll.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585189 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "VGA/vga_pll.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "VGA/vga_pll/vga_pll_0002.v" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vgacon.vhd 4 2 " "Found 4 design units, including 2 entities, in source file VGA/vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Found design unit 1: vgacon-behav" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585198 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_clock_ram-behav " "Found design unit 2: dual_clock_ram-behav" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585198 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Found entity 1: vgacon" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585198 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_clock_ram " "Found entity 2: dual_clock_ram" {  } { { "VGA/vgacon.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/VGA/vgacon.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitor-struct " "Found design unit 1: monitor-struct" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585205 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "monitor.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/monitor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction " "Found design unit 1: bin2hex-LogicFunction" {  } { { "PS2/bin2hex.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/bin2hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585210 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "PS2/bin2hex.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file velha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 velha-struct " "Found design unit 1: velha-struct" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585213 ""} { "Info" "ISGN_ENTITY_NAME" "1 velha " "Found entity 1: velha" {  } { { "velha.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/velha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585218 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "PS2/ps2_iobase.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/mouse_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PS2/mouse_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse_ctrl-rtl " "Found design unit 1: mouse_ctrl-rtl" {  } { { "PS2/mouse_ctrl.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/mouse_ctrl.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585223 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse_ctrl " "Found entity 1: mouse_ctrl" {  } { { "PS2/mouse_ctrl.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/PS2/mouse_ctrl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse-struct " "Found design unit 1: mouse-struct" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/mouse.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585228 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "mouse.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/mouse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mouse/atualiza_posicao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mouse/atualiza_posicao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atualiza_posicao-struct " "Found design unit 1: atualiza_posicao-struct" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585232 ""} { "Info" "ISGN_ENTITY_NAME" "1 atualiza_posicao " "Found entity 1: atualiza_posicao" {  } { { "Mouse/atualiza_posicao.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/atualiza_posicao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mouse/valida_clique.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mouse/valida_clique.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valida_clique-struct " "Found design unit 1: valida_clique-struct" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585236 ""} { "Info" "ISGN_ENTITY_NAME" "1 valida_clique " "Found entity 1: valida_clique" {  } { { "Mouse/valida_clique.vhd" "" { Text "/home/ec2016/ra183012/public_html/mc613/Projeto/src/Mouse/valida_clique.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528669585236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585236 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1136 " "Peak virtual memory: 1136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528669585395 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 10 19:26:25 2018 " "Processing ended: Sun Jun 10 19:26:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528669585395 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528669585395 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528669585395 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585395 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528669585533 ""}
