
*** Running vivado
    with args -log chiptop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chiptop.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source chiptop.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 394.094 ; gain = 67.172
Command: read_checkpoint -auto_incremental -incremental C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/utils_1/imports/synth_1/chiptop.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/utils_1/imports/synth_1/chiptop.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top chiptop -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16756
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'data', assumed default net type 'wire' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/EdgeDetector.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.344 ; gain = 408.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'chiptop' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:49]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/.Xil/Vivado-8272-LAPTOP-VUHHTMFG/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/.Xil/Vivado-8272-LAPTOP-VUHHTMFG/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/.Xil/Vivado-8272-LAPTOP-VUHHTMFG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/.Xil/Vivado-8272-LAPTOP-VUHHTMFG/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'reset' of module 'clk_wiz_0' is unconnected for instance 'nolabel_line54' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:54]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'nolabel_line54' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:54]
WARNING: [Synth 8-7023] instance 'nolabel_line54' of module 'clk_wiz_0' has 5 connections declared, but only 3 given [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:54]
INFO: [Synth 8-6157] synthesizing module 'uartToTsi' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/uartToTsi.v:1]
	Parameter SYSCLK bound to: 100000000 - type: integer 
	Parameter WIDTH bound to: 123 - type: integer 
	Parameter BAUD bound to: 2000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RegInit' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'RegInit' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegInit__parameterized0' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'RegInit__parameterized0' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
INFO: [Synth 8-6157] synthesizing module 'shiftReg' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:1]
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter OUT_WIDTH bound to: 123 - type: integer 
	Parameter D_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:25]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/.Xil/Vivado-8272-LAPTOP-VUHHTMFG/realtime/ila_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/.Xil/Vivado-8272-LAPTOP-VUHHTMFG/realtime/ila_1_stub.v:5]
WARNING: [Synth 8-689] width (128) of port connection 'probe0' does not match port width (1) of module 'ila_1' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:25]
WARNING: [Synth 8-689] width (8) of port connection 'probe1' does not match port width (1) of module 'ila_1' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:25]
INFO: [Synth 8-6157] synthesizing module 'RegInit__parameterized1' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'RegInit__parameterized1' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shiftReg' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:1]
INFO: [Synth 8-6157] synthesizing module 'EdgeDetector' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/EdgeDetector.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/EdgeDetector.v:35]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/.Xil/Vivado-8272-LAPTOP-VUHHTMFG/realtime/ila_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/.Xil/Vivado-8272-LAPTOP-VUHHTMFG/realtime/ila_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'EdgeDetector' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/EdgeDetector.v:1]
WARNING: [Synth 8-7071] port 'rst' of module 'EdgeDetector' is unconnected for instance 'uartEdge' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/uartToTsi.v:55]
WARNING: [Synth 8-7071] port 'rising' of module 'EdgeDetector' is unconnected for instance 'uartEdge' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/uartToTsi.v:55]
WARNING: [Synth 8-7023] instance 'uartEdge' of module 'EdgeDetector' has 5 connections declared, but only 3 given [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/uartToTsi.v:55]
INFO: [Synth 8-6155] done synthesizing module 'uartToTsi' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/uartToTsi.v:1]
INFO: [Synth 8-6157] synthesizing module 'tsiToUart' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/tsiToUart.v:1]
	Parameter SYSCLK bound to: 100000000 - type: integer 
	Parameter WIDTH bound to: 123 - type: integer 
	Parameter BAUD bound to: 2000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RegInit__parameterized2' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'RegInit__parameterized2' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
INFO: [Synth 8-6157] synthesizing module 'shiftReg__parameterized0' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:1]
	Parameter IN_WIDTH bound to: 123 - type: integer 
	Parameter OUT_WIDTH bound to: 128 - type: integer 
	Parameter D_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:25]
WARNING: [Synth 8-689] width (128) of port connection 'probe0' does not match port width (1) of module 'ila_1' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:25]
WARNING: [Synth 8-689] width (8) of port connection 'probe1' does not match port width (1) of module 'ila_1' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:25]
INFO: [Synth 8-6155] done synthesizing module 'shiftReg__parameterized0' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:1]
WARNING: [Synth 8-7071] port 'RESET' of module 'shiftReg' is unconnected for instance 'sreg0' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/tsiToUart.v:38]
WARNING: [Synth 8-7023] instance 'sreg0' of module 'shiftReg' has 7 connections declared, but only 6 given [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/tsiToUart.v:38]
INFO: [Synth 8-6155] done synthesizing module 'tsiToUart' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/tsiToUart.v:1]
WARNING: [Synth 8-7071] port 'falling' of module 'EdgeDetector' is unconnected for instance 'tlClkEdge' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:86]
WARNING: [Synth 8-7023] instance 'tlClkEdge' of module 'EdgeDetector' has 5 connections declared, but only 4 given [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:86]
INFO: [Synth 8-6157] synthesizing module 'resetTop' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/resetTop.v:2]
	Parameter TIME bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RegInit__parameterized3' [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'RegInit__parameterized3' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/RegInit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'resetTop' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/resetTop.v:2]
INFO: [Synth 8-6155] done synthesizing module 'chiptop' (0#1) [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line25'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:25]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sreg0'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/uartToTsi.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'counter'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:40]
WARNING: [Synth 8-3848] Net mode_Q in module/entity shiftReg does not have driver. [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:19]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line35'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/EdgeDetector.v:35]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uartEdge'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/uartToTsi.v:55]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tlClkEdge'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:86]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sreg0'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/tsiToUart.v:38]
WARNING: [Synth 8-3848] Net mode_Q in module/entity shiftReg__parameterized0 does not have driver. [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/shiftReg.v:19]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:65]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line49'. This will prevent further optimization [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/sources_1/imports/new/chiptop.v:49]
WARNING: [Synth 8-7129] Port rst in module EdgeDetector is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.402 ; gain = 503.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.402 ; gain = 503.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1346.402 ; gain = 503.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1346.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'tx/uartEdge/nolabel_line35'
Finished Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'tx/uartEdge/nolabel_line35'
Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'tlClkEdge/nolabel_line35'
Finished Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'tlClkEdge/nolabel_line35'
Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_1_1/ila_1/ila_1_in_context.xdc] for cell 'tx/sreg0/nolabel_line25'
Finished Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_1_1/ila_1/ila_1_in_context.xdc] for cell 'tx/sreg0/nolabel_line25'
Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_1_1/ila_1/ila_1_in_context.xdc] for cell 'rx/sreg0/nolabel_line25'
Finished Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_1_1/ila_1/ila_1_in_context.xdc] for cell 'rx/sreg0/nolabel_line25'
Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_0_2/ila_0/ila_0_in_context.xdc] for cell 'nolabel_line49'
Finished Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/ila_0_2/ila_0/ila_0_in_context.xdc] for cell 'nolabel_line49'
Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line54'
Finished Parsing XDC File [c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line54'
Parsing XDC File [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/constrs_1/imports/new/cmod35.xdc]
Finished Parsing XDC File [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/constrs_1/imports/new/cmod35.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.srcs/constrs_1/imports/new/cmod35.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chiptop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chiptop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1377.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1377.512 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK12MHZ. (constraint file  c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK12MHZ. (constraint file  c:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.gen/sources_1/ip/clk_wiz_0_2/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for tx/uartEdge/nolabel_line35. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tlClkEdge/nolabel_line35. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tx/sreg0/nolabel_line25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rx/sreg0/nolabel_line25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line49. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line54. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rst in module EdgeDetector is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module EdgeDetector__xdcDup__1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin data_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_inferred:in0 to constant 0
CRITICAL WARNING: [Synth 8-4442] BlackBox module nolabel_line54 has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_1         |         2|
|2     |ila_2         |         2|
|3     |ila_0         |         1|
|4     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |ila     |     2|
|4     |ila_1   |     1|
|5     |ila     |     1|
|6     |ila_2   |     1|
|7     |CARRY4  |    15|
|8     |LUT1    |    13|
|9     |LUT2    |    22|
|10    |LUT3    |     7|
|11    |LUT4    |    40|
|12    |LUT5    |    12|
|13    |LUT6    |   366|
|14    |MUXF7   |     2|
|15    |FDRE    |   340|
|16    |IBUF    |     6|
|17    |OBUF    |     7|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.512 ; gain = 534.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.512 ; gain = 503.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1377.512 ; gain = 534.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1377.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1378.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cf4a4ec7
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1378.613 ; gain = 915.633
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/DangL/school/osci-bringup/chip-hw-fa22/arty_tsi/arty_tsi.runs/synth_1/chiptop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chiptop_utilization_synth.rpt -pb chiptop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 14:57:09 2022...
