#--  Synopsys, Inc.
#--  Version N-2018.03L-SP1-1
#--  Project file C:\Users\Jari\mycodeprojects\tube_power_v5\lfe5u\ip_cores\ip_cores\main_pll\syn_results\scratchproject.prs

#project files
add_file -vhdl -lib work "C:/Users/Jari/mycodeprojects/tube_power_v5/lfe5u/ip_cores/ip_cores/main_pll/main_pll.vhd"
add_file -fpga_constraint "C:/Users/Jari/mycodeprojects/tube_power_v5/lfe5u/ip_cores/ip_cores/main_pll/main_pll.fdc"



#implementation: "syn_results"
impl -add C:\Users\Jari\mycodeprojects\tube_power_v5\lfe5u\ip_cores\ip_cores\main_pll\syn_results -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology ecp5u
set_option -part LFE5U_12F
set_option -package MG285C
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "main_pll"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 1

# Lattice XP
set_option -maxfan 50
set_option -disable_io_insertion 1
set_option -retiming 0
set_option -pipe 0
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/Jari/mycodeprojects/tube_power_v5/lfe5u/ip_cores/ip_cores/main_pll/syn_results/main_pll.edn"

#set log file 
set_option log_file "C:/Users/Jari/mycodeprojects/tube_power_v5/lfe5u/ip_cores/ip_cores/main_pll/syn_results/main_pll.srf" 
impl -active "syn_results"
