# running in /TVLSI_WORK/Ginisha/testing_file/check/tb_binary_adder_tree/check/model/
read_ilang design_prep.il
hierarchy -smtcheck
delete */t:$print
formalff -assume
dffunmap
stat
write_smt2 -wires design_smt2.smt2
