INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:25:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/stq_alloc_7_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 1.522ns (19.083%)  route 6.454ns (80.917%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3007, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X6Y115         FDCE                                         r  lsq2/handshake_lsq_lsq2_core/stq_alloc_7_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.254     0.762 f  lsq2/handshake_lsq_lsq2_core/stq_alloc_7_q_reg/Q
                         net (fo=41, routed)          1.587     2.349    lsq2/handshake_lsq_lsq2_core/stq_alloc_7_q
    SLICE_X36Y108        LUT6 (Prop_lut6_I0_O)        0.043     2.392 r  lsq2/handshake_lsq_lsq2_core/memEndValid_i_5/O
                         net (fo=1, routed)           0.000     2.392    lsq2/handshake_lsq_lsq2_core/memEndValid_i_5_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.106     2.498 r  lsq2/handshake_lsq_lsq2_core/memEndValid_reg_i_2/O
                         net (fo=3, routed)           0.262     2.761    lsq2/handshake_lsq_lsq2_core/stq_empty
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.120     2.881 r  lsq2/handshake_lsq_lsq2_core/outputValid_i_7/O
                         net (fo=1, routed)           0.216     3.097    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ga/group_init_ready_0_o1
    SLICE_X36Y105        LUT6 (Prop_lut6_I5_O)        0.043     3.140 r  lsq2/handshake_lsq_lsq2_core/outputValid_i_3/O
                         net (fo=9, routed)           0.719     3.859    control_merge6/fork_valid/generateBlocks[0].regblock/lazy_fork3_outs_0_ready
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.043     3.902 r  control_merge6/fork_valid/generateBlocks[0].regblock/Full_i_2__0/O
                         net (fo=7, routed)           0.277     4.179    control_merge7/tehb/control/transmitValue_reg_25
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.043     4.222 f  control_merge7/tehb/control/transmitValue_i_2__8/O
                         net (fo=12, routed)          0.511     4.733    control_merge7/tehb/control/Empty_reg_0
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.049     4.782 f  control_merge7/tehb/control/dataReg[6]_i_3__3/O
                         net (fo=5, routed)           0.332     5.114    control_merge7/tehb/control/transmitValue_reg
    SLICE_X40Y83         LUT3 (Prop_lut3_I0_O)        0.128     5.242 r  control_merge7/tehb/control/fullReg_i_2__6/O
                         net (fo=25, routed)          1.008     6.249    lsq3/handshake_lsq_lsq3_core/load4_addrOut_valid
    SLICE_X26Y69         LUT4 (Prop_lut4_I3_O)        0.053     6.302 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q[6]_i_3__0/O
                         net (fo=4, routed)           0.303     6.605    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/entry_port_options_2_1
    SLICE_X25Y71         LUT4 (Prop_lut4_I0_O)        0.131     6.736 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q[6]_i_10/O
                         net (fo=1, routed)           0.000     6.736    lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q[6]_i_10_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.924 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.924    lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_3__0_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.973 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[6]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.973    lsq3/handshake_lsq_lsq3_core/ldq_addr_7_q_reg[6]_i_3__0_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.126 f  lsq3/handshake_lsq_lsq3_core/ldq_addr_0_q_reg[6]_i_6__0/O[1]
                         net (fo=2, routed)           0.509     7.635    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_11_double_out_110_out[9]
    SLICE_X23Y71         LUT6 (Prop_lut6_I3_O)        0.119     7.754 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q[6]_i_1__0/O
                         net (fo=7, routed)           0.729     8.484    lsq3/handshake_lsq_lsq3_core/ldq_addr_wen_1
    SLICE_X37Y79         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=3007, unset)         0.483    13.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X37Y79         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q_reg[0]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X37Y79         FDRE (Setup_fdre_C_CE)      -0.194    12.953    lsq3/handshake_lsq_lsq3_core/ldq_addr_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  4.470    




