// Seed: 2809057125
module module_0 (
    input wire id_0,
    input tri  id_1,
    input wor  id_2,
    input wor  id_3
);
  tri1 id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = 1 + 1;
  assign module_1.id_2 = 0;
  tri1 id_6;
  assign id_6 = id_5;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    input  tri  id_2
);
  always $display(1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0
  );
  id_4(
      .id_0(1)
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  wire id_7;
  always begin : LABEL_0
    if (id_1)
      `define pp_8 0
  end
endmodule
