{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 10:12:40 2009 " "Info: Processing started: Sun Aug 02 10:12:40 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2_key -c ps2_key" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ps2scan:ps2scan\|ps2_asci\[4\] " "Warning: Node \"ps2scan:ps2scan\|ps2_asci\[4\]\" is a latch" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ps2scan:ps2scan\|ps2_asci\[2\] " "Warning: Node \"ps2scan:ps2scan\|ps2_asci\[2\]\" is a latch" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ps2scan:ps2scan\|ps2_asci\[0\] " "Warning: Node \"ps2scan:ps2scan\|ps2_asci\[0\]\" is a latch" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ps2scan:ps2scan\|ps2_asci\[1\] " "Warning: Node \"ps2scan:ps2scan\|ps2_asci\[1\]\" is a latch" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ps2scan:ps2scan\|ps2_asci\[3\] " "Warning: Node \"ps2scan:ps2scan\|ps2_asci\[3\]\" is a latch" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ps2scan:ps2scan\|WideOr1~6 " "Info: Detected gated clock \"ps2scan:ps2scan\|WideOr1~6\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|WideOr1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ps2scan:ps2scan\|WideOr1~5 " "Info: Detected gated clock \"ps2scan:ps2scan\|WideOr1~5\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|WideOr1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ps2scan:ps2scan\|WideOr1~4 " "Info: Detected gated clock \"ps2scan:ps2scan\|WideOr1~4\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|WideOr1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ps2scan:ps2scan\|WideOr1~3 " "Info: Detected gated clock \"ps2scan:ps2scan\|WideOr1~3\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|WideOr1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ps2scan:ps2scan\|WideOr1~2 " "Info: Detected gated clock \"ps2scan:ps2scan\|WideOr1~2\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|WideOr1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ps2scan:ps2scan\|WideOr1~1 " "Info: Detected gated clock \"ps2scan:ps2scan\|WideOr1~1\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|WideOr1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ps2scan:ps2scan\|WideOr1~0 " "Info: Detected gated clock \"ps2scan:ps2scan\|WideOr1~0\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ps2scan:ps2scan\|WideOr5~0 " "Info: Detected gated clock \"ps2scan:ps2scan\|WideOr5~0\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|WideOr5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2scan:ps2scan\|ps2_byte_r\[7\] " "Info: Detected ripple clock \"ps2scan:ps2scan\|ps2_byte_r\[7\]\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|ps2_byte_r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2scan:ps2scan\|ps2_byte_r\[6\] " "Info: Detected ripple clock \"ps2scan:ps2scan\|ps2_byte_r\[6\]\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|ps2_byte_r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2scan:ps2scan\|ps2_byte_r\[2\] " "Info: Detected ripple clock \"ps2scan:ps2scan\|ps2_byte_r\[2\]\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|ps2_byte_r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2scan:ps2scan\|ps2_byte_r\[1\] " "Info: Detected ripple clock \"ps2scan:ps2scan\|ps2_byte_r\[1\]\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|ps2_byte_r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2scan:ps2scan\|ps2_byte_r\[0\] " "Info: Detected ripple clock \"ps2scan:ps2scan\|ps2_byte_r\[0\]\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|ps2_byte_r\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2scan:ps2scan\|ps2_byte_r\[4\] " "Info: Detected ripple clock \"ps2scan:ps2scan\|ps2_byte_r\[4\]\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|ps2_byte_r\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2scan:ps2scan\|ps2_byte_r\[3\] " "Info: Detected ripple clock \"ps2scan:ps2scan\|ps2_byte_r\[3\]\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|ps2_byte_r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2scan:ps2scan\|ps2_byte_r\[5\] " "Info: Detected ripple clock \"ps2scan:ps2scan\|ps2_byte_r\[5\]\" as buffer" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2scan:ps2scan\|ps2_byte_r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ps2scan:ps2scan\|ps2_asci\[4\] register my_uart_tx:my_uart_tx\|tx_data\[4\] 44.19 MHz 22.628 ns Internal " "Info: Clock \"clk\" has Internal fmax of 44.19 MHz between source register \"ps2scan:ps2scan\|ps2_asci\[4\]\" and destination register \"my_uart_tx:my_uart_tx\|tx_data\[4\]\" (period= 22.628 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.269 ns + Longest register register " "Info: + Longest register to register delay is 0.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2scan:ps2scan\|ps2_asci\[4\] 1 REG LC_X4_Y2_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N4; Fanout = 1; REG Node = 'ps2scan:ps2scan\|ps2_asci\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2scan:ps2scan|ps2_asci[4] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.269 ns) 0.269 ns my_uart_tx:my_uart_tx\|tx_data\[4\] 2 REG LC_X4_Y2_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.269 ns) = 0.269 ns; Loc. = LC_X4_Y2_N4; Fanout = 1; REG Node = 'my_uart_tx:my_uart_tx\|tx_data\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { ps2scan:ps2scan|ps2_asci[4] my_uart_tx:my_uart_tx|tx_data[4] } "NODE_NAME" } } { "my_uart_tx.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/my_uart_tx.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.269 ns ( 100.00 % ) " "Info: Total cell delay = 0.269 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { ps2scan:ps2scan|ps2_asci[4] my_uart_tx:my_uart_tx|tx_data[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.269 ns" { ps2scan:ps2scan|ps2_asci[4] {} my_uart_tx:my_uart_tx|tx_data[4] {} } { 0.000ns 0.000ns } { 0.000ns 0.269ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.712 ns - Smallest " "Info: - Smallest clock skew is -10.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns my_uart_tx:my_uart_tx\|tx_data\[4\] 2 REG LC_X4_Y2_N4 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y2_N4; Fanout = 1; REG Node = 'my_uart_tx:my_uart_tx\|tx_data\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk my_uart_tx:my_uart_tx|tx_data[4] } "NODE_NAME" } } { "my_uart_tx.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/my_uart_tx.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_tx:my_uart_tx|tx_data[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_tx:my_uart_tx|tx_data[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.060 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns ps2scan:ps2scan\|ps2_byte_r\[2\] 2 REG LC_X3_Y1_N3 19 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X3_Y1_N3; Fanout = 19; REG Node = 'ps2scan:ps2scan\|ps2_byte_r\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk ps2scan:ps2scan|ps2_byte_r[2] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.914 ns) 6.079 ns ps2scan:ps2scan\|WideOr1~4 3 COMB LC_X2_Y1_N0 1 " "Info: 3: + IC(1.441 ns) + CELL(0.914 ns) = 6.079 ns; Loc. = LC_X2_Y1_N0; Fanout = 1; COMB Node = 'ps2scan:ps2scan\|WideOr1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { ps2scan:ps2scan|ps2_byte_r[2] ps2scan:ps2scan|WideOr1~4 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.740 ns) 7.553 ns ps2scan:ps2scan\|WideOr1~5 4 COMB LC_X2_Y1_N6 1 " "Info: 4: + IC(0.734 ns) + CELL(0.740 ns) = 7.553 ns; Loc. = LC_X2_Y1_N6; Fanout = 1; COMB Node = 'ps2scan:ps2scan\|WideOr1~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { ps2scan:ps2scan|WideOr1~4 ps2scan:ps2scan|WideOr1~5 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.914 ns) 9.171 ns ps2scan:ps2scan\|WideOr1~6 5 COMB LC_X2_Y1_N4 5 " "Info: 5: + IC(0.704 ns) + CELL(0.914 ns) = 9.171 ns; Loc. = LC_X2_Y1_N4; Fanout = 5; COMB Node = 'ps2scan:ps2scan\|WideOr1~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { ps2scan:ps2scan|WideOr1~5 ps2scan:ps2scan|WideOr1~6 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.378 ns) + CELL(0.511 ns) 14.060 ns ps2scan:ps2scan\|ps2_asci\[4\] 6 REG LC_X4_Y2_N4 1 " "Info: 6: + IC(4.378 ns) + CELL(0.511 ns) = 14.060 ns; Loc. = LC_X4_Y2_N4; Fanout = 1; REG Node = 'ps2scan:ps2scan\|ps2_asci\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { ps2scan:ps2scan|WideOr1~6 ps2scan:ps2scan|ps2_asci[4] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.536 ns ( 39.37 % ) " "Info: Total cell delay = 5.536 ns ( 39.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.524 ns ( 60.63 % ) " "Info: Total interconnect delay = 8.524 ns ( 60.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.060 ns" { clk ps2scan:ps2scan|ps2_byte_r[2] ps2scan:ps2scan|WideOr1~4 ps2scan:ps2scan|WideOr1~5 ps2scan:ps2scan|WideOr1~6 ps2scan:ps2scan|ps2_asci[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.060 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[2] {} ps2scan:ps2scan|WideOr1~4 {} ps2scan:ps2scan|WideOr1~5 {} ps2scan:ps2scan|WideOr1~6 {} ps2scan:ps2scan|ps2_asci[4] {} } { 0.000ns 0.000ns 1.267ns 1.441ns 0.734ns 0.704ns 4.378ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_tx:my_uart_tx|tx_data[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_tx:my_uart_tx|tx_data[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.060 ns" { clk ps2scan:ps2scan|ps2_byte_r[2] ps2scan:ps2scan|WideOr1~4 ps2scan:ps2scan|WideOr1~5 ps2scan:ps2scan|WideOr1~6 ps2scan:ps2scan|ps2_asci[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.060 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[2] {} ps2scan:ps2scan|WideOr1~4 {} ps2scan:ps2scan|WideOr1~5 {} ps2scan:ps2scan|WideOr1~6 {} ps2scan:ps2scan|ps2_asci[4] {} } { 0.000ns 0.000ns 1.267ns 1.441ns 0.734ns 0.704ns 4.378ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.914ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "my_uart_tx.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/my_uart_tx.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } } { "my_uart_tx.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/my_uart_tx.v" 63 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { ps2scan:ps2scan|ps2_asci[4] my_uart_tx:my_uart_tx|tx_data[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.269 ns" { ps2scan:ps2scan|ps2_asci[4] {} my_uart_tx:my_uart_tx|tx_data[4] {} } { 0.000ns 0.000ns } { 0.000ns 0.269ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_tx:my_uart_tx|tx_data[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_tx:my_uart_tx|tx_data[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.060 ns" { clk ps2scan:ps2scan|ps2_byte_r[2] ps2scan:ps2scan|WideOr1~4 ps2scan:ps2scan|WideOr1~5 ps2scan:ps2scan|WideOr1~6 ps2scan:ps2scan|ps2_asci[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.060 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[2] {} ps2scan:ps2scan|WideOr1~4 {} ps2scan:ps2scan|WideOr1~5 {} ps2scan:ps2scan|WideOr1~6 {} ps2scan:ps2scan|ps2_asci[4] {} } { 0.000ns 0.000ns 1.267ns 1.441ns 0.734ns 0.704ns 4.378ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.914ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ps2scan:ps2scan\|ps2_byte_r\[7\] ps2scan:ps2scan\|ps2_asci\[1\] clk 6.797 ns " "Info: Found hold time violation between source  pin or register \"ps2scan:ps2scan\|ps2_byte_r\[7\]\" and destination pin or register \"ps2scan:ps2scan\|ps2_asci\[1\]\" for clock \"clk\" (Hold time is 6.797 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.674 ns + Largest " "Info: + Largest clock skew is 10.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.022 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns ps2scan:ps2scan\|ps2_byte_r\[2\] 2 REG LC_X3_Y1_N3 19 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X3_Y1_N3; Fanout = 19; REG Node = 'ps2scan:ps2scan\|ps2_byte_r\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk ps2scan:ps2scan|ps2_byte_r[2] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.914 ns) 6.079 ns ps2scan:ps2scan\|WideOr1~4 3 COMB LC_X2_Y1_N0 1 " "Info: 3: + IC(1.441 ns) + CELL(0.914 ns) = 6.079 ns; Loc. = LC_X2_Y1_N0; Fanout = 1; COMB Node = 'ps2scan:ps2scan\|WideOr1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { ps2scan:ps2scan|ps2_byte_r[2] ps2scan:ps2scan|WideOr1~4 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.740 ns) 7.553 ns ps2scan:ps2scan\|WideOr1~5 4 COMB LC_X2_Y1_N6 1 " "Info: 4: + IC(0.734 ns) + CELL(0.740 ns) = 7.553 ns; Loc. = LC_X2_Y1_N6; Fanout = 1; COMB Node = 'ps2scan:ps2scan\|WideOr1~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { ps2scan:ps2scan|WideOr1~4 ps2scan:ps2scan|WideOr1~5 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.914 ns) 9.171 ns ps2scan:ps2scan\|WideOr1~6 5 COMB LC_X2_Y1_N4 5 " "Info: 5: + IC(0.704 ns) + CELL(0.914 ns) = 9.171 ns; Loc. = LC_X2_Y1_N4; Fanout = 5; COMB Node = 'ps2scan:ps2scan\|WideOr1~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { ps2scan:ps2scan|WideOr1~5 ps2scan:ps2scan|WideOr1~6 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.340 ns) + CELL(0.511 ns) 14.022 ns ps2scan:ps2scan\|ps2_asci\[1\] 6 REG LC_X2_Y1_N1 1 " "Info: 6: + IC(4.340 ns) + CELL(0.511 ns) = 14.022 ns; Loc. = LC_X2_Y1_N1; Fanout = 1; REG Node = 'ps2scan:ps2scan\|ps2_asci\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { ps2scan:ps2scan|WideOr1~6 ps2scan:ps2scan|ps2_asci[1] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.536 ns ( 39.48 % ) " "Info: Total cell delay = 5.536 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.486 ns ( 60.52 % ) " "Info: Total interconnect delay = 8.486 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.022 ns" { clk ps2scan:ps2scan|ps2_byte_r[2] ps2scan:ps2scan|WideOr1~4 ps2scan:ps2scan|WideOr1~5 ps2scan:ps2scan|WideOr1~6 ps2scan:ps2scan|ps2_asci[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.022 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[2] {} ps2scan:ps2scan|WideOr1~4 {} ps2scan:ps2scan|WideOr1~5 {} ps2scan:ps2scan|WideOr1~6 {} ps2scan:ps2scan|ps2_asci[1] {} } { 0.000ns 0.000ns 1.267ns 1.441ns 0.734ns 0.704ns 4.340ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.914ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ps2scan:ps2scan\|ps2_byte_r\[7\] 2 REG LC_X3_Y1_N9 7 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y1_N9; Fanout = 7; REG Node = 'ps2scan:ps2scan\|ps2_byte_r\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ps2scan:ps2scan|ps2_byte_r[7] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ps2scan:ps2scan|ps2_byte_r[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[7] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.022 ns" { clk ps2scan:ps2scan|ps2_byte_r[2] ps2scan:ps2scan|WideOr1~4 ps2scan:ps2scan|WideOr1~5 ps2scan:ps2scan|WideOr1~6 ps2scan:ps2scan|ps2_asci[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.022 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[2] {} ps2scan:ps2scan|WideOr1~4 {} ps2scan:ps2scan|WideOr1~5 {} ps2scan:ps2scan|WideOr1~6 {} ps2scan:ps2scan|ps2_asci[1] {} } { 0.000ns 0.000ns 1.267ns 1.441ns 0.734ns 0.704ns 4.340ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.914ns 0.511ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ps2scan:ps2scan|ps2_byte_r[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[7] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.501 ns - Shortest register register " "Info: - Shortest register to register delay is 3.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2scan:ps2scan\|ps2_byte_r\[7\] 1 REG LC_X3_Y1_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N9; Fanout = 7; REG Node = 'ps2scan:ps2scan\|ps2_byte_r\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2scan:ps2scan|ps2_byte_r[7] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns ps2scan:ps2scan\|WideOr9~3 2 COMB LC_X3_Y1_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X3_Y1_N9; Fanout = 1; COMB Node = 'ps2scan:ps2scan\|WideOr9~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { ps2scan:ps2scan|ps2_byte_r[7] ps2scan:ps2scan|WideOr9~3 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.200 ns) 2.577 ns ps2scan:ps2scan\|WideOr9~9 3 COMB LC_X2_Y1_N8 1 " "Info: 3: + IC(1.782 ns) + CELL(0.200 ns) = 2.577 ns; Loc. = LC_X2_Y1_N8; Fanout = 1; COMB Node = 'ps2scan:ps2scan\|WideOr9~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { ps2scan:ps2scan|WideOr9~3 ps2scan:ps2scan|WideOr9~9 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.200 ns) 3.501 ns ps2scan:ps2scan\|ps2_asci\[1\] 4 REG LC_X2_Y1_N1 1 " "Info: 4: + IC(0.724 ns) + CELL(0.200 ns) = 3.501 ns; Loc. = LC_X2_Y1_N1; Fanout = 1; REG Node = 'ps2scan:ps2scan\|ps2_asci\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { ps2scan:ps2scan|WideOr9~9 ps2scan:ps2scan|ps2_asci[1] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.995 ns ( 28.42 % ) " "Info: Total cell delay = 0.995 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.506 ns ( 71.58 % ) " "Info: Total interconnect delay = 2.506 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.501 ns" { ps2scan:ps2scan|ps2_byte_r[7] ps2scan:ps2scan|WideOr9~3 ps2scan:ps2scan|WideOr9~9 ps2scan:ps2scan|ps2_asci[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.501 ns" { ps2scan:ps2scan|ps2_byte_r[7] {} ps2scan:ps2scan|WideOr9~3 {} ps2scan:ps2scan|WideOr9~9 {} ps2scan:ps2scan|ps2_asci[1] {} } { 0.000ns 0.000ns 1.782ns 0.724ns } { 0.000ns 0.595ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 132 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.022 ns" { clk ps2scan:ps2scan|ps2_byte_r[2] ps2scan:ps2scan|WideOr1~4 ps2scan:ps2scan|WideOr1~5 ps2scan:ps2scan|WideOr1~6 ps2scan:ps2scan|ps2_asci[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.022 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[2] {} ps2scan:ps2scan|WideOr1~4 {} ps2scan:ps2scan|WideOr1~5 {} ps2scan:ps2scan|WideOr1~6 {} ps2scan:ps2scan|ps2_asci[1] {} } { 0.000ns 0.000ns 1.267ns 1.441ns 0.734ns 0.704ns 4.340ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.914ns 0.511ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ps2scan:ps2scan|ps2_byte_r[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[7] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.501 ns" { ps2scan:ps2scan|ps2_byte_r[7] ps2scan:ps2scan|WideOr9~3 ps2scan:ps2scan|WideOr9~9 ps2scan:ps2scan|ps2_asci[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.501 ns" { ps2scan:ps2scan|ps2_byte_r[7] {} ps2scan:ps2scan|WideOr9~3 {} ps2scan:ps2scan|WideOr9~9 {} ps2scan:ps2scan|ps2_asci[1] {} } { 0.000ns 0.000ns 1.782ns 0.724ns } { 0.000ns 0.595ns 0.200ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ps2scan:ps2scan\|ps2_byte_r\[5\] rst_n clk 2.953 ns register " "Info: tsu for register \"ps2scan:ps2scan\|ps2_byte_r\[5\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 2.953 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.968 ns + Longest pin register " "Info: + Longest pin to register delay is 5.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_44 47 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_44; Fanout = 47; PIN Node = 'rst_n'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.712 ns) + CELL(0.200 ns) 4.044 ns ps2scan:ps2scan\|ps2_byte_r\[0\]~24 2 COMB LC_X3_Y1_N6 8 " "Info: 2: + IC(2.712 ns) + CELL(0.200 ns) = 4.044 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; COMB Node = 'ps2scan:ps2scan\|ps2_byte_r\[0\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { rst_n ps2scan:ps2scan|ps2_byte_r[0]~24 } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(1.243 ns) 5.968 ns ps2scan:ps2scan\|ps2_byte_r\[5\] 3 REG LC_X3_Y1_N7 15 " "Info: 3: + IC(0.681 ns) + CELL(1.243 ns) = 5.968 ns; Loc. = LC_X3_Y1_N7; Fanout = 15; REG Node = 'ps2scan:ps2scan\|ps2_byte_r\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { ps2scan:ps2scan|ps2_byte_r[0]~24 ps2scan:ps2scan|ps2_byte_r[5] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 43.15 % ) " "Info: Total cell delay = 2.575 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.393 ns ( 56.85 % ) " "Info: Total interconnect delay = 3.393 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { rst_n ps2scan:ps2scan|ps2_byte_r[0]~24 ps2scan:ps2scan|ps2_byte_r[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { rst_n {} rst_n~combout {} ps2scan:ps2scan|ps2_byte_r[0]~24 {} ps2scan:ps2scan|ps2_byte_r[5] {} } { 0.000ns 0.000ns 2.712ns 0.681ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ps2scan:ps2scan\|ps2_byte_r\[5\] 2 REG LC_X3_Y1_N7 15 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y1_N7; Fanout = 15; REG Node = 'ps2scan:ps2scan\|ps2_byte_r\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ps2scan:ps2scan|ps2_byte_r[5] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ps2scan:ps2scan|ps2_byte_r[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { rst_n ps2scan:ps2scan|ps2_byte_r[0]~24 ps2scan:ps2scan|ps2_byte_r[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { rst_n {} rst_n~combout {} ps2scan:ps2scan|ps2_byte_r[0]~24 {} ps2scan:ps2scan|ps2_byte_r[5] {} } { 0.000ns 0.000ns 2.712ns 0.681ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ps2scan:ps2scan|ps2_byte_r[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ps2scan:ps2scan|ps2_byte_r[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rs232_tx my_uart_tx:my_uart_tx\|rs232_tx_r 7.901 ns register " "Info: tco from clock \"clk\" to destination pin \"rs232_tx\" through register \"my_uart_tx:my_uart_tx\|rs232_tx_r\" is 7.901 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns my_uart_tx:my_uart_tx\|rs232_tx_r 2 REG LC_X6_Y4_N5 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N5; Fanout = 2; REG Node = 'my_uart_tx:my_uart_tx\|rs232_tx_r'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk my_uart_tx:my_uart_tx|rs232_tx_r } "NODE_NAME" } } { "my_uart_tx.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/my_uart_tx.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_tx:my_uart_tx|rs232_tx_r } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_tx:my_uart_tx|rs232_tx_r {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "my_uart_tx.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/my_uart_tx.v" 84 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.177 ns + Longest register pin " "Info: + Longest register to pin delay is 4.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_uart_tx:my_uart_tx\|rs232_tx_r 1 REG LC_X6_Y4_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N5; Fanout = 2; REG Node = 'my_uart_tx:my_uart_tx\|rs232_tx_r'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_uart_tx:my_uart_tx|rs232_tx_r } "NODE_NAME" } } { "my_uart_tx.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/my_uart_tx.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(2.322 ns) 4.177 ns rs232_tx 2 PIN PIN_78 0 " "Info: 2: + IC(1.855 ns) + CELL(2.322 ns) = 4.177 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'rs232_tx'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { my_uart_tx:my_uart_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 55.59 % ) " "Info: Total cell delay = 2.322 ns ( 55.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.855 ns ( 44.41 % ) " "Info: Total interconnect delay = 1.855 ns ( 44.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { my_uart_tx:my_uart_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { my_uart_tx:my_uart_tx|rs232_tx_r {} rs232_tx {} } { 0.000ns 1.855ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_tx:my_uart_tx|rs232_tx_r } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_tx:my_uart_tx|rs232_tx_r {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.177 ns" { my_uart_tx:my_uart_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.177 ns" { my_uart_tx:my_uart_tx|rs232_tx_r {} rs232_tx {} } { 0.000ns 1.855ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ps2scan:ps2scan\|temp_data\[2\] ps2k_data clk -1.263 ns register " "Info: th for register \"ps2scan:ps2scan\|temp_data\[2\]\" (data pin = \"ps2k_data\", clock pin = \"clk\") is -1.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 55 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 55; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ps2scan:ps2scan\|temp_data\[2\] 2 REG LC_X4_Y1_N2 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y1_N2; Fanout = 3; REG Node = 'ps2scan:ps2scan\|temp_data\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ps2scan:ps2scan|temp_data[2] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ps2scan:ps2scan|temp_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ps2scan:ps2scan|temp_data[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.832 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ps2k_data 1 PIN PIN_26 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_26; Fanout = 8; PIN Node = 'ps2k_data'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2k_data } "NODE_NAME" } } { "ps2_key.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2_key.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.517 ns) + CELL(1.183 ns) 4.832 ns ps2scan:ps2scan\|temp_data\[2\] 2 REG LC_X4_Y1_N2 3 " "Info: 2: + IC(2.517 ns) + CELL(1.183 ns) = 4.832 ns; Loc. = LC_X4_Y1_N2; Fanout = 3; REG Node = 'ps2scan:ps2scan\|temp_data\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { ps2k_data ps2scan:ps2scan|temp_data[2] } "NODE_NAME" } } { "ps2scan.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX8/ps2verilog/ps2scan.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 47.91 % ) " "Info: Total cell delay = 2.315 ns ( 47.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.517 ns ( 52.09 % ) " "Info: Total interconnect delay = 2.517 ns ( 52.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { ps2k_data ps2scan:ps2scan|temp_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { ps2k_data {} ps2k_data~combout {} ps2scan:ps2scan|temp_data[2] {} } { 0.000ns 0.000ns 2.517ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ps2scan:ps2scan|temp_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ps2scan:ps2scan|temp_data[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { ps2k_data ps2scan:ps2scan|temp_data[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { ps2k_data {} ps2k_data~combout {} ps2scan:ps2scan|temp_data[2] {} } { 0.000ns 0.000ns 2.517ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 10:12:42 2009 " "Info: Processing ended: Sun Aug 02 10:12:42 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
