# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -do "view objects; do scripts/system.do; run -all;" -onfinish stop -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 23:59:07 on Sep 29,2020
# ** Note: (vsim-3812) Design is being optimized...
###### include/cache_control_if.vh(79):       iREN[1] = cif1.iREN;
# ** Warning: include/cache_control_if.vh(79): (vopt-2576) [BSOB] - Bit-select into 'iREN' is out of bounds.
###### include/cache_control_if.vh(80):       dREN[1] = cif1.dREN;
# ** Warning: include/cache_control_if.vh(80): (vopt-2576) [BSOB] - Bit-select into 'dREN' is out of bounds.
###### include/cache_control_if.vh(81):       dWEN[1] = cif1.dWEN;
# ** Warning: include/cache_control_if.vh(81): (vopt-2576) [BSOB] - Bit-select into 'dWEN' is out of bounds.
###### include/cache_control_if.vh(82):       dstore[1] = cif1.dstore;
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
###### include/cache_control_if.vh(83):       iaddr[1] = cif1.iaddr;
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
###### include/cache_control_if.vh(84):       daddr[1] = cif1.daddr;
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
###### include/cache_control_if.vh(85):       ccwrite[1] = cif1.ccwrite;
# ** Warning: include/cache_control_if.vh(85): (vopt-2576) [BSOB] - Bit-select into 'ccwrite' is out of bounds.
###### include/cache_control_if.vh(86):       cctrans[1] = cif1.cctrans;
# ** Warning: include/cache_control_if.vh(86): (vopt-2576) [BSOB] - Bit-select into 'cctrans' is out of bounds.
###### include/cache_control_if.vh(95):       cif1.iwait = iwait[1];
# ** Warning: include/cache_control_if.vh(95): (vopt-2576) [BSOB] - Bit-select into 'iwait' is out of bounds.
###### include/cache_control_if.vh(96):       cif1.dwait = dwait[1];
# ** Warning: include/cache_control_if.vh(96): (vopt-2576) [BSOB] - Bit-select into 'dwait' is out of bounds.
###### include/cache_control_if.vh(99):       cif1.ccwait = ccwait[1];
# ** Warning: include/cache_control_if.vh(99): (vopt-2576) [BSOB] - Bit-select into 'ccwait' is out of bounds.
###### include/cache_control_if.vh(100):       cif1.ccinv = ccinv[1];
# ** Warning: include/cache_control_if.vh(100): (vopt-2576) [BSOB] - Bit-select into 'ccinv' is out of bounds.
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.fetch_if(fast)
# Loading work.decode_if(fast)
# Loading work.execute_if(fast)
# Loading work.memory_if(fast)
# Loading work.write_back_if(fast)
# Loading work.hazard_unit_if(fast)
# Loading work.alu_if(fast)
# Loading work.cpu_control_if(fast)
# Loading work.decoder_if(fast)
# Loading work.pc_if(fast)
# Loading work.register_file_if(fast)
# Loading work.extender_if(fast)
# Loading work.cpu_control(fast)
# Loading work.decoder(fast)
# Loading work.pc(fast)
# Loading work.register_file(fast)
# Loading work.extender(fast)
# Loading work.alu(fast)
# Loading work.fetch(fast)
# Loading work.decode(fast)
# Loading work.execute(fast)
# Loading work.memory(fast)
# Loading work.write_back(fast)
# Loading work.hazard_unit(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# view objects
# .main_pane.objects.interior.cs.body.tree
#  do scripts/system.do
#  run -all
# Starting Processor.
# Break key hit
# Break in Module test at testbench/system_tb.sv line 115
# End time: 23:59:27 on Sep 29,2020, Elapsed time: 0:00:20
# Errors: 0, Warnings: 15
