Target Part: M1A3P1000L_FBGA484_STD
Report for cell clock_div_26MHZ_1MHZ.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     4      1.0        4.0
              AND3    18      1.0       18.0
              AO1B     1      1.0        1.0
             AOI1B     3      1.0        3.0
              AX1C     1      1.0        1.0
               GND     1      0.0        0.0
              NOR2     4      1.0        4.0
             NOR2A     1      1.0        1.0
             NOR2B     4      1.0        4.0
             NOR3A     2      1.0        2.0
             NOR3B     1      1.0        1.0
             NOR3C     2      1.0        2.0
               VCC     1      0.0        0.0
              XOR2    16      1.0       16.0


            DFN1C1    16      1.0       16.0
            DFN1P1     2      1.0        2.0
                   -----          ----------
             TOTAL    77                75.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     1
            OUTBUF     1
                   -----
             TOTAL     3


Core Cells         : 75 of 24576 (0%)
IO Cells           : 3

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

