{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722595858813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722595858814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  2 18:50:57 2024 " "Processing started: Fri Aug  2 18:50:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722595858814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722595858814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_div_5 -c clk_div_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clk_div_5 -c clk_div_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722595858814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722595859459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722595859459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/clk_div/rtl/clk_div_5_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/clk_div/rtl/clk_div_5_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_5_delay " "Found entity 1: clk_div_5_delay" {  } { { "../rtl/clk_div_5_delay.v" "" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_5_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722595867289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722595867289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/clk_div/rtl/clk_div_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/clk_div/rtl/clk_div_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_dec " "Found entity 1: clk_div_dec" {  } { { "../rtl/clk_div_dec.v" "" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722595867292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722595867292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/clk_div/rtl/clk_div_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/clk_div/rtl/clk_div_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_5 " "Found entity 1: clk_div_5" {  } { { "../rtl/clk_div_5.v" "" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722595867296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722595867296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_div_dec " "Elaborating entity \"clk_div_dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722595867328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_5 clk_div_5:uut1 " "Elaborating entity \"clk_div_5\" for hierarchy \"clk_div_5:uut1\"" {  } { { "../rtl/clk_div_dec.v" "uut1" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_dec.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722595867430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div_5.v(16) " "Verilog HDL assignment warning at clk_div_5.v(16): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/clk_div_5.v" "" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_5.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722595867432 "|clk_div_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div_5.v(26) " "Verilog HDL assignment warning at clk_div_5.v(26): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/clk_div_5.v" "" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_5.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722595867432 "|clk_div_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_5_delay clk_div_5_delay:uut2 " "Elaborating entity \"clk_div_5_delay\" for hierarchy \"clk_div_5_delay:uut2\"" {  } { { "../rtl/clk_div_dec.v" "uut2" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_dec.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722595867434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div_5_delay.v(16) " "Verilog HDL assignment warning at clk_div_5_delay.v(16): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/clk_div_5_delay.v" "" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_5_delay.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722595867438 "|clk_div_dec|clk_div_5_delay:uut2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div_5_delay.v(26) " "Verilog HDL assignment warning at clk_div_5_delay.v(26): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/clk_div_5_delay.v" "" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_5_delay.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722595867438 "|clk_div_dec|clk_div_5_delay:uut2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/clk_div_5_delay.v" "" { Text "D:/git-repository/fpga_training/clk_div/rtl/clk_div_5_delay.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1722595867944 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1722595867944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722595868027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722595868520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722595868520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722595868623 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722595868623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722595868623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722595868623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722595868642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  2 18:51:08 2024 " "Processing ended: Fri Aug  2 18:51:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722595868642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722595868642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722595868642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722595868642 ""}
