arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	
k4_N10_memSize16384_memData64.xml	ch_intrinsics_modified.v	common	1.57	vpr	62.44 MiB		-1	-1	0.19	21964	3	0.04	-1	-1	36808	-1	-1	70	99	1	0	success	v8.0.0-6956-gf669015f3-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	2023-01-27T02:28:44	dev	/home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	63936	99	130	351	481	1	224	300	13	13	169	clb	auto	24.0 MiB	0.04	530	62.4 MiB	0.10	0.00	28	1586	22	3.33e+06	2.22e+06	384474.	2275.00	0.65	
