{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607732207149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607732207158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 18:16:46 2020 " "Processing started: Fri Dec 11 18:16:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607732207158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732207158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Space-Invaders -c Space-Invaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off Space-Invaders -c Space-Invaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732207159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607732208728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607732208729 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab8_soc.qsys " "Elaborating Platform Designer system entity \"lab8_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607732221675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:07 Progress: Loading space-invaders/lab8_soc.qsys " "2020.12.11.18:17:07 Progress: Loading space-invaders/lab8_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732227282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:08 Progress: Reading input file " "2020.12.11.18:17:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732228373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:08 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.12.11.18:17:08 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732228520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Parameterizing module clk_0 " "2020.12.11.18:17:09 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.0\] " "2020.12.11.18:17:09 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Parameterizing module hex_digits_pio " "2020.12.11.18:17:09 Progress: Parameterizing module hex_digits_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2020.12.11.18:17:09 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Parameterizing module jtag_uart_0 " "2020.12.11.18:17:09 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Adding key \[altera_avalon_pio 18.0\] " "2020.12.11.18:17:09 Progress: Adding key \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Parameterizing module key " "2020.12.11.18:17:09 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Adding keycode \[altera_avalon_pio 18.0\] " "2020.12.11.18:17:09 Progress: Adding keycode \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Parameterizing module keycode " "2020.12.11.18:17:09 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Adding leds_pio \[altera_avalon_pio 18.0\] " "2020.12.11.18:17:09 Progress: Adding leds_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Parameterizing module leds_pio " "2020.12.11.18:17:09 Progress: Parameterizing module leds_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:09 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2020.12.11.18:17:09 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732229892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module nios2_gen2_0 " "2020.12.11.18:17:10 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2020.12.11.18:17:10 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module onchip_memory2_0 " "2020.12.11.18:17:10 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2020.12.11.18:17:10 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module sdram " "2020.12.11.18:17:10 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding sdram_pll \[altpll 18.0\] " "2020.12.11.18:17:10 Progress: Adding sdram_pll \[altpll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module sdram_pll " "2020.12.11.18:17:10 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding spi_0 \[altera_avalon_spi 18.0\] " "2020.12.11.18:17:10 Progress: Adding spi_0 \[altera_avalon_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module spi_0 " "2020.12.11.18:17:10 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2020.12.11.18:17:10 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module sysid_qsys_0 " "2020.12.11.18:17:10 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding timer_0 \[altera_avalon_timer 18.0\] " "2020.12.11.18:17:10 Progress: Adding timer_0 \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module timer_0 " "2020.12.11.18:17:10 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding usb_gpx \[altera_avalon_pio 18.0\] " "2020.12.11.18:17:10 Progress: Adding usb_gpx \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module usb_gpx " "2020.12.11.18:17:10 Progress: Parameterizing module usb_gpx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding usb_irq \[altera_avalon_pio 18.0\] " "2020.12.11.18:17:10 Progress: Adding usb_irq \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module usb_irq " "2020.12.11.18:17:10 Progress: Parameterizing module usb_irq" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Adding usb_rst \[altera_avalon_pio 18.0\] " "2020.12.11.18:17:10 Progress: Adding usb_rst \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Parameterizing module usb_rst " "2020.12.11.18:17:10 Progress: Parameterizing module usb_rst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:10 Progress: Building connections " "2020.12.11.18:17:10 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732230970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:11 Progress: Parameterizing connections " "2020.12.11.18:17:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732231047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:11 Progress: Validating " "2020.12.11.18:17:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732231051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.11.18:17:12 Progress: Done reading input file " "2020.12.11.18:17:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732232546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732234490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732234491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732234493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732234493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732234493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732234494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732234494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH " "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732235520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732240385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732240403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732240411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732240419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Starting RTL generation for module 'lab8_soc_hex_digits_pio' " "Hex_digits_pio: Starting RTL generation for module 'lab8_soc_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732247311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_hex_digits_pio --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0002_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0002_hex_digits_pio_gen//lab8_soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \] " "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_hex_digits_pio --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0002_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0002_hex_digits_pio_gen//lab8_soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732247311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Done RTL generation for module 'lab8_soc_hex_digits_pio' " "Hex_digits_pio: Done RTL generation for module 'lab8_soc_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732247626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: \"lab8_soc\" instantiated altera_avalon_pio \"hex_digits_pio\" " "Hex_digits_pio: \"lab8_soc\" instantiated altera_avalon_pio \"hex_digits_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732247644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732247679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0003_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0003_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732247679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'lab8_soc_key' " "Key: Starting RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0004_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_key --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0004_key_gen//lab8_soc_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'lab8_soc_key' " "Key: Done RTL generation for module 'lab8_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\" " "Key: \"lab8_soc\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab8_soc_keycode' " "Keycode: Starting RTL generation for module 'lab8_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_keycode --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0005_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0005_keycode_gen//lab8_soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_keycode --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0005_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0005_keycode_gen//lab8_soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab8_soc_keycode' " "Keycode: Done RTL generation for module 'lab8_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: Starting RTL generation for module 'lab8_soc_leds_pio' " "Leds_pio: Starting RTL generation for module 'lab8_soc_leds_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_leds_pio --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0006_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0006_leds_pio_gen//lab8_soc_leds_pio_component_configuration.pl  --do_build_sim=0  \] " "Leds_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_leds_pio --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0006_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0006_leds_pio_gen//lab8_soc_leds_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732248819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: Done RTL generation for module 'lab8_soc_leds_pio' " "Leds_pio: Done RTL generation for module 'lab8_soc_leds_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732249106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: \"lab8_soc\" instantiated altera_avalon_pio \"leds_pio\" " "Leds_pio: \"lab8_soc\" instantiated altera_avalon_pio \"leds_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732249116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732250428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732250439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0007_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0007_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732250439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732250753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732250780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab8_soc_sdram' " "Sdram: Starting RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732250789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0008_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0008_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732250790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab8_soc_sdram' " "Sdram: Done RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732251372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732251393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732253181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'lab8_soc_spi_0' " "Spi_0: Starting RTL generation for module 'lab8_soc_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732253214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab8_soc_spi_0 --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0011_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0011_spi_0_gen//lab8_soc_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab8_soc_spi_0 --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0011_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0011_spi_0_gen//lab8_soc_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732253214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'lab8_soc_spi_0' " "Spi_0: Done RTL generation for module 'lab8_soc_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732253625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"lab8_soc\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"lab8_soc\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732253640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732253646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'lab8_soc_timer_0' " "Timer_0: Starting RTL generation for module 'lab8_soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732253658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab8_soc_timer_0 --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0013_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0013_timer_0_gen//lab8_soc_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab8_soc_timer_0 --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0013_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0013_timer_0_gen//lab8_soc_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732253658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'lab8_soc_timer_0' " "Timer_0: Done RTL generation for module 'lab8_soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"lab8_soc\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"lab8_soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: Starting RTL generation for module 'lab8_soc_usb_gpx' " "Usb_gpx: Starting RTL generation for module 'lab8_soc_usb_gpx'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_usb_gpx --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0014_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0014_usb_gpx_gen//lab8_soc_usb_gpx_component_configuration.pl  --do_build_sim=0  \] " "Usb_gpx:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_usb_gpx --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0014_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0014_usb_gpx_gen//lab8_soc_usb_gpx_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: Done RTL generation for module 'lab8_soc_usb_gpx' " "Usb_gpx: Done RTL generation for module 'lab8_soc_usb_gpx'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: \"lab8_soc\" instantiated altera_avalon_pio \"usb_gpx\" " "Usb_gpx: \"lab8_soc\" instantiated altera_avalon_pio \"usb_gpx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Starting RTL generation for module 'lab8_soc_usb_rst' " "Usb_rst: Starting RTL generation for module 'lab8_soc_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_usb_rst --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0015_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0015_usb_rst_gen//lab8_soc_usb_rst_component_configuration.pl  --do_build_sim=0  \] " "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_usb_rst --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0015_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0015_usb_rst_gen//lab8_soc_usb_rst_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Done RTL generation for module 'lab8_soc_usb_rst' " "Usb_rst: Done RTL generation for module 'lab8_soc_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: \"lab8_soc\" instantiated altera_avalon_pio \"usb_rst\" " "Usb_rst: \"lab8_soc\" instantiated altera_avalon_pio \"usb_rst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732254824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732267930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732268618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732269318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732270008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732270688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732271367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732272042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732272712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732273406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732274094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732274795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732275476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732276181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732276860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732277539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732288931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732288939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732288945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732288988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0018_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/rin19/AppData/Local/Temp/alt8608_5504001275924804740.dir/0018_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732288988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:09 (*) Starting Nios II generation " "Cpu: # 2020.12.11 18:18:09 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:09 (*)   Checking for plaintext license. " "Cpu: # 2020.12.11 18:18:09 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2020.12.11 18:18:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.12.11 18:18:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:10 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.12.11 18:18:10 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:10 (*)   Plaintext license not found. " "Cpu: # 2020.12.11 18:18:10 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:10 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.12.11 18:18:10 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:10 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.12.11 18:18:10 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:10 (*)   Creating all objects for CPU " "Cpu: # 2020.12.11 18:18:10 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:12 (*)   Generating RTL from CPU objects " "Cpu: # 2020.12.11 18:18:12 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:12 (*)   Creating plain-text RTL " "Cpu: # 2020.12.11 18:18:12 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.12.11 18:18:13 (*) Done Nios II generation " "Cpu: # 2020.12.11 18:18:13 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732293585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732294951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732296222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732296228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732296258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Done \"lab8_soc\" with 38 modules, 63 files " "Lab8_soc: Done \"lab8_soc\" with 38 modules, 63 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732296260 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab8_soc.qsys " "Finished elaborating Platform Designer system entity \"lab8_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607732297687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on-chip memory/pink_invader-ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file on-chip memory/pink_invader-ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pink_invaderRAM " "Found entity 1: pink_invaderRAM" {  } { { "On-Chip Memory/pink_invader-ram.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/On-Chip Memory/pink_invader-ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on-chip memory/background-ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file on-chip memory/background-ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundRAM " "Found entity 1: backgroundRAM" {  } { { "On-Chip Memory/background-ram.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/On-Chip Memory/background-ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on-chip memory/alien-ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file on-chip memory/alien-ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alienRAM " "Found entity 1: alienRAM" {  } { { "On-Chip Memory/alien-ram.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/On-Chip Memory/alien-ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on-chip memory/alien_ship-ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file on-chip memory/alien_ship-ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_shipRAM " "Found entity 1: alien_shipRAM" {  } { { "On-Chip Memory/alien_ship-ram.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/On-Chip Memory/alien_ship-ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamefsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamefsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "gameFSM.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/gameFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298781 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enemy_medium.sv(75) " "Verilog HDL information at enemy_medium.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "enemy_medium.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_medium.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607732298788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enemy_medium.sv(131) " "Verilog HDL information at enemy_medium.sv(131): always construct contains both blocking and non-blocking assignments" {  } { { "enemy_medium.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_medium.sv" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607732298789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START enemy_medium.sv(7) " "Verilog HDL Declaration information at enemy_medium.sv(7): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "enemy_medium.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_medium.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732298789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_medium.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_medium.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_medium " "Found entity 1: enemy_medium" {  } { { "enemy_medium.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_medium.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enemy_hard.sv(75) " "Verilog HDL information at enemy_hard.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "enemy_hard.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_hard.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607732298799 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enemy_hard.sv(131) " "Verilog HDL information at enemy_hard.sv(131): always construct contains both blocking and non-blocking assignments" {  } { { "enemy_hard.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_hard.sv" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607732298800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START enemy_hard.sv(7) " "Verilog HDL Declaration information at enemy_hard.sv(7): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "enemy_hard.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_hard.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732298800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_hard.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_hard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_hard " "Found entity 1: enemy_hard" {  } { { "enemy_hard.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_hard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enemy_easy.sv(75) " "Verilog HDL information at enemy_easy.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "enemy_easy.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_easy.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607732298813 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enemy_easy.sv(131) " "Verilog HDL information at enemy_easy.sv(131): always construct contains both blocking and non-blocking assignments" {  } { { "enemy_easy.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_easy.sv" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607732298814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START enemy_easy.sv(7) " "Verilog HDL Declaration information at enemy_easy.sv(7): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "enemy_easy.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_easy.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732298814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_easy.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_easy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_easy " "Found entity 1: enemy_easy" {  } { { "enemy_easy.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_easy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_array " "Found entity 1: enemy_array" {  } { { "enemy_array.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/enemy_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298831 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 background.sv(12) " "Verilog HDL Expression warning at background.sv(12): truncated literal to match 9 bits" {  } { { "background.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/background.sv" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607732298838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START background.sv(4) " "Verilog HDL Declaration information at background.sv(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "background.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/background.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732298839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.sv 1 1 " "Found 1 design units, including 1 entities, in source file background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on-chip memory/player_sprite-ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file on-chip memory/player_sprite-ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_spriteRAM " "Found entity 1: player_spriteRAM" {  } { { "On-Chip Memory/player_sprite-ram.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/On-Chip Memory/player_sprite-ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298856 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607732298860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "lab8_soc/synthesis/lab8_soc.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732298998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732298998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299025 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299080 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299080 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299080 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299080 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732299090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab8_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732299107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab8_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732299133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732299133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299139 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_007 " "Found entity 2: lab8_soc_mm_interconnect_0_router_007" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732299143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732299144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299148 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732299151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607732299152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299157 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_usb_rst " "Found entity 1: lab8_soc_usb_rst" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_usb_rst.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_usb_gpx " "Found entity 1: lab8_soc_usb_gpx" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_usb_gpx.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_timer_0 " "Found entity 1: lab8_soc_timer_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_timer_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_spi_0 " "Found entity 1: lab8_soc_spi_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_spi_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299268 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299268 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab8_soc_sdram_pll_altpll_vg92" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299268 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299281 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_leds_pio " "Found entity 1: lab8_soc_leds_pio" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_leds_pio.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_keycode " "Found entity 1: lab8_soc_keycode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_keycode.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_key " "Found entity 1: lab8_soc_key" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_key.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299480 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299480 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299480 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299480 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_hex_digits_pio " "Found entity 1: lab8_soc_hex_digits_pio" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_hex_digits_pio.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "player.sv(54) " "Verilog HDL information at player.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "player.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/player.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607732299505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/Color_Mapper.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.sv" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607732299554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299554 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/lab8_soc.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/lab8_soc.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/lab8_soc.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/lab8_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/lab8_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/lab8_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299579 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299594 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299625 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299628 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299643 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_default_burst_converter.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299654 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_incr_burst_converter.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_address_alignment.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299677 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299681 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299697 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299716 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_new.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299737 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299750 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299752 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299773 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299787 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299805 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299821 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_width_adapter.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299836 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_reset_controller.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299851 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299867 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299884 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_wrap_burst_converter.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299897 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_hex_digits_pio.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_hex_digits_pio.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_hex_digits_pio.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_hex_digits_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_hex_digits_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_hex_digits_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299900 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299930 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_key.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_key.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_key.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_key.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_key.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_key.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_keycode.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_keycode.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_keycode.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_keycode.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_keycode.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_keycode.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_leds_pio.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_leds_pio.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_leds_pio.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_leds_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732299943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_leds_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_leds_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732299944 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300009 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300027 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300041 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300052 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300069 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300082 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300098 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300114 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300120 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_007.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300125 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300136 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300150 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300166 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300180 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300219 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300234 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300242 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_sdram.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_sdram.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300259 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300276 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_spi_0.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_spi_0.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_spi_0.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_spi_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_spi_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_spi_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300293 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_sysid_qsys_0 lab8_soc_sysid_qsys_0.v(34) " "Verilog HDL error at lab8_soc_sysid_qsys_0.v(34): module \"lab8_soc_sysid_qsys_0\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1607732300306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_sysid_qsys_0 lab8_soc_sysid_qsys_0.v(34) " "HDL info at lab8_soc_sysid_qsys_0.v(34): see declaration for object \"lab8_soc_sysid_qsys_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607732300306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300307 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_timer_0.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_timer_0.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_timer_0.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300328 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_usb_gpx.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_usb_gpx.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_usb_gpx.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_usb_gpx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_usb_gpx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_usb_gpx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300332 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_usb_rst.v C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_usb_rst.v " "File \"c:/users/rin19/desktop/projects/fpga-space-invaders/space-invaders/db/ip/lab8_soc/submodules/lab8_soc_usb_rst.v\" is a duplicate of already analyzed file \"C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/lab8_soc/synthesis/submodules/lab8_soc_usb_rst.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1607732300336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_usb_rst.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_usb_rst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/output_files/Space-Invaders.map.smsg " "Generated suppressed messages file C:/Users/rin19/Desktop/projects/FPGA-Space-Invaders/space-invaders/output_files/Space-Invaders.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300508 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607732300903 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 11 18:18:20 2020 " "Processing ended: Fri Dec 11 18:18:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607732300903 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607732300903 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607732300903 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607732300903 ""}
