// Seed: 2559635443
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    input wor id_6
);
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3
);
  wor id_5 = id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wor id_6 = id_5;
  always id_6 = 1;
  wire id_7 = id_5;
  `define pp_8 0
  wire id_9;
endmodule
