 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : tree_multiplier_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 20:34:44 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: slow_clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: slow_clk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tree_multiplier_sequential
                     140000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  slow_clk_reg/CLK (DFFARX1)               0.00       0.00 r
  slow_clk_reg/QN (DFFARX1)                0.23       0.23 r
  U3/Q (XOR2X1)                            0.88       1.11 r
  slow_clk_reg/D (DFFARX1)                 0.30       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  slow_clk_reg/CLK (DFFARX1)               0.00       2.00 r
  library setup time                      -0.16       1.84
  data required time                                  1.84
  -----------------------------------------------------------
  data required time                                  1.84
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tree_multiplier_sequential
                     140000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[1]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[1]/Q (DFFARX1)               0.33       0.33 f
  U38/QN (NOR2X0)                          0.59       0.92 r
  counter_reg[1]/D (DFFARX1)               0.30       1.22 r
  data arrival time                                   1.22

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[1]/CLK (DFFARX1)             0.00       2.00 r
  library setup time                      -0.17       1.83
  data required time                                  1.83
  -----------------------------------------------------------
  data required time                                  1.83
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tree_multiplier_sequential
                     140000                saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[1]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[1]/Q (DFFARX1)               0.30       0.30 r
  counter_reg[0]/D (DFFASX1)               0.37       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[0]/CLK (DFFASX1)             0.00       2.00 r
  library setup time                      -0.20       1.80
  data required time                                  1.80
  -----------------------------------------------------------
  data required time                                  1.80
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         1.13


1
