-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActCeG_rom is 
    generic(
             DWIDTH     : integer := 17; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_4_Matrix_Vector_ActCeG_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "11111111001100100", 1 => "00000000110010011", 
    2 => "00001000111100001", 3 => "00000010111010100", 
    4 => "11111011110100100", 5 => "11111110111101001", 
    6 => "00010010000011110", 7 => "00000000101101011", 
    8 => "00000000001101000", 9 => "11111001011001111", 
    10 => "00000000101010100", 11 => "00000100110110110", 
    12 => "00001100001011110", 13 => "11110110001001100", 
    14 => "00000000000010011", 15 => "00000000011000100", 
    16 => "00000011011101000", 17 => "00000001010111000", 
    18 => "11111110110011011", 19 => "11111111111100011", 
    20 => "11111010010111010", 21 => "11111111101101010", 
    22 => "11111110111100010", 23 => "11111111000001111", 
    24 => "00001001000100011", 25 => "00001010011101111", 
    26 => "11111101000001110", 27 => "01111110000000001", 
    28 => "11111111010101011", 29 => "00000001010101110", 
    30 => "00000010110010110", 31 => "00001001100110101", 
    32 => "11111011011010000", 33 => "11110101000101001", 
    34 => "11111111000001100", 35 => "00000001010000100", 
    36 => "00000011000001101", 37 => "00000001100000110", 
    38 => "00100011000101000", 39 => "00000000001101011", 
    40 => "00000011110001001", 41 => "11111010110010111", 
    42 => "11111000110100101", 43 => "00000000000101001", 
    44 => "00000111111010111", 45 => "00000001000001111", 
    46 => "11111101111000011", 47 => "00000111110010011", 
    48 => "11111111100110011", 49 => "00000001111000100", 
    50 => "00110101100110111", 51 => "01111110000000001", 
    52 => "00000000001010000", 53 => "00001000000001110", 
    54 => "11111111001111000", 55 => "00000000010001100", 
    56 => "00001111101100001", 57 => "00001100000111000", 
    58 => "11111101000101110", 59 => "00000000000000000", 
    60 => "11111100110110110", 61 => "11111111011001111", 
    62 => "11111010110101111", 63 => "00000000110101110", 
    64 => "00000101101101000", 65 => "11110110011100110", 
    66 => "00000000111001100", 67 => "11111101001011010", 
    68 => "11111111000010001", 69 => "11111011111011001", 
    70 => "00000000010011011", 71 => "00000000010000100", 
    72 => "00000001111001100", 73 => "00000101100011001", 
    74 => "00000000011100111", 75 => "11111101101000110", 
    76 => "11111110011001111", 77 => "11111111011011000", 
    78 => "00000000010110001", 79 => "11100111100000111", 
    80 => "00000001001000001", 81 => "00000000100100101", 
    82 => "11111111101101101", 83 => "11111101110010111", 
    84 => "00000000000100100", 85 => "11110011010001111", 
    86 => "11110110110111001", 87 => "00000100101101010", 
    88 => "00000100111000010", 89 => "11111111000000111", 
    90 => "11111110010011010", 91 => "00000001011001100", 
    92 => "11111110001100100", 93 => "11111110110011100", 
    94 => "00000111110101001", 95 => "11111110111010001", 
    96 => "11111111110101111", 97 => "00000001011000110", 
    98 => "00000011011111101", 99 => "11111110000011111", 
    100 => "11111001001100101", 101 => "11111111000010001", 
    102 => "11111111100010011", 103 => "00001100010000110", 
    104 => "00000010010100010", 105 => "11111000001001010", 
    106 => "11111110111010101", 107 => "11010010001000101", 
    108 => "00000011011000111", 109 => "11111010010111110", 
    110 => "11111111011100010", 111 => "00000001001111110", 
    112 => "00000000111001011", 113 => "11110010110011100", 
    114 => "00000000001100110", 115 => "00000000101000100", 
    116 => "11111111111100100", 117 => "11111111111000011", 
    118 => "11110011101101110", 119 => "00000000100101001", 
    120 => "11111100101000110", 121 => "00000000011101111", 
    122 => "00001101110010101", 123 => "00001001010111101", 
    124 => "00000000001011111", 125 => "11111111111011010", 
    126 => "11111111101101011", 127 => "11111111000111111" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActCeG is
    generic (
        DataWidth : INTEGER := 17;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_4_Matrix_Vector_ActCeG is
    component StreamingFCLayer_Batch_4_Matrix_Vector_ActCeG_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_4_Matrix_Vector_ActCeG_rom_U :  component StreamingFCLayer_Batch_4_Matrix_Vector_ActCeG_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


