



    Cadence Design Systems, Inc.
    Packager-XL 16.5-S002 (v16-5-13L) lnx86 7/18/2011 12:00:00 IST
    (C) Copyright 1994, Cadence Design Systems, Inc.

    Run on Fri May  4 09:19:46 2012


 **********************************************
 *  Processing project file and command line  *
 **********************************************



    ANNOTATE  'BODY' 'PIN'
    COMP_DEF_PROP  'ALT_SYMBOLS' 'JEDEC_TYPE' 'NC_PINS' 'MERGE_NC_PINS'
                   'POWER_GROUP' 'POWER_PINS' 'MERGE_POWER_PINS' 'PINCOUNT'
    COMP_INST_PROP  'GROUP' 'ROOM' 'REUSE_INSTANCE' 'REUSE_ID' 'REUSE_NAME'
                    'SIGNAL_MODEL' 'DEFAULT_SIGNAL_MODEL'
                    'VOLT_TEMP_SIGNAL_MODEL' 'SYMBOL_EDITED'
                    'INCLUDE_IN_RF_TOPOLOGY' 'CDS_RF_GROUP'
                    'CDS_FSP_LIB_PART_MODEL' 'CDS_FSP_IS_FPGA'
                    'CDS_FSP_INSTANCE_NAME' 'CDS_FSP_INSTANCE_ID'
                    'NO_XNET_CONNECTION' 'EMBEDDED_PLACEMENT' 'ISRFELEMENT'
                    'RFELEMENTTYPE' 'RFLAYER' 'RFLAYER1' 'RFLAYER2' 'RFLAYER3'
                    'RFLAYER4' 'RFLAYER5' 'RFLAYER6' 'RFLAYER7' 'RFLAYER8'
                    'RFLAYER9' 'RFLAYER10' 'RFLAYER11' 'RFLAYER12' 'RFLAYER13'
                    'RFLAYER14' 'RFLAYER15' 'RFLAYER16' 'RFCOUPLINGMODE'
                    'RFFLIPMODE' 'RFANGLE' 'RFANGLE1' 'RFWIDTH' 'RFWIDTH1'
                    'RFWIDTH2' 'RFWIDTH3' 'RFWIDTH4' 'RFWIDTH5' 'RFWIDTH6'
                    'RFWIDTH7' 'RFWIDTH8' 'RFWIDTH9' 'RFWIDTH10' 'RFWIDTH11'
                    'RFWIDTH12' 'RFWIDTH13' 'RFWIDTH14' 'RFWIDTH15' 'RFWIDTH16'
                    'RFLENGTH' 'RFLENGTH1' 'RFLENGTH2' 'RFLENGTH3' 'RFLENGTH4'
                    'RFLENGTH5' 'RFLENGTH6' 'RFLENGTH7' 'RFLENGTH8' 'RFSPACING'
                    'RFSPACING1' 'RFSPACING2' 'RFSPACING3' 'RFSPACING4'
                    'RFSPACING5' 'RFSPACING6' 'RFSPACING7' 'RFSPACING8'
                    'RFSPACING9' 'RFSPACING10' 'RFSPACING11' 'RFSPACING12'
                    'RFSPACING13' 'RFSPACING14' 'RFSPACING15' 'RFOFFSETX'
                    'RFOFFSETY' 'RFRADIUS' 'RFDEPTH' 'RFFREQUENCY'
                    'RFMITERFRACTION' 'RFBENDMODE' 'RFNUMBERLEGS'
                    'RFNUMBERPAIRS' 'RFNUMBERTURNS' 'RFCAPACITANCE'
                    'RFRESISTANCE' 'RFINDUCTANCE' 'RFPADSTACKNAME'
                    'RFPADSSMNAME1' 'RFPADSSMNAME2' 'RFPADBEGINLAYER'
                    'RFPADENDLAYER' 'RFPADLINEWIDTH1' 'RFPADLINEWIDTH2'
                    'RFPADDIAMETER1' 'RFPADDIAMETER2' 'RFPADLENGTH1'
                    'RFPADLENGTH2' 'RFHOLEDIAMETER' 'RFPADANGLE' 'RFDRANAME'
                    'RFPADTYPE' 'RFUID' 'RFBLOCK' 'RFDCNET'
    SUPPRESS_GLOBAL_SHORT_CHECK OFF
    DEBUG    0
    DEFAULT_PHYS_DES_PREFIX U
    FEEDBACK  'OFF'
    FORCE_SUBDESIGN  'FMC_TLU_CFD'
    MAX_ERRORS 999
    NET_NAME_CHARS   @  -  !  #  %  &  (  )  *  .  /  :  ?  [  ]  ^  _  `  +
                     =  >  0  1  2  3  4  5  6  7  8  9
    NET_NAME_LENGTH 31
    NUM_OLD_VERSIONS 3
    OPTIMIZE OFF
    REUSE_REFDES ON
    OPF_OPTIMIZATION OFF
    HARD_LOC_SEC OFF
    FORCE_PTF_ENTRY OFF
    REGENERATE_PHYSICAL_NET_NAME OFF
    SCH_POWER_GROUP_WINS_OVER_PPT OFF
    NULL_OPT_VALID OFF
    USE_VECTOR_NOTATION ON
    FILTER_ECS_FROM_XNET ON
    OUTPUT  'ON'
    PACKAGE_PROP  'GROUP' 'ROOM'
    PART_TYPE_LENGTH 31
    PPT 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_analogue/cds_analogue.ptf 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_connectors/cds_connectors~
.ptf 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_logic/cds_logic.ptf 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_pld/cds_pld.ptf 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_special/cds_special.ptf 
         /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib~
/parttables/cnconnector.ptf 
         /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib~
/parttables/cndiscrete.ptf 
         /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib~
/parttables/cnpassive.ptf 
    REF_DES_LENGTH 31
    REPACKAGE OFF
    ELECTRICAL_CONSTRAINTS ON
    OVERWRITE_CONSTRAINTS ON
    RUN_DIR ./worklib/fmc_tlu_toplevel/packaged/
    STRICT_PACKAGE_PROP  'REUSE_INSTANCE'
    USE_LIBRARY_PPT ON
    USE_STATE ON
    WARNINGS ON
    LIBRARY  'fmc_tlu_v1_lib' 'bris_cds_analogue' 'bris_cds_connectors'
             'bris_cds_logic' 'bris_cds_memory' 'bris_cds_pld'
             'bris_cds_special' 'bris_cds_standard' 'bris_cds_switches'
             'cnconnector' 'cninterface' 'cnpower' 'cnlinear' 'cnpassive'
             'cndiscrete' 'standard' 'cds_analogue' 'cds_standard' 'cn100e'
             'pc017a_lib'
    CDSPROP_FILE 
    VIEW_PTF part_table
    VIEW_PACKAGER packaged
    VIEW_CONSTRAINTS sch_1
    DESIGN_LIBRARY fmc_tlu_v1_lib
    DESIGN_NAME fmc_tlu_toplevel
    VIEW_CONFIG_PHYSICAL cfg_package
    SD_SUFFIX_SEPARATOR _
    STOP_PST_GEN_ON_PTF_MISMATCH ON
    IGNORE_PRIM_BINDING OFF
    LOG_INST_PHYS_PATH ON
    ANNOTATE_VISIBLE_SEC OFF
    PTF_MISMATCH_EXCLUDE_INJ_PROP  'ALL'
    IMPORT_HFS_HARDSEC_ON_SWAP_PINS OFF
    ALLOW_PTFVALUE_INITIAL_BLANKS ON
    PRESERVE_UNSUBSTITUTED_MACROS OFF
    DETECT_SYS_NETSHORTS_PKG ON

 **************************************************************
 *  End processing project file and command line  (00:00:00)  *
 **************************************************************


Creating Configuration "cfg_package" for Design "fmc_tlu_toplevel"

Processing Constraints File ./worklib/fmc_tlu_toplevel/sch_1/fmc_tlu_toplevel.~
dcf. 
INFO(SPCODD-181): Loading /software/CAD/Cadence/SPB_16.50/share/cdssetup/cdspr~
op.tmf.
INFO(SPCODD-181): Loading /software/CAD/Cadence/SPB_16.50/share/cdssetup/cdspr~
op.paf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
analogue/cds_analogue.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
connectors/cds_connectors.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
logic/cds_logic.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
pld/cds_pld.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
special/cds_special.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/parttables/cnconnector.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/parttables/cndiscrete.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/parttables/cnpassive.ptf.

 *********************************
 *  Loading the design database  *
 *********************************

INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnconnector/con160p_40cdgh/part_table/part.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnlinear/opa4277/part_table/part.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cndiscrete/diode_dual_series/part_table/diode_dual_s~
eries.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/part_table/delay_line_gl2~
l.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnconnector/con8p/part_table/con8p.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnconnector/pcoax/part_table/pcoax.ptf.
INFO(SPCODD-336): Loading occurrence properties from ./worklib/fmc_tlu_topleve~
l/opf/props.opf.

 *************************
 *  Loading State Files  *
 *************************

Loading ./worklib/fmc_tlu_toplevel/packaged/pxl.state. 
INFO(SPCODD-181): Loading ./worklib/fmc_tlu_cfd/packaged/pxl_FMC_TLU_CFD.state.

 *****************************************
 *  End loading State Files  (00:00:00)  *
 *****************************************


 ****************************************
 *  Starting to assign physical parts.  *
 ****************************************


 ***********************************************
 *  End assigning physical parts.  (00:00:00)  *
 ***********************************************


 ***************
 *  Packaging  *
 ***************


 *******************************
 *  End packaging  (00:00:00)  *
 *******************************

INFO(SPCOPK-1442): No errors detected
INFO(SPCOPK-1444): No warnings detected
    Start time    9:19:46
    End time      9:19:48
    CPU time      0:00:01
    Elapsed time  0:00:02

 ***************************************************************************
 *  Packager-XL execution done.
 ***************************************************************************
Starting to audit ECsets in the design...
Audit completed successfully.