

================================================================
== Vitis HLS Report for 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'
================================================================
* Date:           Wed Jul 16 18:22:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       46|       46|  0.228 us|  0.228 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_Stage1  |       44|       44|        14|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 17 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reverse_in_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_s1_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %m1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln496 = br void %fpga_resource_hint.VITIS_LOOP_503_1.7" [FFT.cpp:496]   --->   Operation 21 'br' 'br_ln496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%m1_load = load i5 %m1" [FFT.cpp:496]   --->   Operation 22 'load' 'm1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] ( I:1.46ns O:1.46ns )   --->   "%reverse_in_stream_vector_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %reverse_in_stream_vector" [FFT.cpp:501]   --->   Operation 23 'read' 'reverse_in_stream_vector_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln501 = trunc i256 %reverse_in_stream_vector_read" [FFT.cpp:501]   --->   Operation 24 'trunc' 'trunc_ln501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln501_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 32, i32 63" [FFT.cpp:501]   --->   Operation 25 'partselect' 'trunc_ln501_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln501_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 64, i32 95" [FFT.cpp:501]   --->   Operation 26 'partselect' 'trunc_ln501_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln501_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 96, i32 127" [FFT.cpp:501]   --->   Operation 27 'partselect' 'trunc_ln501_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln501_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 128, i32 159" [FFT.cpp:501]   --->   Operation 28 'partselect' 'trunc_ln501_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln501_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 160, i32 191" [FFT.cpp:501]   --->   Operation 29 'partselect' 'trunc_ln501_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln501_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 192, i32 223" [FFT.cpp:501]   --->   Operation 30 'partselect' 'trunc_ln501_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln501_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 224, i32 255" [FFT.cpp:501]   --->   Operation 31 'partselect' 'trunc_ln501_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%d0 = bitcast i32 %trunc_ln501" [FFT.cpp:501]   --->   Operation 32 'bitcast' 'd0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%d0_14 = bitcast i32 %trunc_ln501_2" [FFT.cpp:501]   --->   Operation 33 'bitcast' 'd0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%d1 = bitcast i32 %trunc_ln501_3" [FFT.cpp:501]   --->   Operation 34 'bitcast' 'd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d1_30 = bitcast i32 %trunc_ln501_4" [FFT.cpp:501]   --->   Operation 35 'bitcast' 'd1_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d0_15 = bitcast i32 %trunc_ln501_5" [FFT.cpp:501]   --->   Operation 36 'bitcast' 'd0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d0_16 = bitcast i32 %trunc_ln501_6" [FFT.cpp:501]   --->   Operation 37 'bitcast' 'd0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%d1_31 = bitcast i32 %trunc_ln501_7" [FFT.cpp:501]   --->   Operation 38 'bitcast' 'd1_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d1_32 = bitcast i32 %trunc_ln501_8" [FFT.cpp:501]   --->   Operation 39 'bitcast' 'd1_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [14/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 40 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [14/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 41 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [14/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 42 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [14/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 43 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [14/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 44 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [14/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 45 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [14/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 46 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [14/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 47 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.78ns)   --->   "%m = add i5 %m1_load, i5 1" [FFT.cpp:496]   --->   Operation 48 'add' 'm' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.78ns)   --->   "%icmp_ln496 = icmp_eq  i5 %m1_load, i5 31" [FFT.cpp:496]   --->   Operation 49 'icmp' 'icmp_ln496' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln496 = store i5 %m, i5 %m1" [FFT.cpp:496]   --->   Operation 50 'store' 'store_ln496' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %icmp_ln496, void %fpga_resource_hint.VITIS_LOOP_503_1.7, void %for.end19.exitStub" [FFT.cpp:496]   --->   Operation 51 'br' 'br_ln496' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 52 [13/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 52 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [13/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 53 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [13/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 54 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [13/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 55 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [13/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 56 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [13/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 57 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [13/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 58 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [13/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 59 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 60 [12/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 60 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [12/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 61 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [12/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 62 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [12/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 63 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [12/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 64 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [12/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 65 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [12/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 66 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [12/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 67 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 68 [11/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 68 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [11/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 69 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [11/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 70 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [11/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 71 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [11/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 72 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [11/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 73 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [11/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 74 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [11/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 75 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.38>
ST_5 : Operation 76 [10/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 76 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [10/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 77 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [10/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 78 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [10/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 79 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [10/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 80 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [10/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 81 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [10/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 82 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [10/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 83 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.38>
ST_6 : Operation 84 [9/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 84 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [9/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 85 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [9/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 86 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [9/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 87 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [9/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 88 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [9/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 89 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [9/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 90 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [9/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 91 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.38>
ST_7 : Operation 92 [8/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 92 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [8/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 93 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [8/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 94 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [8/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 95 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [8/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 96 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [8/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 97 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [8/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 98 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [8/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 99 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.38>
ST_8 : Operation 100 [7/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 100 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [7/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 101 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [7/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 102 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [7/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 103 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [7/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 104 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [7/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 105 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [7/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 106 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [7/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 107 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.38>
ST_9 : Operation 108 [6/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 108 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [6/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 109 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [6/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 110 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [6/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 111 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [6/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 112 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [6/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 113 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [6/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 114 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [6/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 115 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.38>
ST_10 : Operation 116 [5/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 116 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [5/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 117 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [5/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 118 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [5/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 119 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [5/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 120 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [5/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 121 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [5/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 122 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [5/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 123 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.38>
ST_11 : Operation 124 [4/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 124 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [4/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 125 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [4/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 126 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [4/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 127 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [4/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 128 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [4/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 129 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [4/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 130 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [4/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 131 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.38>
ST_12 : Operation 132 [3/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 132 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [3/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 133 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [3/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 134 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [3/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 135 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [3/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 136 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [3/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 137 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [3/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 138 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [3/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 139 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.38>
ST_13 : Operation 140 [2/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 140 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [2/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 141 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [2/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 142 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [2/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 143 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [2/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 144 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [2/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 145 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [2/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 146 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [2/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 147 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.84>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:0]   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln496 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:496]   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln496' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln496 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [FFT.cpp:496]   --->   Operation 150 'specloopname' 'specloopname_ln496' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%specperformance_ln497 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:497]   --->   Operation 151 'specperformance' 'specperformance_ln497' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [FFT.cpp:476]   --->   Operation 152 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:477]   --->   Operation 153 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:470]   --->   Operation 154 'specfucore' 'specfucore_ln470' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin2" [FFT.cpp:477]   --->   Operation 155 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [FFT.cpp:477]   --->   Operation 156 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_14, i32 %d1_30" [FFT.cpp:478]   --->   Operation 157 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:471]   --->   Operation 158 'specfucore' 'specfucore_ln471' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin4" [FFT.cpp:478]   --->   Operation 159 'specregionend' 'rend12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [FFT.cpp:478]   --->   Operation 160 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:479]   --->   Operation 161 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:472]   --->   Operation 162 'specfucore' 'specfucore_ln472' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin9" [FFT.cpp:479]   --->   Operation 163 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [FFT.cpp:479]   --->   Operation 164 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_14, i32 %d1_30" [FFT.cpp:480]   --->   Operation 165 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:473]   --->   Operation 166 'specfucore' 'specfucore_ln473' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin7" [FFT.cpp:480]   --->   Operation 167 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [FFT.cpp:476]   --->   Operation 168 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/14] (3.38ns)   --->   "%d2_real_7 = fadd i32 %d0_15, i32 %d1_31" [FFT.cpp:477]   --->   Operation 169 'fadd' 'd2_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:470]   --->   Operation 170 'specfucore' 'specfucore_ln470' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin5" [FFT.cpp:477]   --->   Operation 171 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [FFT.cpp:477]   --->   Operation 172 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/14] (3.38ns)   --->   "%d2_imag_7 = fadd i32 %d0_16, i32 %d1_32" [FFT.cpp:478]   --->   Operation 173 'fadd' 'd2_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:471]   --->   Operation 174 'specfucore' 'specfucore_ln471' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin3" [FFT.cpp:478]   --->   Operation 175 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [FFT.cpp:478]   --->   Operation 176 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/14] (3.38ns)   --->   "%d3_real_7 = fsub i32 %d0_15, i32 %d1_31" [FFT.cpp:479]   --->   Operation 177 'fsub' 'd3_real_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:472]   --->   Operation 178 'specfucore' 'specfucore_ln472' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin1" [FFT.cpp:479]   --->   Operation 179 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [FFT.cpp:479]   --->   Operation 180 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/14] (3.38ns)   --->   "%d3_imag_7 = fsub i32 %d0_16, i32 %d1_32" [FFT.cpp:480]   --->   Operation 181 'fsub' 'd3_imag_7' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:473]   --->   Operation 182 'specfucore' 'specfucore_ln473' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin" [FFT.cpp:480]   --->   Operation 183 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln511 = bitcast i32 %d2_real" [FFT.cpp:511]   --->   Operation 184 'bitcast' 'bitcast_ln511' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln511_1 = bitcast i32 %d2_imag" [FFT.cpp:511]   --->   Operation 185 'bitcast' 'bitcast_ln511_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln511_2 = bitcast i32 %d3_real" [FFT.cpp:511]   --->   Operation 186 'bitcast' 'bitcast_ln511_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln511_3 = bitcast i32 %d3_imag" [FFT.cpp:511]   --->   Operation 187 'bitcast' 'bitcast_ln511_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln511_4 = bitcast i32 %d2_real_7" [FFT.cpp:511]   --->   Operation 188 'bitcast' 'bitcast_ln511_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln511_5 = bitcast i32 %d2_imag_7" [FFT.cpp:511]   --->   Operation 189 'bitcast' 'bitcast_ln511_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln511_6 = bitcast i32 %d3_real_7" [FFT.cpp:511]   --->   Operation 190 'bitcast' 'bitcast_ln511_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln511_7 = bitcast i32 %d3_imag_7" [FFT.cpp:511]   --->   Operation 191 'bitcast' 'bitcast_ln511_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%or_ln511_5 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln511_7, i32 %bitcast_ln511_6, i32 %bitcast_ln511_5, i32 %bitcast_ln511_4, i32 %bitcast_ln511_3, i32 %bitcast_ln511_2, i32 %bitcast_ln511_1, i32 %bitcast_ln511" [FFT.cpp:511]   --->   Operation 192 'bitconcatenate' 'or_ln511_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] ( I:1.46ns O:1.46ns )   --->   "%write_ln511 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_s1_stream_vector, i256 %or_ln511_5" [FFT.cpp:511]   --->   Operation 193 'write' 'write_ln511' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_14 : Operation 194 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 194 'ret' 'ret_ln0' <Predicate = (icmp_ln496)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'm1' [6]  (1.588 ns)
	'load' operation 5 bit ('m1_load', FFT.cpp:496) on local variable 'm1' [9]  (0.000 ns)
	'add' operation 5 bit ('m', FFT.cpp:496) [73]  (1.780 ns)
	'store' operation 0 bit ('store_ln496', FFT.cpp:496) of variable 'm', FFT.cpp:496 on local variable 'm1' [75]  (1.588 ns)

 <State 2>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 3>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 4>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 5>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 6>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 7>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 8>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 9>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 10>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 11>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 12>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 13>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)

 <State 14>: 4.844ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477) [32]  (3.384 ns)
	fifo write operation ('write_ln511', FFT.cpp:511) on port 'data_s1_stream_vector' (FFT.cpp:511) [72]  (1.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
