Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: MipsCPU_SOPC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MipsCPU_SOPC.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MipsCPU_SOPC"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MipsCPU_SOPC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:\MipsCPU\REG.v\" into library work
Parsing module <REG>.
Analyzing Verilog file \"D:\MipsCPU\PC.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <PC>.
Analyzing Verilog file \"D:\MipsCPU\MEM_WB.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <MEM_WB>.
Analyzing Verilog file \"D:\MipsCPU\MEM.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <MEM>.
Analyzing Verilog file \"D:\MipsCPU\IF_ID.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <IF_ID>.
Analyzing Verilog file \"D:\MipsCPU\ID_EX.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <ID_EX>.
Analyzing Verilog file \"D:\MipsCPU\ID.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <ID>.
Analyzing Verilog file \"D:\MipsCPU\HILO.v\" into library work
Parsing module <HILO>.
Analyzing Verilog file \"D:\MipsCPU\EX_MEM.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <EX_MEM>.
Analyzing Verilog file \"D:\MipsCPU\EX.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <EX>.
Analyzing Verilog file \"D:\MipsCPU\CP0.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <CP0>.
WARNING:HDLCompiler:568 - "D:\MipsCPU\CP0.v" Line 48: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file \"D:\MipsCPU\MipsCPU.v\" into library work
Parsing verilog file "defines.v" included at line 21.
Parsing module <MipsCPU>.
Analyzing Verilog file \"D:\MipsCPU\Inst_ROM.v\" into library work
Parsing module <Inst_ROM>.
Analyzing Verilog file \"D:\MipsCPU\DATA_RAM.v\" into library work
Parsing module <DATA_RAM>.
Analyzing Verilog file \"D:\MipsCPU\MipsCPU_SOPC.v\" into library work
Parsing module <MipsCPU_SOPC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MipsCPU_SOPC>.
WARNING:HDLCompiler:1016 - "D:\MipsCPU\MipsCPU.v" Line 199: Port mem_cp0_write_addr is not connected to this instance

Elaborating module <MipsCPU>.

Elaborating module <PC>.

Elaborating module <IF_ID>.

Elaborating module <ID>.

Elaborating module <REG>.

Elaborating module <ID_EX>.

Elaborating module <EX>.
WARNING:HDLCompiler:1127 - "D:\MipsCPU\EX.v" Line 108: Assignment to ov_sum ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MipsCPU\EX.v" Line 116: Assignment to reg1_i_nout ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 209: Size mismatch in connection of port <aluop_o>. Formal port size is 6-bit while actual signal size is 8-bit.

Elaborating module <EX_MEM>.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 223: Size mismatch in connection of port <ex_aluop>. Formal port size is 6-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 226: Size mismatch in connection of port <mem_aluop>. Formal port size is 6-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 227: Size mismatch in connection of port <ex_cp0_reg_we>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 229: Size mismatch in connection of port <ex_cp0_reg_data>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 230: Size mismatch in connection of port <mem_cp0_reg_we>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <MEM>.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 237: Size mismatch in connection of port <aluop_i>. Formal port size is 6-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 242: Size mismatch in connection of port <cp0_reg_we_i>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 244: Size mismatch in connection of port <cp0_reg_data_i>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <MEM_WB>.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 257: Size mismatch in connection of port <wb_cp0_reg_we>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 259: Size mismatch in connection of port <wb_cp0_reg_data>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <HILO>.

Elaborating module <CP0>.
WARNING:HDLCompiler:189 - "D:\MipsCPU\MipsCPU.v" Line 267: Size mismatch in connection of port <int_i>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\MipsCPU\MipsCPU.v" Line 269: Assignment to cp0_status_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MipsCPU\MipsCPU.v" Line 270: Assignment to cp0_count_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MipsCPU\MipsCPU.v" Line 271: Assignment to cp0_compare_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MipsCPU\MipsCPU.v" Line 272: Assignment to cp0_cause_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MipsCPU\MipsCPU.v" Line 273: Assignment to cp0_epc_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MipsCPU\MipsCPU.v" Line 274: Assignment to cp0_config_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MipsCPU\MipsCPU.v" Line 275: Assignment to cp0_prid_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MipsCPU\MipsCPU.v" Line 276: Assignment to cp0_timer_int_o ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\MipsCPU\MipsCPU.v" Line 101: Net <ex_mem_cp0_reg_we> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MipsCPU\MipsCPU.v" Line 103: Net <ex_mem_cp0_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MipsCPU\MipsCPU.v" Line 133: Net <mem_cp0_reg_we_i> does not have a driver.
ERROR:HDLCompiler:1401 - "D:\MipsCPU\MipsCPU.v" Line 221: Signal mem_cp0_reg_data_i[0] in unit MipsCPU is connected to following multiple drivers:
ERROR:HDLCompiler:1379 - "D:\MipsCPU\MipsCPU.v" Line 221: Driver 0: ex_mem0/mem_cp0_reg_data[0] driven by output signal mem_cp0_reg_data[0] of instance Flip-flop
WARNING:HDLCompiler:634 - "D:\MipsCPU\MipsCPU.v" Line 159: Net <cp0_int_i> does not have a driver.
WARNING:HDLCompiler:552 - "D:\MipsCPU\MipsCPU.v" Line 199: Input port mem_cp0_write_addr[4] is not connected on this instance
Module MipsCPU remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:\MipsCPU\MipsCPU.v" Line 23: Empty module <MipsCPU> remains a black box.

Elaborating module <Inst_ROM>.
Reading initialization file \"inst_rom.data\".
WARNING:HDLCompiler:1670 - "D:\MipsCPU\Inst_ROM.v" Line 29: Signal <inst_mem> in initial block is partially initialized.

Elaborating module <DATA_RAM>.
--> 

Total memory usage is 258700 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    0 (   0 filtered)

