<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/acr2/data/xmlReportxbr.dtd">
<document><ascFile>ALU.rpt</ascFile><devFile>C:/Xilinx/acr2/data/xa2c32a.chp</devFile><mfdFile>ALU.mfd</mfdFile><htmlFile logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm" logic_legend="logiclegend.htm"/><header pkg="VQ44" date=" 5-17-2024" time="  9:07AM" speed="-6" design="ALU" device="XA2C32A" status="1" eqnType="1" version="1.0" statusStr="Successful" swVersion="I.24"/><inputs id="A0_SPECSIG"/><inputs id="A1_SPECSIG"/><inputs id="A2_SPECSIG"/><inputs id="A3_SPECSIG"/><inputs id="B0_SPECSIG"/><inputs id="B1_SPECSIG"/><inputs id="B2_SPECSIG"/><inputs id="B3_SPECSIG"/><inputs id="Carry_in"/><inputs id="Op1_SPECSIG"/><inputs id="Op0_SPECSIG"/><pin id="FB1_MC1_PIN38" use="O" iostd="LVCMOS18" pinnum="38" signal="Result0_SPECSIG"/><pin id="FB1_MC2_PIN37" use="O" iostd="LVCMOS18" pinnum="37" signal="Carry_out"/><pin id="FB1_MC3_PIN36" use="O" iostd="LVCMOS18" pinnum="36" signal="Result3_SPECSIG"/><pin id="FB1_MC4_PIN34" use="O" iostd="LVCMOS18" pinnum="34" signal="Result2_SPECSIG"/><pin id="FB1_MC5_PIN33" use="O" iostd="LVCMOS18" pinnum="33" signal="Result1_SPECSIG"/><pin id="FB1_MC6_PIN32" use="I" iostd="LVCMOS18" pinnum="32" signal="A0_SPECSIG" iostyle="KPR"/><pin id="FB1_MC7_PIN31" use="I" iostd="LVCMOS18" pinnum="31" signal="A1_SPECSIG" iostyle="KPR"/><pin id="FB1_MC8_PIN30" use="I" iostd="LVCMOS18" pinnum="30" signal="A2_SPECSIG" iostyle="KPR"/><pin id="FB1_MC9_PIN29" use="I" iostd="LVCMOS18" pinnum="29" signal="A3_SPECSIG" iostyle="KPR"/><pin id="FB1_MC10_PIN28" use="I" iostd="LVCMOS18" pinnum="28" signal="B0_SPECSIG" iostyle="KPR"/><pin id="FB1_MC11_PIN27" use="I" iostd="LVCMOS18" pinnum="27" signal="B1_SPECSIG" iostyle="KPR"/><pin id="FB1_MC12_PIN23" use="I" iostd="LVCMOS18" pinnum="23" signal="B2_SPECSIG" iostyle="KPR"/><pin id="FB1_MC13_PIN22" use="I" iostd="LVCMOS18" pinnum="22" signal="B3_SPECSIG" iostyle="KPR"/><pin id="FB1_MC14_PIN21" use="I" iostd="LVCMOS18" pinnum="21" signal="Carry_in" iostyle="KPR"/><pin id="FB1_MC15_PIN20" use="I" iostd="LVCMOS18" pinnum="20" signal="Op0_SPECSIG" iostyle="KPR"/><pin id="FB1_MC16_PIN19" use="I" iostd="LVCMOS18" pinnum="19" signal="Op1_SPECSIG" iostyle="KPR"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" pinnum="43"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC13_PIN12" pinnum="12"/><pin id="FB2_MC14_PIN13" pinnum="13"/><pin id="FB2_MC15_PIN14" pinnum="14"/><pin id="FB2_MC16_PIN16" pinnum="16"/><pin id="FB_PIN35" use="VCCAUX" pinnum="35"/><pin id="FB_PIN7" use="VCCIO-UNUSED" pinnum="7"/><pin id="FB_PIN15" use="VCC" pinnum="15"/><pin id="FB_PIN26" use="VCCIO-1.8" pinnum="26"/><fblock id="FB1" pinUse="16"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="9" signal="Result0_SPECSIG"><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="8" signal="Carry_out"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36" sigUse="7" signal="Result3_SPECSIG"><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_24"/><eq_pterm ptindx="FB1_23"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34" sigUse="7" signal="Result2_SPECSIG"><eq_pterm ptindx="FB1_16"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_14"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33" sigUse="5" signal="Result1_SPECSIG"><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22" sigUse="2" signal="N_PZ_25"><eq_pterm ptindx="FB1_34"/><eq_pterm ptindx="FB1_35"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21" sigUse="3" signal="N_PZ_15"><eq_pterm ptindx="FB1_31"/><eq_pterm ptindx="FB1_32"/><eq_pterm ptindx="FB1_33"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20" sigUse="3" signal="N_PZ_11"><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_30"/><eq_pterm ptindx="FB1_29"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19" sigUse="5" signal="Mmux_Result_I2_Result11"><eq_pterm ptindx="FB1_55"/><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_27"/></macrocell><fbinput id="FB1_I1" signal="A0_SPECSIG"/><fbinput id="FB1_I2" signal="A1_SPECSIG"/><fbinput id="FB1_I3" signal="A2_SPECSIG"/><fbinput id="FB1_I4" signal="A3_SPECSIG"/><fbinput id="FB1_I5" signal="B0_SPECSIG"/><fbinput id="FB1_I6" signal="B1_SPECSIG"/><fbinput id="FB1_I7" signal="B2_SPECSIG"/><fbinput id="FB1_I8" signal="B3_SPECSIG"/><fbinput id="FB1_I9" signal="Carry_in"/><fbinput id="FB1_I10" signal="Mmux_Result_I2_Result11"/><fbinput id="FB1_I11" signal="N_PZ_11"/><fbinput id="FB1_I12" signal="N_PZ_15"/><fbinput id="FB1_I13" signal="N_PZ_25"/><fbinput id="FB1_I14" signal="Op0_SPECSIG"/><fbinput id="FB1_I15" signal="Op1_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="A3_SPECSIG"/><signal id="N_PZ_25"/></pterm><pterm id="FB1_1"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="N_PZ_25" negated="ON"/><signal id="B2_SPECSIG"/><signal id="Mmux_Result_I2_Result11" negated="ON"/></pterm><pterm id="FB1_2"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="N_PZ_25" negated="ON"/><signal id="A2_SPECSIG"/><signal id="N_PZ_15" negated="ON"/></pterm><pterm id="FB1_3"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG"/><signal id="B0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4"><signal id="Op1_SPECSIG"/><signal id="Op0_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_5"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6"><signal id="Op1_SPECSIG"/><signal id="B0_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7"><signal id="N_PZ_25"/><signal id="B2_SPECSIG" negated="ON"/><signal id="Mmux_Result_I2_Result11"/></pterm><pterm id="FB1_8"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="N_PZ_25"/><signal id="A2_SPECSIG" negated="ON"/><signal id="N_PZ_15"/></pterm><pterm id="FB1_9"><signal id="Op0_SPECSIG"/><signal id="Mmux_Result_I2_Result11" negated="ON"/><signal id="B1_SPECSIG"/><signal id="A1_SPECSIG"/></pterm><pterm id="FB1_10"><signal id="Op1_SPECSIG"/><signal id="Mmux_Result_I2_Result11" negated="ON"/><signal id="B1_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11"><signal id="Op0_SPECSIG"/><signal id="B2_SPECSIG"/><signal id="A2_SPECSIG"/></pterm><pterm id="FB1_12"><signal id="Op1_SPECSIG"/><signal id="B2_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="N_PZ_11"/></pterm><pterm id="FB1_14"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="B1_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="N_PZ_11"/></pterm><pterm id="FB1_15"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="B1_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="N_PZ_11" negated="ON"/></pterm><pterm id="FB1_16"><signal id="Op1_SPECSIG"/></pterm><pterm id="FB1_17"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="B1_SPECSIG"/><signal id="A1_SPECSIG" negated="ON"/><signal id="N_PZ_11" negated="ON"/></pterm><pterm id="FB1_18"><signal id="Op0_SPECSIG"/><signal id="A3_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB1_19"><signal id="Op1_SPECSIG"/></pterm><pterm id="FB1_20"><signal id="Op1_SPECSIG"/><signal id="A3_SPECSIG" negated="ON"/><signal id="B3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_21"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="Carry_in"/><signal id="B0_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_22"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Mmux_Result_I2_Result11" negated="ON"/></pterm><pterm id="FB1_23"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="Carry_in" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_24"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="Carry_in" negated="ON"/><signal id="B0_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_25"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="Carry_in"/><signal id="B0_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_26"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG"/><signal id="N_PZ_15"/></pterm><pterm id="FB1_27"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="A2_SPECSIG" negated="ON"/><signal id="N_PZ_15" negated="ON"/></pterm><pterm id="FB1_28"><signal id="Carry_in"/><signal id="B0_SPECSIG"/></pterm><pterm id="FB1_29"><signal id="Carry_in" negated="ON"/><signal id="B0_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_30"><signal id="Carry_in"/><signal id="B0_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB1_31"><signal id="B1_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_32"><signal id="B1_SPECSIG" negated="ON"/><signal id="N_PZ_11" negated="ON"/></pterm><pterm id="FB1_33"><signal id="A1_SPECSIG" negated="ON"/><signal id="N_PZ_11" negated="ON"/></pterm><pterm id="FB1_34"><signal id="A3_SPECSIG"/><signal id="B3_SPECSIG"/></pterm><pterm id="FB1_35"><signal id="A3_SPECSIG" negated="ON"/><signal id="B3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_55"><signal id="Op1_SPECSIG" negated="ON"/><signal id="Op0_SPECSIG" negated="ON"/><signal id="B2_SPECSIG"/></pterm></PAL><equation id="Result0_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/></d2></equation><equation id="Carry_out"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/></d2></equation><equation id="Result3_SPECSIG"><d1><eq_pterm ptindx="FB1_16"/></d1><d2><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_18"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_24"/><eq_pterm ptindx="FB1_23"/></d2></equation><equation id="Result2_SPECSIG"><d1><eq_pterm ptindx="FB1_16"/></d1><d2><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_13"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_14"/></d2></equation><equation id="Result1_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB1_22"/></d1><d2><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/></d2></equation><equation id="N_PZ_25"><d2><eq_pterm ptindx="FB1_34"/><eq_pterm ptindx="FB1_35"/></d2></equation><equation id="N_PZ_15"><d2><eq_pterm ptindx="FB1_31"/><eq_pterm ptindx="FB1_32"/><eq_pterm ptindx="FB1_33"/></d2></equation><equation id="N_PZ_11"><d2><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_30"/><eq_pterm ptindx="FB1_29"/></d2></equation><equation id="Mmux_Result_I2_Result11"><d1><eq_pterm ptindx="FB1_55"/></d1><d2><eq_pterm ptindx="FB1_26"/><eq_pterm ptindx="FB1_27"/></d2></equation></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16"/><PAL/></fblock><vcc/><gnd/><compOpts loc="ON" part="xa2c*-*-*" prld="LOW" slew="FAST" inreg="ON" iostd="LVCMOS18" mlopt="ON" gsropt="ON" gtsopt="ON" inputs="32" keepio="OFF" pterms="28" unused="KEEPER" exhaust="OFF" gclkopt="ON" wysiwyg="OFF" blkfanin="38" datagate="ON" ignoredg="OFF" ignorets="OFF" optimize="DENSITY" terminate="KEEPER"/><specSig value="A&lt;0&gt;" signal="A0_SPECSIG"/><specSig value="A&lt;1&gt;" signal="A1_SPECSIG"/><specSig value="A&lt;2&gt;" signal="A2_SPECSIG"/><specSig value="A&lt;3&gt;" signal="A3_SPECSIG"/><specSig value="B&lt;0&gt;" signal="B0_SPECSIG"/><specSig value="B&lt;1&gt;" signal="B1_SPECSIG"/><specSig value="B&lt;2&gt;" signal="B2_SPECSIG"/><specSig value="B&lt;3&gt;" signal="B3_SPECSIG"/><specSig value="Op&lt;1&gt;" signal="Op1_SPECSIG"/><specSig value="Op&lt;0&gt;" signal="Op0_SPECSIG"/><specSig value="Result&lt;0&gt;" signal="Result0_SPECSIG"/><specSig value="Result&lt;3&gt;" signal="Result3_SPECSIG"/><specSig value="Result&lt;2&gt;" signal="Result2_SPECSIG"/><specSig value="Result&lt;1&gt;" signal="Result1_SPECSIG"/></document>
