// Generated by CIRCT unknown git version
module hazard_unit(	// file.cleaned.mlir:2:3
  input  [8:0] decode_rs1_unreg_in,	// file.cleaned.mlir:2:29
  input        decode_rs1_read_unreg_in,	// file.cleaned.mlir:2:59
  input  [8:0] decode_rs2_unreg_in,	// file.cleaned.mlir:2:94
  input        decode_rs2_read_unreg_in,	// file.cleaned.mlir:2:124
               decode_mem_fence_unreg_in,	// file.cleaned.mlir:2:159
               decode_mem_read_in,	// file.cleaned.mlir:2:195
               decode_mem_fence_in,	// file.cleaned.mlir:2:224
  input  [8:0] decode_rd_in,	// file.cleaned.mlir:2:254
  input        decode_rd_write_in,	// file.cleaned.mlir:2:277
               execute_mem_fence_in,	// file.cleaned.mlir:2:306
               mem_branch_mispredicted_in,	// file.cleaned.mlir:2:337
               instr_read_in,	// file.cleaned.mlir:2:374
               instr_ready_in,	// file.cleaned.mlir:2:398
               data_read_in,	// file.cleaned.mlir:2:423
               data_write_in,	// file.cleaned.mlir:2:446
               data_ready_in,	// file.cleaned.mlir:2:470
  output       fetch_stall_out,	// file.cleaned.mlir:2:495
               fetch_flush_out,	// file.cleaned.mlir:2:521
               decode_stall_out,	// file.cleaned.mlir:2:547
               decode_flush_out,	// file.cleaned.mlir:2:574
               execute_stall_out,	// file.cleaned.mlir:2:601
               execute_flush_out,	// file.cleaned.mlir:2:629
               mem_stall_out,	// file.cleaned.mlir:2:657
               mem_flush_out	// file.cleaned.mlir:2:681
);

  wire mem_wait_for_bus = (data_read_in | data_write_in) & ~data_ready_in;	// file.cleaned.mlir:15:10, :16:11, :17:11
  wire _GEN =
    mem_wait_for_bus
    | (decode_rs1_unreg_in == decode_rd_in & decode_rs1_read_unreg_in
       | decode_rs2_unreg_in == decode_rd_in & decode_rs2_read_unreg_in) & (|decode_rd_in)
    & decode_mem_read_in & decode_rd_write_in | instr_read_in & ~instr_ready_in;	// file.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :17:11, :18:11
  assign fetch_stall_out = _GEN;	// file.cleaned.mlir:18:11, :21:5
  assign fetch_flush_out = 1'h0;	// file.cleaned.mlir:3:14, :21:5
  assign decode_stall_out = mem_wait_for_bus;	// file.cleaned.mlir:17:11, :21:5
  assign decode_flush_out = _GEN | mem_branch_mispredicted_in;	// file.cleaned.mlir:18:11, :19:11, :21:5
  assign execute_stall_out = mem_wait_for_bus;	// file.cleaned.mlir:17:11, :21:5
  assign execute_flush_out = mem_wait_for_bus | mem_branch_mispredicted_in;	// file.cleaned.mlir:17:11, :20:11, :21:5
  assign mem_stall_out = mem_wait_for_bus;	// file.cleaned.mlir:17:11, :21:5
  assign mem_flush_out = mem_wait_for_bus;	// file.cleaned.mlir:17:11, :21:5
endmodule

