/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [11:0] _06_;
  wire [11:0] _07_;
  reg [5:0] _08_;
  reg [2:0] _09_;
  wire [11:0] _10_;
  wire [15:0] _11_;
  wire [19:0] _12_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire [12:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [21:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_13z ? celloutsig_0_20z : celloutsig_0_3z[5];
  assign celloutsig_0_35z = celloutsig_0_5z ? celloutsig_0_1z[4] : celloutsig_0_9z;
  assign celloutsig_0_60z = celloutsig_0_42z[1] ? celloutsig_0_32z[3] : celloutsig_0_26z;
  assign celloutsig_0_73z = celloutsig_0_44z[5] ? celloutsig_0_40z : celloutsig_0_27z;
  assign celloutsig_0_12z = _01_ ? in_data[84] : celloutsig_0_1z[5];
  assign celloutsig_0_17z = celloutsig_0_15z[2] ? celloutsig_0_13z : celloutsig_0_1z[11];
  assign celloutsig_0_29z = ~(celloutsig_0_27z & celloutsig_0_0z[4]);
  assign celloutsig_0_47z = ~(celloutsig_0_24z & celloutsig_0_24z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[3] & celloutsig_1_3z[1]);
  assign celloutsig_0_30z = !(celloutsig_0_19z[4] ? _02_ : celloutsig_0_25z);
  assign celloutsig_0_5z = !(in_data[38] ? celloutsig_0_0z[4] : celloutsig_0_4z);
  assign celloutsig_0_6z = !(in_data[19] ? celloutsig_0_0z[3] : in_data[70]);
  assign celloutsig_1_10z = !(celloutsig_1_5z[5] ? celloutsig_1_0z[0] : celloutsig_1_5z[4]);
  assign celloutsig_0_25z = !(celloutsig_0_12z ? celloutsig_0_8z[12] : celloutsig_0_15z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[0] | celloutsig_0_8z[5]) & (celloutsig_0_8z[8] | celloutsig_0_5z));
  assign celloutsig_0_13z = ~((in_data[68] | celloutsig_0_7z) & (celloutsig_0_12z | in_data[21]));
  assign celloutsig_0_21z = ~((celloutsig_0_20z | celloutsig_0_18z) & (celloutsig_0_1z[8] | celloutsig_0_16z));
  assign celloutsig_0_26z = ~((celloutsig_0_6z | celloutsig_0_6z) & (celloutsig_0_18z | celloutsig_0_8z[3]));
  assign celloutsig_0_52z = celloutsig_0_8z[7] ^ celloutsig_0_18z;
  assign celloutsig_0_20z = celloutsig_0_15z[5] ^ celloutsig_0_8z[13];
  assign celloutsig_1_16z = { celloutsig_1_0z[3:1], celloutsig_1_10z, celloutsig_1_15z } + { celloutsig_1_5z[3:0], celloutsig_1_2z };
  reg [11:0] _34_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _34_ <= 12'h000;
    else _34_ <= { _06_[11:10], _04_, _06_[8:3], _01_, _06_[1], celloutsig_0_9z };
  assign { _07_[11:5], _05_, _07_[3:0] } = _34_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 6'h00;
    else _08_ <= in_data[113:108];
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 3'h0;
    else _09_ <= { celloutsig_1_7z[2], celloutsig_1_1z, celloutsig_1_6z };
  reg [11:0] _37_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _37_ <= 12'h000;
    else _37_ <= { in_data[59:57], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign { _10_[11:9], _02_, _10_[7:3], _00_, _10_[1:0] } = _37_;
  reg [15:0] _38_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _38_ <= 16'h0000;
    else _38_ <= { celloutsig_0_8z[8:3], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z };
  assign { _11_[15:14], _06_[11:10], _04_, _06_[8:3], _01_, _06_[1], _11_[2:0] } = _38_;
  reg [19:0] _39_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _39_ <= 20'h00000;
    else _39_ <= { _10_[6:3], _11_[15:14], _06_[11:10], _04_, _06_[8:3], _01_, _06_[1], _11_[2:0] };
  assign { _12_[19:15], _03_, _12_[13:0] } = _39_;
  assign celloutsig_0_39z = celloutsig_0_32z & { _06_[5:3], _01_ };
  assign celloutsig_0_58z = { celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_47z } & _06_[5:3];
  assign celloutsig_1_13z = { celloutsig_1_11z[18], _09_ } & celloutsig_1_3z[3:0];
  assign celloutsig_0_15z = { in_data[69:61], celloutsig_0_12z, celloutsig_0_13z } & { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_3z = { celloutsig_0_1z[9], celloutsig_0_2z, celloutsig_0_0z } & celloutsig_0_1z[9:3];
  assign celloutsig_0_0z = in_data[95:91] / { 1'h1, in_data[15:12] };
  assign celloutsig_0_34z = { _06_[8:7], celloutsig_0_2z } / { 1'h1, celloutsig_0_32z[1], celloutsig_0_5z };
  assign celloutsig_0_42z = { celloutsig_0_34z[2], celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_18z } / { 1'h1, _10_[1:0], in_data[0] };
  assign celloutsig_0_44z = { celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_42z, celloutsig_0_6z } / { 1'h1, celloutsig_0_19z[3:0], celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_4z };
  assign celloutsig_1_11z = in_data[185:164] / { 1'h1, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, _08_, _09_, celloutsig_1_10z };
  assign celloutsig_0_19z = { celloutsig_0_3z[5:2], celloutsig_0_12z } / { 1'h1, in_data[49:47], celloutsig_0_18z };
  assign celloutsig_0_8z = { celloutsig_0_0z[1:0], celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[9], celloutsig_0_1z[11:1], in_data[0] };
  assign celloutsig_0_82z = { celloutsig_0_50z[5:3], celloutsig_0_57z, celloutsig_0_27z, celloutsig_0_73z, celloutsig_0_68z } == { _11_[14], _06_[11:10], _04_, _06_[8:7], celloutsig_0_52z };
  assign celloutsig_1_15z = { celloutsig_1_11z[3:1], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z } == in_data[131:121];
  assign celloutsig_0_57z = { celloutsig_0_50z[12], celloutsig_0_17z, celloutsig_0_40z } <= { celloutsig_0_15z[6:5], celloutsig_0_7z };
  assign celloutsig_0_68z = { celloutsig_0_41z[0], celloutsig_0_58z, celloutsig_0_31z, _10_[11:9], _02_, _10_[7:3], _00_, _10_[1:0] } <= { in_data[75:67], celloutsig_0_39z, celloutsig_0_57z, celloutsig_0_60z, celloutsig_0_33z, celloutsig_0_52z };
  assign celloutsig_0_27z = { _10_[5:3], _00_, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_24z } <= { celloutsig_0_8z[13:1], celloutsig_0_19z };
  assign celloutsig_0_36z = celloutsig_0_21z & ~(celloutsig_0_3z[2]);
  assign celloutsig_0_37z = celloutsig_0_9z & ~(_10_[10]);
  assign celloutsig_0_40z = celloutsig_0_5z & ~(celloutsig_0_18z);
  assign celloutsig_0_7z = celloutsig_0_1z[1] & ~(celloutsig_0_5z);
  assign celloutsig_1_1z = in_data[117] & ~(celloutsig_1_0z[0]);
  assign celloutsig_1_2z = celloutsig_1_0z[0] & ~(in_data[176]);
  assign celloutsig_1_6z = celloutsig_1_3z[4] & ~(celloutsig_1_3z[0]);
  assign celloutsig_1_12z = celloutsig_1_4z & ~(celloutsig_1_4z);
  assign celloutsig_0_14z = _01_ & ~(celloutsig_0_4z);
  assign celloutsig_0_2z = celloutsig_0_0z[2] & ~(celloutsig_0_1z[11]);
  assign celloutsig_0_24z = celloutsig_0_9z & ~(celloutsig_0_13z);
  assign celloutsig_0_50z = { in_data[90:81], celloutsig_0_34z, celloutsig_0_2z, celloutsig_0_39z, celloutsig_0_7z } % { 1'h1, _12_[13:3], celloutsig_0_34z, celloutsig_0_47z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_32z = - celloutsig_0_15z[9:6];
  assign celloutsig_0_41z = - { celloutsig_0_1z[10:9], celloutsig_0_39z };
  assign celloutsig_1_3z = - { in_data[149:148], celloutsig_1_0z };
  assign celloutsig_1_7z = - { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_1z = - { in_data[62:56], celloutsig_0_0z };
  assign celloutsig_0_81z = | { _05_, _07_[10:5], _07_[3:2] };
  assign celloutsig_1_18z = | { celloutsig_1_16z[2:1], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_16z = | { celloutsig_0_9z, celloutsig_0_3z[5:1], celloutsig_0_2z };
  assign celloutsig_0_33z = ~^ { celloutsig_0_0z[3:0], celloutsig_0_17z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_0z[3], celloutsig_0_1z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_1z[5:4], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } - { in_data[148:145], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[111:108] ~^ in_data[176:173];
  assign celloutsig_1_19z = { celloutsig_1_13z[2:0], celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_1z } ~^ in_data[127:122];
  assign { _06_[9], _06_[2], _06_[0] } = { _04_, _01_, celloutsig_0_9z };
  assign _07_[4] = _05_;
  assign { _10_[8], _10_[2] } = { _02_, _00_ };
  assign _11_[13:3] = { _06_[11:10], _04_, _06_[8:3], _01_, _06_[1] };
  assign _12_[14] = _03_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
