INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/bru.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bru
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/exs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/ids.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ids
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/ifs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/mes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/pipe_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/regfile.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sources_1/new/wbs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wbs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MaHaoyuan/Desktop/cpu/pipe_cpu/pipe_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
