// SPDX-License-Identifier: AGPL-3.0-or-later
//! V2 MMU page table encoding and population for Volta+ PFIFO channels.
//!
//! Implements the 5-level page table hierarchy (PD3→PD2→PD1→PD0→PT) used by
//! GV100 for GPU virtual address translation. Encoding matches nouveau's
//! `gp100_vmm_pd0_pde()` and `gp100_vmm_pgt_mem()`.

use super::write_u32_le;
use crate::vfio::channel::registers::*;

/// Write a PDE entry at `index` in a page directory buffer.
///
/// V2 PDE layout: `(phys_addr >> 4) | flags` — the GPU decodes the
/// physical address as `(PDE & ~0x7) << 4`.
pub(in crate::vfio::channel) fn write_pde(pd_slice: &mut [u8], index: usize, target_iova: u64) {
    let pde = encode_pde(target_iova);
    let off = index * 8;
    pd_slice[off..off + 8].copy_from_slice(&pde.to_le_bytes());
}

/// Encode a V2 PDE pointing to a page table at `iova` in system memory.
///
/// GP100 PDE bit layout (from nouveau `gp100_vmm_pde`):
///   `[2:1]=aperture, [3]=VOL, addr = (PDE & ~0xF) << 4`
///   Aperture: 0=invalid, 1=VRAM, 2=SYS_MEM_COH, 3=SYS_MEM_NCOH
pub(in crate::vfio::channel) fn encode_pde(iova: u64) -> u64 {
    const FLAGS: u64 = (2 << 1) | (1 << 3); // aperture=COH in bits[2:1], VOL=bit3
    (iova >> 4) | FLAGS
}

/// Encode a V2 PD0 dual PDE pointing to a small page table at `iova`.
///
/// PD0 uses a dual-entry format (16 bytes: small PDE + large PDE). Unlike
/// PD3/PD2/PD1 PDEs, PD0 entries require bit 4 (`SPT_PRESENT`) to indicate
/// the small page table pointer is valid. Without it, the GPU MMU ignores
/// the PT pointer entirely.
///
/// Discovered via nouveau oracle diff (March 2026): nouveau's
/// `gp100_vmm_pd0_pde()` sets `BIT_ULL(4)` on every PD0 entry.
pub(in crate::vfio::channel) fn encode_pd0_pde(iova: u64) -> u64 {
    const SPT_PRESENT: u64 = 1 << 4;
    encode_pde(iova) | SPT_PRESENT
}

/// Encode a V2 small-page PTE for an identity-mapped physical address.
///
/// GP100 PTE bit layout (from nouveau `gp100_vmm_valid` + `gf100_vmm_aper`):
///   `[0]=VALID, [2:1]=aperture, [3]=VOL, addr = (PTE & ~0xF) << 4`
///   Aperture: 0=VRAM, 2=SYS_MEM_COH, 3=SYS_MEM_NCOH
pub(in crate::vfio::channel) fn encode_pte(phys_addr: u64) -> u64 {
    const FLAGS: u64 = 1 | (2 << 1) | (1 << 3); // VALID + COH(aper=2) + VOL
    (phys_addr >> 4) | FLAGS
}

/// Encode a V2 small-page PTE targeting VRAM (video memory).
///
/// Aperture 0 = VRAM (no aperture bits set). This maps a GPU virtual
/// address directly to a VRAM physical address, bypassing system memory.
/// Used for mapping the golden context region that FECS stores in VRAM.
pub(in crate::vfio::channel) fn encode_pte_vram(vram_addr: u64) -> u64 {
    const FLAGS: u64 = 1 | (1 << 3); // VALID + VOL, aperture=0 (VRAM)
    (vram_addr >> 4) | FLAGS
}

/// Write a VRAM-targeted PTE at a specific page index in a page table.
///
/// `pt_index` is the page table entry index (0-based).
/// `vram_addr` is the physical VRAM address to map.
pub(in crate::vfio::channel) fn write_vram_pte(pt: &mut [u8], pt_index: usize, vram_addr: u64) {
    let pte = encode_pte_vram(vram_addr);
    let off = pt_index * 8;
    pt[off..off + 8].copy_from_slice(&pte.to_le_bytes());
}

/// Populate V2 MMU page tables with identity mapping for the first 2 MiB.
///
/// The 5-level hierarchy (PD3→PD2→PD1→PD0→PT) maps GPU virtual addresses
/// directly to their IOVA equivalents, so GPU VA 0x1000 → physical 0x1000
/// (which the IOMMU then translates to the actual host physical address).
pub(in crate::vfio::channel) fn populate_page_tables(
    pd3: &mut [u8],
    pd2: &mut [u8],
    pd1: &mut [u8],
    pd0: &mut [u8],
    pt0: &mut [u8],
) {
    write_pde(pd3, 0, PD2_IOVA);
    write_pde(pd2, 0, PD1_IOVA);
    write_pde(pd1, 0, PD0_IOVA);

    // PD0 entry 0: dual PDE format — 16 bytes per entry.
    // Bytes [0:7]  = small page PDE (SPT, pt[0]) → PT0
    // Bytes [8:15] = large page PDE (LPT, pt[1]) — unused, leave as 0
    // Must use encode_pd0_pde (bit 4 = SPT_PRESENT) — not encode_pde.
    let small_pde = encode_pd0_pde(PT0_IOVA);
    pd0[0..8].copy_from_slice(&small_pde.to_le_bytes());

    // PT0: identity-map 512 small pages (4 KiB each, total 2 MiB).
    // Page 0 left unmapped as a null guard.
    for i in 1..PT_ENTRIES {
        let phys = (i as u64) * 4096;
        let pte = encode_pte(phys);
        let off = i * 8;
        pt0[off..off + 8].copy_from_slice(&pte.to_le_bytes());
    }
}

/// Populate V2 MMU page tables with custom IOVAs for the page table chain.
///
/// Same identity mapping as `populate_page_tables`, but using caller-provided
/// IOVAs for the page directory/table buffers.
#[expect(
    clippy::too_many_arguments,
    reason = "page table chain requires 4 buffers + 4 IOVAs"
)]
pub(in crate::vfio::channel) fn populate_page_tables_custom(
    pd3: &mut [u8],
    pd2: &mut [u8],
    pd1: &mut [u8],
    pd0: &mut [u8],
    pt0: &mut [u8],
    pd2_iova: u64,
    pd1_iova: u64,
    pd0_iova: u64,
    pt0_iova: u64,
) {
    write_pde(pd3, 0, pd2_iova);
    write_pde(pd2, 0, pd1_iova);
    write_pde(pd1, 0, pd0_iova);

    let small_pde = encode_pd0_pde(pt0_iova);
    pd0[0..8].copy_from_slice(&small_pde.to_le_bytes());

    for i in 1..PT_ENTRIES {
        let phys = (i as u64) * 4096;
        let pte = encode_pte(phys);
        let off = i * 8;
        pt0[off..off + 8].copy_from_slice(&pte.to_le_bytes());
    }
}

/// Populate instance block with custom PD3 IOVA (RAMFC + RAMIN page directory base).
#[expect(
    clippy::cast_possible_truncation,
    reason = "IOVA values and ilog2 results always fit u32"
)]
pub(in crate::vfio::channel) fn populate_instance_block_custom(
    inst: &mut [u8],
    gpfifo_iova: u64,
    gpfifo_entries: u32,
    userd_iova: u64,
    channel_id: u32,
    pd3_iova: u64,
) {
    let limit2 = gpfifo_entries.ilog2();

    write_u32_le(
        inst,
        ramfc::USERD_LO,
        (userd_iova as u32 & 0xFFFF_FE00) | PBDMA_TARGET_SYS_MEM_COHERENT,
    );
    write_u32_le(inst, ramfc::USERD_HI, (userd_iova >> 32) as u32);
    write_u32_le(inst, ramfc::SIGNATURE, 0x0000_FACE);
    write_u32_le(inst, ramfc::ACQUIRE, 0x7FFF_F902);

    write_u32_le(inst, ramfc::GP_BASE_LO, gpfifo_iova as u32);
    write_u32_le(
        inst,
        ramfc::GP_BASE_HI,
        (gpfifo_iova >> 32) as u32 | (limit2 << 16),
    );
    write_u32_le(inst, ramfc::GP_PUT, 0);
    write_u32_le(inst, ramfc::GP_GET, 0);
    write_u32_le(inst, ramfc::GP_FETCH, 0);

    write_u32_le(inst, ramfc::PB_HEADER, 0x2040_0000);
    write_u32_le(inst, ramfc::SUBDEVICE, 0x3000_0000 | 0xFFF);
    write_u32_le(inst, ramfc::HCE_CTRL, 0x0000_0020);
    write_u32_le(inst, ramfc::CHID, channel_id);
    write_u32_le(inst, ramfc::CHANNEL_INFO, 0x0300_0000 | channel_id);

    let pdb_lo: u32 = ((pd3_iova >> 12) as u32) << 12
        | (1 << 11)
        | (1 << 10)
        | (1 << 2)
        | TARGET_SYS_MEM_COHERENT;
    write_u32_le(inst, ramin::PAGE_DIR_BASE_LO, pdb_lo);
    write_u32_le(inst, ramin::PAGE_DIR_BASE_HI, (pd3_iova >> 32) as u32);

    write_u32_le(inst, ramin::ADDR_LIMIT_LO, 0xFFFF_FFFF);
    write_u32_le(inst, ramin::ADDR_LIMIT_HI, 0x0001_FFFF);

    write_u32_le(inst, ramin::ENGINE_WFI_VEID, 0);

    write_u32_le(inst, ramin::SC_PDB_VALID, 1);
    write_u32_le(inst, ramin::SC0_PAGE_DIR_BASE_LO, pdb_lo);
    write_u32_le(inst, ramin::SC0_PAGE_DIR_BASE_HI, (pd3_iova >> 32) as u32);

    write_u32_le(inst, ramin::SC1_PAGE_DIR_BASE_LO, 1);
    write_u32_le(inst, ramin::SC1_PAGE_DIR_BASE_HI, 1);
}

/// Populate instance block (RAMFC + RAMIN page directory base).
///
/// Field values match `gv100_chan_ramfc_write()` from nouveau with
/// `priv=true` and `devm=0xFFF`, adapted for system memory aperture.
#[expect(
    clippy::cast_possible_truncation,
    reason = "IOVA values and ilog2 results always fit u32"
)]
pub(in crate::vfio::channel) fn populate_instance_block(
    inst: &mut [u8],
    gpfifo_iova: u64,
    gpfifo_entries: u32,
    userd_iova: u64,
    channel_id: u32,
) {
    let limit2 = gpfifo_entries.ilog2();

    // ── RAMFC fields (offsets 0x000..0x1FF) ────────────────────────
    write_u32_le(
        inst,
        ramfc::USERD_LO,
        (userd_iova as u32 & 0xFFFF_FE00) | PBDMA_TARGET_SYS_MEM_COHERENT,
    );
    write_u32_le(inst, ramfc::USERD_HI, (userd_iova >> 32) as u32);
    write_u32_le(inst, ramfc::SIGNATURE, 0x0000_FACE);
    write_u32_le(inst, ramfc::ACQUIRE, 0x7FFF_F902);

    write_u32_le(inst, ramfc::GP_BASE_LO, gpfifo_iova as u32);
    write_u32_le(
        inst,
        ramfc::GP_BASE_HI,
        (gpfifo_iova >> 32) as u32 | (limit2 << 16),
    );
    // GP_PUT=0=GP_GET: PBDMA sees empty ring and waits for doorbell.
    // Previously GP_PUT=1 caused the PBDMA to fetch GPFIFO[0] before the
    // application wrote a valid entry, leaving the PBDMA stuck on a zero entry.
    write_u32_le(inst, ramfc::GP_PUT, 0);
    write_u32_le(inst, ramfc::GP_GET, 0);
    write_u32_le(inst, ramfc::GP_FETCH, 0);

    write_u32_le(inst, ramfc::PB_HEADER, 0x2040_0000);
    write_u32_le(inst, ramfc::SUBDEVICE, 0x3000_0000 | 0xFFF);
    write_u32_le(inst, ramfc::HCE_CTRL, 0x0000_0020);
    write_u32_le(inst, ramfc::CHID, channel_id);
    // CONFIG (0xA8) not written — register doesn't exist on GV100 PBDMA
    write_u32_le(inst, ramfc::CHANNEL_INFO, 0x0300_0000 | channel_id);

    // ── NV_RAMIN page directory base (offset 0x200) ────────────────
    let pdb_lo: u32 = ((PD3_IOVA >> 12) as u32) << 12
        | (1 << 11) // BIG_PAGE_SIZE = 64 KiB
        | (1 << 10) // USE_VER2_PT_FORMAT = TRUE
        | (1 << 2)  // VOL = TRUE
        | TARGET_SYS_MEM_COHERENT;
    write_u32_le(inst, ramin::PAGE_DIR_BASE_LO, pdb_lo);
    write_u32_le(inst, ramin::PAGE_DIR_BASE_HI, (PD3_IOVA >> 32) as u32);

    // VA space address limit — 128 TB (matches nouveau gp100_vmm with 47-bit VA).
    // Without this, the MMU rejects all VA translations as VA_LIMIT_VIOLATION.
    write_u32_le(inst, ramin::ADDR_LIMIT_LO, 0xFFFF_FFFF);
    write_u32_le(inst, ramin::ADDR_LIMIT_HI, 0x0001_FFFF);

    write_u32_le(inst, ramin::ENGINE_WFI_VEID, 0);

    // ── Subcontext 0 page directory (mirrors main PDB) ────────────
    write_u32_le(inst, ramin::SC_PDB_VALID, 1);
    write_u32_le(inst, ramin::SC0_PAGE_DIR_BASE_LO, pdb_lo);
    write_u32_le(inst, ramin::SC0_PAGE_DIR_BASE_HI, (PD3_IOVA >> 32) as u32);

    // Subcontext 1: mark as INVALID (nouveau sets 0x00000001 for unused)
    write_u32_le(inst, ramin::SC1_PAGE_DIR_BASE_LO, 1);
    write_u32_le(inst, ramin::SC1_PAGE_DIR_BASE_HI, 1);
}

/// Populate runlist with a TSG header + channel entry (Volta RAMRL format).
#[expect(
    clippy::cast_possible_truncation,
    reason = "IOVA values always fit u32 for our allocation range"
)]
pub(in crate::vfio::channel) fn populate_runlist(
    rl: &mut [u8],
    userd_iova: u64,
    channel_id: u32,
    instance_iova: u64,
    runq: u32,
) {
    // ── TSG (channel group) header — 16 bytes ──────────────────────
    write_u32_le(rl, 0x00, (128 << 24) | (3 << 16) | 1);
    write_u32_le(rl, 0x04, 1);
    write_u32_le(rl, 0x08, 0);
    write_u32_le(rl, 0x0C, 0);

    // ── Channel entry — 16 bytes (gv100_runl_insert_chan) ────────────
    // DW0: lower_32(userd_addr) | (aperture << 2) | (runq << 1)
    // DW1: upper_32(userd_addr)
    // DW2: lower_32(ramfc >> 12) << 12 | (inst_target << 20) | chid
    // DW3: upper_32(ramfc >> 12)
    // Aperture at bits [3:2], NOT [7:6]. Nouveau: userd.aperture << 2.
    write_u32_le(
        rl,
        0x10,
        (userd_iova as u32 & 0xFFFF_FF00) | (TARGET_SYS_MEM_COHERENT << 2) | (runq << 1),
    );
    write_u32_le(rl, 0x14, (userd_iova >> 32) as u32);
    write_u32_le(
        rl,
        0x18,
        (instance_iova as u32 & 0xFFFF_F000) | (TARGET_SYS_MEM_COHERENT << 20) | channel_id,
    );
    write_u32_le(rl, 0x1C, (instance_iova >> 32) as u32);
}

/// Populate runlist in a pre-allocated buffer (static version for matrix).
#[expect(
    clippy::cast_possible_truncation,
    reason = "IOVA addresses and channel IDs fit in u32 for GPU register encoding"
)]
pub(in crate::vfio::channel) fn populate_runlist_static(
    rl: &mut [u8],
    userd_iova: u64,
    channel_id: u32,
    userd_target: u32,
    inst_target: u32,
    runq: u32,
) {
    write_u32_le(rl, 0x00, (128 << 24) | (3 << 16) | 1);
    write_u32_le(rl, 0x04, 1);
    write_u32_le(rl, 0x08, 0);
    write_u32_le(rl, 0x0C, 0);
    // DW0: userd_addr | (aperture << 2) | (runq << 1)
    write_u32_le(
        rl,
        0x10,
        (userd_iova as u32 & 0xFFFF_FF00) | (userd_target << 2) | (runq << 1),
    );
    // DW1: USERD_ADDR_HI
    write_u32_le(rl, 0x14, (userd_iova >> 32) as u32);
    // DW2: [31:12] INST_ADDR, [21:20] INST_TARGET, [11:0] CHID
    write_u32_le(
        rl,
        0x18,
        (INSTANCE_IOVA as u32 & 0xFFFF_F000) | (inst_target << 20) | channel_id,
    );
    write_u32_le(rl, 0x1C, (INSTANCE_IOVA >> 32) as u32);
}

/// Populate instance block with static parameters (for diagnostic matrix).
pub(in crate::vfio::channel) fn populate_instance_block_static(
    inst: &mut [u8],
    gpfifo_iova: u64,
    gpfifo_entries: u32,
    userd_iova: u64,
    channel_id: u32,
) {
    populate_instance_block(inst, gpfifo_iova, gpfifo_entries, userd_iova, channel_id);
}
