// Seed: 3530502897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_6 = 1;
  reg id_7;
  assign id_1 = id_5.id_4;
  always @(*) begin : LABEL_0
    id_7 = -1;
    $unsigned(83);
    ;
  end
  wire id_8;
  ;
  parameter id_9 = id_6;
  logic [1 : -1] id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
endmodule
module module_1 #(
    parameter id_12 = 32'd74,
    parameter id_2  = 32'd80
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_5,
      id_9,
      id_9
  );
  inout wire _id_2;
  inout wire id_1;
  wire _id_12, id_13;
  assign id_8 = id_12;
  wire [-1 : id_2] id_14;
  wire [1 : id_12] id_15;
endmodule
