module jk_ff(clk,rst,j,k,q);
input clk,rst,j,k;
output reg q;
  always@(posedge clk or posedge rst)
begin
  if(rst)
begin
q<=0;
end
else begin
  case({j,k})
2'b00:q<=q;
2'b01:q<=0;
2'b10:q<=1;
2'b11:q<=~q;
  endcase
end
endmodule

// Testbench for JK Flip-Flop


module tb;
reg clk,rst,j,k;
wire q;
  jk_ff dut(.clk(clk),.rst(rst),.j(j),.k(k));
initial
begin
  $dumpfile("dump.vcd");$dumpvars;
#10
j=0;k=0;
#10
j=0;k=1;
#10
j=1;k=0;
#10
j=1;k=1;
#10
$finish;
end
endmodule
