TimeQuest Timing Analyzer report for uniciclo
Wed Feb 08 23:07:30 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_mem'
 13. Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'clk_mem'
 16. Slow Model Hold: 'clk'
 17. Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'clk_mem'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Setup: 'clk_mem'
 29. Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 30. Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'clk_mem'
 32. Fast Model Hold: 'clk'
 33. Fast Model Minimum Pulse Width: 'clk_mem'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; uniciclo                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                  ;
; clk_mem                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem }                                                                                                              ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                           ; Note                    ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
; 63.53 MHz  ; 63.53 MHz       ; clk                                                                                                                  ;                         ;
; 65.21 MHz  ; 65.21 MHz       ; clk_mem                                                                                                              ;                         ;
; 133.73 MHz ; 132.35 MHz      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                                                  ; -18.276 ; -16968.570    ;
; clk_mem                                                                                                              ; -14.335 ; -599.290      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.677  ; -6.677        ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.778 ; -3.778        ;
; clk_mem                                                                                                              ; 1.424  ; 0.000         ;
; clk                                                                                                                  ; 1.835  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.841 ; -38.418       ;
; clk_mem                                                                                                              ; -2.000 ; -374.916      ;
; clk                                                                                                                  ; -1.380 ; -1033.380     ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.276 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.268     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.267     ;
; -18.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.266     ;
; -18.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.266     ;
; -18.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.266     ;
; -18.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.266     ;
; -18.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.266     ;
; -18.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.266     ;
; -18.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.266     ;
; -18.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.266     ;
; -18.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.220     ;
; -18.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.220     ;
; -18.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.220     ;
; -18.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.220     ;
; -18.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.220     ;
; -18.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.220     ;
; -18.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.220     ;
; -18.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.220     ;
; -18.230 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.215     ;
; -18.230 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.215     ;
; -18.230 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.215     ;
; -18.230 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.215     ;
; -18.230 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.215     ;
; -18.230 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.215     ;
; -18.230 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.215     ;
; -18.230 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 19.215     ;
; -18.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.080     ; 19.113     ;
; -18.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.080     ; 19.113     ;
; -18.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.080     ; 19.113     ;
; -18.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.080     ; 19.113     ;
; -18.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.080     ; 19.113     ;
; -18.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.080     ; 19.113     ;
; -18.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.080     ; 19.113     ;
; -18.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.080     ; 19.113     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.047     ;
; -18.054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.046     ;
; -18.054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.046     ;
; -18.054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.046     ;
; -18.054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.046     ;
; -18.054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.046     ;
; -18.054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.046     ;
; -18.054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.046     ;
; -18.054 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.044     ; 19.046     ;
; -18.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.060     ;
; -18.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.060     ;
; -18.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.060     ;
; -18.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.060     ;
; -18.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.060     ;
; -18.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.060     ;
; -18.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.060     ;
; -18.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.060     ;
; -18.039 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.057     ;
; -18.039 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.057     ;
; -18.039 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.057     ;
; -18.039 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.018     ; 19.057     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.314     ;
; -14.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.314     ;
; -14.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.314     ;
; -14.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.314     ;
; -14.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.314     ;
; -14.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.314     ;
; -14.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.314     ;
; -14.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.314     ;
; -14.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.299     ;
; -14.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.299     ;
; -14.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.299     ;
; -14.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.299     ;
; -14.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.299     ;
; -14.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.299     ;
; -14.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.299     ;
; -14.327 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.299     ;
; -14.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.262     ;
; -14.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.262     ;
; -14.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.262     ;
; -14.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.262     ;
; -14.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.262     ;
; -14.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.262     ;
; -14.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.262     ;
; -14.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.262     ;
; -14.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.254     ;
; -14.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.254     ;
; -14.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.254     ;
; -14.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.254     ;
; -14.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.254     ;
; -14.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.254     ;
; -14.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.254     ;
; -14.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.254     ;
; -14.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.239     ;
; -14.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.239     ;
; -14.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.239     ;
; -14.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.239     ;
; -14.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.239     ;
; -14.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.239     ;
; -14.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.239     ;
; -14.260 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.239     ;
; -14.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.157     ;
; -14.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.157     ;
; -14.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.157     ;
; -14.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.157     ;
; -14.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.157     ;
; -14.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.157     ;
; -14.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.157     ;
; -14.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.157     ;
; -14.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.140     ;
; -14.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.140     ;
; -14.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.140     ;
; -14.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.140     ;
; -14.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.140     ;
; -14.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.140     ;
; -14.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.140     ;
; -14.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.140     ;
; -14.139 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.294     ; 14.810     ;
; -14.139 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.294     ; 14.810     ;
; -14.139 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.294     ; 14.810     ;
; -14.139 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.294     ; 14.810     ;
; -14.139 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.294     ; 14.810     ;
; -14.139 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.294     ; 14.810     ;
; -14.139 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.294     ; 14.810     ;
; -14.083 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.055     ;
; -14.083 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.055     ;
; -14.083 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.055     ;
; -14.083 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.055     ;
; -14.083 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.055     ;
; -14.083 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.055     ;
; -14.083 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.055     ;
; -14.083 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.055     ;
; -14.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.031     ;
; -14.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.031     ;
; -14.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.031     ;
; -14.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.031     ;
; -14.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.031     ;
; -14.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.031     ;
; -14.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.031     ;
; -14.059 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.031     ;
; -14.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.034     ;
; -14.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.034     ;
; -14.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.034     ;
; -14.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.034     ;
; -14.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.034     ;
; -14.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.034     ;
; -14.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.034     ;
; -14.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.034     ;
; -14.049 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.021     ;
; -14.049 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.021     ;
; -14.049 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.021     ;
; -14.049 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.021     ;
; -14.049 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.021     ;
; -14.049 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.021     ;
; -14.049 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.021     ;
; -14.049 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 15.021     ;
; -14.047 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.026     ;
; -14.047 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.026     ;
; -14.047 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.026     ;
; -14.047 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.026     ;
; -14.047 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.014      ; 15.026     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.677 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.055      ; 6.827      ;
; -6.677 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.055      ; 6.827      ;
; -6.677 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.055      ; 6.827      ;
; -6.677 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.055      ; 6.827      ;
; -6.677 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.055      ; 6.827      ;
; -6.677 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.055      ; 6.827      ;
; -6.677 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.055      ; 6.827      ;
; -4.732 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.500      ; 6.827      ;
; -4.732 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.500      ; 6.827      ;
; -4.732 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.500      ; 6.827      ;
; -4.732 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.500      ; 6.827      ;
; -4.732 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.500      ; 6.827      ;
; -4.732 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.500      ; 6.827      ;
; -4.732 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.500      ; 6.827      ;
; -3.239 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.284      ; 6.827      ;
; -2.739 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.284      ; 6.827      ;
; -1.794 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.729      ; 6.827      ;
; -1.294 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.729      ; 6.827      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.778 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.633      ; 5.064      ;
; -3.770 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.625      ; 5.064      ;
; -3.278 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.633      ; 5.064      ;
; -3.270 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.625      ; 5.064      ;
; -0.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.404      ; 5.064      ;
; -0.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.404      ; 5.064      ;
; -0.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.404      ; 5.064      ;
; -0.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.404      ; 5.064      ;
; -0.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.404      ; 5.064      ;
; -0.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.404      ; 5.064      ;
; -0.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.404      ; 5.064      ;
; 0.168  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.396      ; 5.064      ;
; 0.168  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.396      ; 5.064      ;
; 0.168  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.396      ; 5.064      ;
; 0.168  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.396      ; 5.064      ;
; 0.168  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.396      ; 5.064      ;
; 0.168  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.396      ; 5.064      ;
; 0.168  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.396      ; 5.064      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.424 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.352      ; 2.010      ;
; 1.426 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 1.704      ;
; 1.436 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.352      ; 2.022      ;
; 1.437 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 1.715      ;
; 1.439 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.352      ; 2.025      ;
; 1.442 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 1.720      ;
; 1.451 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.352      ; 2.037      ;
; 1.451 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 1.729      ;
; 1.452 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.352      ; 2.038      ;
; 1.453 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.352      ; 2.039      ;
; 1.460 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 1.738      ;
; 1.470 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 1.748      ;
; 1.471 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.352      ; 2.057      ;
; 1.491 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.352      ; 2.077      ;
; 1.508 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 1.786      ;
; 1.722 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 2.000      ;
; 1.856 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.935      ; 5.234      ;
; 1.986 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.928      ; 5.357      ;
; 2.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.928      ; 5.523      ;
; 2.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.935      ; 5.639      ;
; 2.275 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.935      ; 5.653      ;
; 2.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.935      ; 5.234      ;
; 2.486 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.928      ; 5.357      ;
; 2.504 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.928      ; 5.875      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a1~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a2~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a3~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a4~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a5~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a6~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a7~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a8~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a9~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a19~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a20~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a21~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a22~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a23~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a24~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a25~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a26~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a27~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a28~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a29~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a30~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a31~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.928      ; 5.523      ;
; 2.761 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.935      ; 5.639      ;
; 2.775 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.935      ; 5.653      ;
; 2.964 ; breg_ula:bregula|breg:breg|breg~340                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.082      ; 3.280      ;
; 3.004 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.928      ; 5.875      ;
; 3.005 ; breg_ula:bregula|breg:breg|breg~776                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 3.289      ;
; 3.009 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.935      ; 6.387      ;
; 3.030 ; breg_ula:bregula|breg:breg|breg~968                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.045      ; 3.309      ;
; 3.037 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.928      ; 6.408      ;
; 3.127 ; breg_ula:bregula|breg:breg|breg~944                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 3.435      ;
; 3.170 ; breg_ula:bregula|breg:breg|breg~818                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.063      ; 3.467      ;
; 3.195 ; breg_ula:bregula|breg:breg|breg~496                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.075      ; 3.504      ;
; 3.201 ; breg_ula:bregula|breg:breg|breg~367                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 3.508      ;
; 3.225 ; breg_ula:bregula|breg:breg|breg~154                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.070      ; 3.529      ;
; 3.242 ; breg_ula:bregula|breg:breg|breg~131                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.027      ; 3.503      ;
; 3.248 ; breg_ula:bregula|breg:breg|breg~527                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 3.565      ;
; 3.298 ; breg_ula:bregula|breg:breg|breg~728                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.043      ; 3.575      ;
; 3.298 ; breg_ula:bregula|breg:breg|breg~867                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.035      ; 3.567      ;
; 3.325 ; breg_ula:bregula|breg:breg|breg~1050                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.069      ; 3.628      ;
; 3.338 ; breg_ula:bregula|breg:breg|breg~836                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.024      ; 3.596      ;
; 3.358 ; breg_ula:bregula|breg:breg|breg~308                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.082      ; 3.674      ;
; 3.367 ; breg_ula:bregula|breg:breg|breg~528                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.075      ; 3.676      ;
; 3.370 ; breg_ula:bregula|breg:breg|breg~111                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 3.654      ;
; 3.379 ; breg_ula:bregula|breg:breg|breg~500                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 3.686      ;
; 3.382 ; breg_ula:bregula|breg:breg|breg~271                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 3.681      ;
; 3.396 ; breg_ula:bregula|breg:breg|breg~80                                                                                   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.070      ; 3.700      ;
; 3.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.935      ; 6.790      ;
; 3.414 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.928      ; 6.785      ;
; 3.415 ; breg_ula:bregula|breg:breg|breg~788                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 3.699      ;
; 3.418 ; breg_ula:bregula|breg:breg|breg~685                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.036      ; 3.688      ;
; 3.421 ; breg_ula:bregula|breg:breg|breg~584                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.045      ; 3.700      ;
; 3.422 ; breg_ula:bregula|breg:breg|breg~1005                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.038      ; 3.694      ;
; 3.443 ; breg_ula:bregula|breg:breg|breg~1052                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.069      ; 3.746      ;
; 3.444 ; breg_ula:bregula|breg:breg|breg~539                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.069      ; 3.747      ;
; 3.446 ; breg_ula:bregula|breg:breg|breg~289                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.027      ; 3.707      ;
; 3.446 ; breg_ula:bregula|breg:breg|breg~978                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.079      ; 3.759      ;
; 3.448 ; breg_ula:bregula|breg:breg|breg~942                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 3.741      ;
; 3.448 ; breg_ula:bregula|breg:breg|breg~863                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.024      ; 3.706      ;
; 3.465 ; breg_ula:bregula|breg:breg|breg~272                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 3.758      ;
; 3.467 ; breg_ula:bregula|breg:breg|breg~244                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.114      ; 3.815      ;
; 3.476 ; breg_ula:bregula|breg:breg|breg~988                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.097      ; 3.807      ;
; 3.509 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.935      ; 6.387      ;
; 3.519 ; breg_ula:bregula|breg:breg|breg~1027                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.037      ; 3.790      ;
; 3.526 ; breg_ula:bregula|breg:breg|breg~490                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 3.818      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.835 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 5.187      ;
; 2.039 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 5.391      ;
; 2.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 5.474      ;
; 2.189 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 5.541      ;
; 2.335 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.877      ; 5.187      ;
; 2.365 ; pc:PC_P|address_out[7]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.631      ;
; 2.365 ; pc:PC_P|address_out[9]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.631      ;
; 2.371 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 5.723      ;
; 2.378 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~522  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.876      ; 5.729      ;
; 2.387 ; pc:PC_P|address_out[8]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.653      ;
; 2.395 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[4]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.661      ;
; 2.399 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[2]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.665      ;
; 2.399 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[5]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.665      ;
; 2.483 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 5.835      ;
; 2.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.877      ; 5.391      ;
; 2.550 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1020 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.880      ; 5.905      ;
; 2.579 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[3]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.845      ;
; 2.592 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 5.944      ;
; 2.622 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.877      ; 5.474      ;
; 2.640 ; pc:PC_P|address_out[6]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.906      ;
; 2.689 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.877      ; 5.541      ;
; 2.724 ; pc:PC_P|address_out[8]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.990      ;
; 2.763 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~938  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 6.134      ;
; 2.765 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 6.136      ;
; 2.778 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.044      ;
; 2.787 ; pc:PC_P|address_out[7]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.053      ;
; 2.803 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[5]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.069      ;
; 2.811 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1024 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.890      ; 6.176      ;
; 2.812 ; pc:PC_P|address_out[7]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.078      ;
; 2.827 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.093      ;
; 2.827 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[4]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.093      ;
; 2.841 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 6.193      ;
; 2.862 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~714  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.869      ; 6.206      ;
; 2.865 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~682  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.869      ; 6.209      ;
; 2.870 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.136      ;
; 2.871 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.877      ; 5.723      ;
; 2.878 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~522  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.876      ; 5.729      ;
; 2.910 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[4]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.176      ;
; 2.916 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~345  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.873      ; 6.264      ;
; 2.919 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.185      ;
; 2.920 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[5]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.186      ;
; 2.924 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~246  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.868      ; 6.267      ;
; 2.937 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.203      ;
; 2.946 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~231  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.843      ; 6.264      ;
; 2.953 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~364  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 6.305      ;
; 2.962 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.228      ;
; 2.978 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[3]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.244      ;
; 2.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.877      ; 5.835      ;
; 2.987 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.253      ;
; 3.001 ; pc:PC_P|address_out[6]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.267      ;
; 3.003 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[5]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.269      ;
; 3.029 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.295      ;
; 3.031 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~138  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.881      ; 6.387      ;
; 3.032 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~42   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.881      ; 6.388      ;
; 3.036 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.302      ;
; 3.040 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~266  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.875      ; 6.390      ;
; 3.041 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~362  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.854      ; 6.370      ;
; 3.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1020 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.880      ; 5.905      ;
; 3.054 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.320      ;
; 3.070 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.336      ;
; 3.092 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.877      ; 5.944      ;
; 3.100 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~749  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.875      ; 6.450      ;
; 3.111 ; pc:PC_P|address_out[6]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.377      ;
; 3.119 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.385      ;
; 3.120 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~763  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.876      ; 6.471      ;
; 3.136 ; pc:PC_P|address_out[6]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.402      ;
; 3.146 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.412      ;
; 3.151 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~490  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.876      ; 6.502      ;
; 3.171 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.437      ;
; 3.197 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~746  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.884      ; 6.556      ;
; 3.200 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~778  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.884      ; 6.559      ;
; 3.211 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~960  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.890      ; 6.576      ;
; 3.229 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.495      ;
; 3.235 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~55   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.889      ; 6.599      ;
; 3.254 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 3.520      ;
; 3.263 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~938  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.896      ; 6.134      ;
; 3.265 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.896      ; 6.136      ;
; 3.273 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~842  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.872      ; 6.620      ;
; 3.300 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~894  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.900      ; 6.675      ;
; 3.301 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~542  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.900      ; 6.676      ;
; 3.311 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1024 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.890      ; 6.176      ;
; 3.316 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~618  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.897      ; 6.688      ;
; 3.317 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~861  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.857      ; 6.649      ;
; 3.318 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~765  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.857      ; 6.650      ;
; 3.322 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~234  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.893      ; 6.690      ;
; 3.341 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.877      ; 6.193      ;
; 3.345 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~233  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.877      ; 6.697      ;
; 3.349 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~73   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.878      ; 6.702      ;
; 3.349 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~105  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.878      ; 6.702      ;
; 3.362 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~714  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.869      ; 6.206      ;
; 3.365 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~682  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.869      ; 6.209      ;
; 3.408 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~810  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.876      ; 6.759      ;
; 3.411 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~554  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.876      ; 6.762      ;
; 3.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~650  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.881      ; 6.771      ;
; 3.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~458  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.853      ; 6.743      ;
; 3.416 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~345  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.873      ; 6.264      ;
; 3.419 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1034 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.881      ; 6.775      ;
; 3.424 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~246  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.868      ; 6.267      ;
; 3.437 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~543  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.900      ; 6.812      ;
; 3.446 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~231  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.843      ; 6.264      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; -2.841 ; -2.841       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -2.841 ; -2.841       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -2.841 ; -2.841       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -2.841 ; -2.841       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -2.841 ; -2.841       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datab          ;
; -2.841 ; -2.841       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datab          ;
; -1.404 ; -1.404       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -1.404 ; -1.404       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -1.404 ; -1.404       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -1.404 ; -1.404       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -1.404 ; -1.404       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|dataa         ;
; -1.404 ; -1.404       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|dataa         ;
; -1.404 ; -1.404       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datab          ;
; -1.404 ; -1.404       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datab          ;
; -1.404 ; -1.404       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|combout      ;
; -1.404 ; -1.404       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|combout      ;
; -1.033 ; -1.033       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa         ;
; -1.033 ; -1.033       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa         ;
; -1.033 ; -1.033       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|combout      ;
; -1.033 ; -1.033       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|combout      ;
; -0.415 ; -0.415       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|dataa        ;
; -0.415 ; -0.415       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|dataa        ;
; -0.415 ; -0.415       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|combout  ;
; -0.415 ; -0.415       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|combout  ;
; -0.373 ; -0.373       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|dataa        ;
; -0.373 ; -0.373       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|dataa        ;
; -0.373 ; -0.373       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|process_0~0|combout  ;
; -0.373 ; -0.373       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|process_0~0|combout  ;
; -0.008 ; -0.008       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~19|combout     ;
; -0.008 ; -0.008       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~19|combout     ;
; -0.008 ; -0.008       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|datac        ;
; -0.008 ; -0.008       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|datac        ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|combout       ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|combout       ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|datad        ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|datad        ;
; 0.043  ; 0.043        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~7|combout     ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~7|combout     ;
; 0.043  ; 0.043        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|datac    ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|datac    ;
; 0.194  ; 0.194        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.194  ; 0.194        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.194  ; 0.194        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|datac         ;
; 0.194  ; 0.194        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|datac         ;
; 0.246  ; 0.246        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~19|datac       ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~19|datac       ;
; 0.246  ; 0.246        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout      ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout      ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal7~0|combout     ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal7~0|combout     ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|datad         ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|datad         ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|datad    ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|datad    ;
; 0.335  ; 0.335        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|combout     ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|combout     ;
; 0.335  ; 0.335        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|combout       ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|combout       ;
; 0.335  ; 0.335        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|datac         ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|datac         ;
; 0.335  ; 0.335        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|datad        ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|datad        ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~5|combout     ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~5|combout     ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~7|datac       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~7|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~5|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~5|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~5|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~5|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|datab       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|dataa         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|dataa         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1044 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 16.216 ; 16.216 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 14.977 ; 14.977 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 16.216 ; 16.216 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 15.596 ; 15.596 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 15.608 ; 15.608 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 15.430 ; 15.430 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 15.617 ; 15.617 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 15.393 ; 15.393 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 15.155 ; 15.155 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 14.905 ; 14.905 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 13.587 ; 13.587 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 14.160 ; 14.160 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 14.594 ; 14.594 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 14.386 ; 14.386 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 15.155 ; 15.155 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 14.622 ; 14.622 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 16.338 ; 16.338 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 15.489 ; 15.489 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 15.201 ; 15.201 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 16.338 ; 16.338 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 15.429 ; 15.429 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 15.253 ; 15.253 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 15.477 ; 15.477 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 15.707 ; 15.707 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 15.730 ; 15.730 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 15.730 ; 15.730 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 15.712 ; 15.712 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 15.252 ; 15.252 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 15.449 ; 15.449 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 15.257 ; 15.257 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 15.180 ; 15.180 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 15.686 ; 15.686 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 15.329 ; 15.329 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 14.211 ; 14.211 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 14.643 ; 14.643 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 15.329 ; 15.329 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 14.483 ; 14.483 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 14.434 ; 14.434 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 14.424 ; 14.424 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 14.700 ; 14.700 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 15.554 ; 15.554 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 14.967 ; 14.967 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 14.901 ; 14.901 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 15.554 ; 15.554 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 15.515 ; 15.515 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 15.267 ; 15.267 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 15.087 ; 15.087 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 14.823 ; 14.823 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 15.371 ; 15.371 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 15.262 ; 15.262 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 15.103 ; 15.103 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 15.360 ; 15.360 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 15.103 ; 15.103 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 15.371 ; 15.371 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 15.106 ; 15.106 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 15.350 ; 15.350 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 15.560 ; 15.560 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 15.472 ; 15.472 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 14.543 ; 14.543 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 15.392 ; 15.392 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 14.798 ; 14.798 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 15.560 ; 15.560 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 15.145 ; 15.145 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 15.240 ; 15.240 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 19.820 ; 19.820 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 18.581 ; 18.581 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 19.820 ; 19.820 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 19.200 ; 19.200 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 19.212 ; 19.212 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 19.034 ; 19.034 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 19.221 ; 19.221 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 18.997 ; 18.997 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 18.547 ; 18.547 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 18.297 ; 18.297 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 16.979 ; 16.979 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 17.552 ; 17.552 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 17.986 ; 17.986 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 17.778 ; 17.778 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 18.547 ; 18.547 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 18.014 ; 18.014 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 19.634 ; 19.634 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 18.785 ; 18.785 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 18.497 ; 18.497 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 19.634 ; 19.634 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 18.725 ; 18.725 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 18.549 ; 18.549 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 18.773 ; 18.773 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 19.003 ; 19.003 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 19.205 ; 19.205 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 19.205 ; 19.205 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 19.187 ; 19.187 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 18.727 ; 18.727 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 18.924 ; 18.924 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 18.732 ; 18.732 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 18.655 ; 18.655 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 19.161 ; 19.161 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 18.481 ; 18.481 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 17.201 ; 17.201 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 17.633 ; 17.633 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 18.481 ; 18.481 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 17.473 ; 17.473 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 17.424 ; 17.424 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 17.414 ; 17.414 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 17.690 ; 17.690 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 19.140 ; 19.140 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 18.553 ; 18.553 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 18.487 ; 18.487 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 19.140 ; 19.140 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 19.101 ; 19.101 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 18.853 ; 18.853 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 18.673 ; 18.673 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 18.409 ; 18.409 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 18.764 ; 18.764 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 18.655 ; 18.655 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 18.496 ; 18.496 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 18.753 ; 18.753 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 18.496 ; 18.496 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 18.764 ; 18.764 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 18.499 ; 18.499 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 18.743 ; 18.743 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 18.801 ; 18.801 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 18.792 ; 18.792 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 17.784 ; 17.784 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 18.746 ; 18.746 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 18.039 ; 18.039 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 18.801 ; 18.801 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 18.386 ; 18.386 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 18.563 ; 18.563 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 11.599 ; 11.599 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 11.599 ; 11.599 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 12.846 ; 12.846 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 12.221 ; 12.221 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 12.233 ; 12.233 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 12.051 ; 12.051 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 12.247 ; 12.247 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 12.024 ; 12.024 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 10.482 ; 10.482 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 11.804 ; 11.804 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 10.482 ; 10.482 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 11.050 ; 11.050 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 11.485 ; 11.485 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 11.268 ; 11.268 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 12.044 ; 12.044 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 11.517 ; 11.517 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 11.361 ; 11.361 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 11.647 ; 11.647 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 11.361 ; 11.361 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 12.499 ; 12.499 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 11.587 ; 11.587 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 11.412 ; 11.412 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 11.635 ; 11.635 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 11.866 ; 11.866 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 10.001 ; 10.001 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 10.557 ; 10.557 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 10.533 ; 10.533 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 10.073 ; 10.073 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 10.279 ; 10.279 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 10.079 ; 10.079 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 10.001 ; 10.001 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 10.514 ; 10.514 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 10.271 ; 10.271 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 10.271 ; 10.271 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 10.703 ; 10.703 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 11.972 ; 11.972 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 10.546 ; 10.546 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 10.495 ; 10.495 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 10.484 ; 10.484 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 10.762 ; 10.762 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 10.780 ; 10.780 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 10.926 ; 10.926 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 10.855 ; 10.855 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 11.508 ; 11.508 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 11.471 ; 11.471 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 11.222 ; 11.222 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 11.043 ; 11.043 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 10.780 ; 10.780 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 11.237 ; 11.237 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 11.392 ; 11.392 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 11.238 ; 11.238 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 11.495 ; 11.495 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 11.239 ; 11.239 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 11.505 ; 11.505 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 11.237 ; 11.237 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 11.482 ; 11.482 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 11.028 ; 11.028 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 12.087 ; 12.087 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 11.028 ; 11.028 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 12.037 ; 12.037 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 11.283 ; 11.283 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 12.052 ; 12.052 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 11.639 ; 11.639 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 11.854 ; 11.854 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 14.685 ; 14.685 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 14.685 ; 14.685 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 15.932 ; 15.932 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 15.307 ; 15.307 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 15.319 ; 15.319 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 15.137 ; 15.137 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 15.333 ; 15.333 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 15.110 ; 15.110 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 13.835 ; 13.835 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 15.153 ; 15.153 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 13.835 ; 13.835 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 14.401 ; 14.401 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 14.837 ; 14.837 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 14.615 ; 14.615 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 15.395 ; 15.395 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 14.870 ; 14.870 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 14.029 ; 14.029 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 14.315 ; 14.315 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 14.029 ; 14.029 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 15.167 ; 15.167 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 14.256 ; 14.256 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 14.081 ; 14.081 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 14.304 ; 14.304 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 14.534 ; 14.534 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 13.408 ; 13.408 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 13.951 ; 13.951 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 13.940 ; 13.940 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 13.481 ; 13.481 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 13.672 ; 13.672 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 13.485 ; 13.485 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 13.408 ; 13.408 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 13.910 ; 13.910 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 13.741 ; 13.741 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 13.741 ; 13.741 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 14.173 ; 14.173 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 15.119 ; 15.119 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 14.016 ; 14.016 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 13.965 ; 13.965 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 13.954 ; 13.954 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 14.232 ; 14.232 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 14.094 ; 14.094 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 14.241 ; 14.241 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 14.166 ; 14.166 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 14.814 ; 14.814 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 14.786 ; 14.786 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 14.535 ; 14.535 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 14.358 ; 14.358 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 14.094 ; 14.094 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 14.579 ; 14.579 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 14.734 ; 14.734 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 14.580 ; 14.580 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 14.837 ; 14.837 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 14.581 ; 14.581 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 14.847 ; 14.847 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 14.579 ; 14.579 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 14.824 ; 14.824 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 14.133 ; 14.133 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 15.181 ; 15.181 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 14.133 ; 14.133 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 15.133 ; 15.133 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 14.388 ; 14.388 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 15.150 ; 15.150 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 14.735 ; 14.735 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 14.949 ; 14.949 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                  ; -8.346 ; -7651.198     ;
; clk_mem                                                                                                              ; -6.391 ; -283.967      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.021 ; -3.021        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.712 ; -1.712        ;
; clk_mem                                                                                                              ; 0.635  ; 0.000         ;
; clk                                                                                                                  ; 0.988  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -2.000 ; -374.916      ;
; clk                                                                                                                  ; -1.380 ; -1033.380     ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.952 ; -9.944        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.346 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.324      ;
; -8.346 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.324      ;
; -8.346 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.324      ;
; -8.346 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.324      ;
; -8.346 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.324      ;
; -8.346 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.324      ;
; -8.346 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.324      ;
; -8.346 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~612 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.324      ;
; -8.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.318      ;
; -8.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.318      ;
; -8.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.318      ;
; -8.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.318      ;
; -8.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.318      ;
; -8.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.318      ;
; -8.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.318      ;
; -8.340 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~996 ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 9.318      ;
; -8.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.081     ; 9.265      ;
; -8.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.081     ; 9.265      ;
; -8.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.081     ; 9.265      ;
; -8.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.081     ; 9.265      ;
; -8.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.081     ; 9.265      ;
; -8.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.081     ; 9.265      ;
; -8.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.081     ; 9.265      ;
; -8.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~132 ; clk_mem      ; clk         ; 1.000        ; -0.081     ; 9.265      ;
; -8.285 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~68  ; clk_mem      ; clk         ; 1.000        ; -0.090     ; 9.227      ;
; -8.285 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~68  ; clk_mem      ; clk         ; 1.000        ; -0.090     ; 9.227      ;
; -8.285 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~68  ; clk_mem      ; clk         ; 1.000        ; -0.090     ; 9.227      ;
; -8.285 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~68  ; clk_mem      ; clk         ; 1.000        ; -0.090     ; 9.227      ;
; -8.285 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~68  ; clk_mem      ; clk         ; 1.000        ; -0.090     ; 9.227      ;
; -8.285 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~68  ; clk_mem      ; clk         ; 1.000        ; -0.090     ; 9.227      ;
; -8.285 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~68  ; clk_mem      ; clk         ; 1.000        ; -0.090     ; 9.227      ;
; -8.285 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~68  ; clk_mem      ; clk         ; 1.000        ; -0.090     ; 9.227      ;
; -8.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.268      ;
; -8.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.268      ;
; -8.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.268      ;
; -8.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.268      ;
; -8.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.268      ;
; -8.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.268      ;
; -8.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.268      ;
; -8.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~964 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.268      ;
; -8.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.266      ;
; -8.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.266      ;
; -8.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.266      ;
; -8.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.266      ;
; -8.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.266      ;
; -8.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.266      ;
; -8.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.266      ;
; -8.259 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~836 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.266      ;
; -8.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.210      ;
; -8.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.210      ;
; -8.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.210      ;
; -8.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.210      ;
; -8.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.210      ;
; -8.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.210      ;
; -8.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.210      ;
; -8.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.210      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.226 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.209      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.225 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 9.208      ;
; -8.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~548 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.193      ;
; -8.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~548 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.193      ;
; -8.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~548 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.193      ;
; -8.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~548 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.193      ;
; -8.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~548 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.193      ;
; -8.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~548 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.193      ;
; -8.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~548 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.193      ;
; -8.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~548 ; clk_mem      ; clk         ; 1.000        ; -0.025     ; 9.193      ;
; -8.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~164 ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.113      ;
; -8.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~164 ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.113      ;
; -8.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~164 ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.113      ;
; -8.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~164 ; clk_mem      ; clk         ; 1.000        ; -0.097     ; 9.113      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.391 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.402      ;
; -6.391 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.402      ;
; -6.391 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.402      ;
; -6.391 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.402      ;
; -6.391 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.402      ;
; -6.391 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.402      ;
; -6.391 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.402      ;
; -6.391 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.402      ;
; -6.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.389      ;
; -6.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.389      ;
; -6.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.389      ;
; -6.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.389      ;
; -6.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.389      ;
; -6.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.389      ;
; -6.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.389      ;
; -6.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.389      ;
; -6.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.342      ;
; -6.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.342      ;
; -6.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.342      ;
; -6.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.342      ;
; -6.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.342      ;
; -6.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.342      ;
; -6.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.342      ;
; -6.336 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.342      ;
; -6.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.342      ;
; -6.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.342      ;
; -6.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.342      ;
; -6.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.342      ;
; -6.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.342      ;
; -6.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.342      ;
; -6.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.342      ;
; -6.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.342      ;
; -6.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.332      ;
; -6.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.332      ;
; -6.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.332      ;
; -6.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.332      ;
; -6.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.332      ;
; -6.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.332      ;
; -6.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.332      ;
; -6.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.332      ;
; -6.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.318      ;
; -6.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.318      ;
; -6.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.318      ;
; -6.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.318      ;
; -6.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.318      ;
; -6.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.318      ;
; -6.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.318      ;
; -6.312 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.318      ;
; -6.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.298      ;
; -6.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.298      ;
; -6.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.298      ;
; -6.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.298      ;
; -6.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.298      ;
; -6.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.298      ;
; -6.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.298      ;
; -6.287 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.298      ;
; -6.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.274      ;
; -6.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.274      ;
; -6.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.274      ;
; -6.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.274      ;
; -6.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.274      ;
; -6.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.274      ;
; -6.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.274      ;
; -6.268 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.274      ;
; -6.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.263      ;
; -6.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.263      ;
; -6.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.263      ;
; -6.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.263      ;
; -6.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.263      ;
; -6.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.263      ;
; -6.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.263      ;
; -6.252 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.263      ;
; -6.224 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.235      ;
; -6.224 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.235      ;
; -6.224 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.235      ;
; -6.224 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.235      ;
; -6.224 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.235      ;
; -6.224 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.235      ;
; -6.224 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.235      ;
; -6.224 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.235      ;
; -6.219 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.230      ;
; -6.219 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.230      ;
; -6.219 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.230      ;
; -6.219 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.230      ;
; -6.219 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.230      ;
; -6.219 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.230      ;
; -6.219 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.230      ;
; -6.219 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; 0.012      ; 7.230      ;
; -6.217 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.223      ;
; -6.217 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.223      ;
; -6.217 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.223      ;
; -6.217 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.223      ;
; -6.217 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.223      ;
; -6.217 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.223      ;
; -6.217 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.223      ;
; -6.217 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.223      ;
; -6.211 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.217      ;
; -6.211 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.217      ;
; -6.211 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.217      ;
; -6.211 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ; clk_mem      ; clk_mem     ; 1.000        ; 0.007      ; 7.217      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.644      ;
; -3.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.644      ;
; -3.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.644      ;
; -3.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.644      ;
; -3.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.644      ;
; -3.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.644      ;
; -3.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.201      ; 3.644      ;
; -1.887 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.835      ; 3.644      ;
; -1.887 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.835      ; 3.644      ;
; -1.887 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.835      ; 3.644      ;
; -1.887 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.835      ; 3.644      ;
; -1.887 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.835      ; 3.644      ;
; -1.887 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.835      ; 3.644      ;
; -1.887 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.835      ; 3.644      ;
; -1.142 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.958      ; 3.644      ;
; -0.642 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.958      ; 3.644      ;
; -0.508 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.592      ; 3.644      ;
; -0.008 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.592      ; 3.644      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.454      ; 2.864      ;
; -1.668 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.410      ; 2.864      ;
; -1.212 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.454      ; 2.864      ;
; -1.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.410      ; 2.864      ;
; 0.167  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.697      ; 2.864      ;
; 0.167  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.697      ; 2.864      ;
; 0.167  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.697      ; 2.864      ;
; 0.167  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.697      ; 2.864      ;
; 0.167  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.697      ; 2.864      ;
; 0.167  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.697      ; 2.864      ;
; 0.167  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.697      ; 2.864      ;
; 0.711  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.653      ; 2.864      ;
; 0.711  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.653      ; 2.864      ;
; 0.711  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.653      ; 2.864      ;
; 0.711  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.653      ; 2.864      ;
; 0.711  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.653      ; 2.864      ;
; 0.711  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.653      ; 2.864      ;
; 0.711  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.653      ; 2.864      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.635 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 0.822      ;
; 0.643 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 0.830      ;
; 0.645 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 0.832      ;
; 0.651 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 0.838      ;
; 0.656 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 0.843      ;
; 0.667 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 0.854      ;
; 0.688 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 0.875      ;
; 0.781 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 0.968      ;
; 0.844 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.853      ; 2.957      ;
; 0.863 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.035     ; 0.966      ;
; 0.869 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.035     ; 0.972      ;
; 0.873 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.035     ; 0.976      ;
; 0.881 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.035     ; 0.984      ;
; 0.883 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.035     ; 0.986      ;
; 0.885 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.035     ; 0.988      ;
; 0.898 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.035     ; 1.001      ;
; 0.907 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.035     ; 1.010      ;
; 0.913 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.021      ;
; 0.974 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.082      ;
; 1.042 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.853      ; 3.155      ;
; 1.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.853      ; 3.166      ;
; 1.165 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.273      ;
; 1.276 ; breg_ula:bregula|breg:breg|breg~340                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.082      ; 1.496      ;
; 1.333 ; breg_ula:bregula|breg:breg|breg~944                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 1.547      ;
; 1.337 ; breg_ula:bregula|breg:breg|breg~968                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.047      ; 1.522      ;
; 1.337 ; breg_ula:bregula|breg:breg|breg~776                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.527      ;
; 1.344 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 1.853      ; 2.957      ;
; 1.345 ; breg_ula:bregula|breg:breg|breg~496                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.560      ;
; 1.377 ; breg_ula:bregula|breg:breg|breg~818                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 1.580      ;
; 1.384 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.853      ; 3.497      ;
; 1.398 ; breg_ula:bregula|breg:breg|breg~154                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 1.610      ;
; 1.399 ; breg_ula:bregula|breg:breg|breg~367                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 1.610      ;
; 1.400 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.508      ;
; 1.413 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 1.848      ; 3.021      ;
; 1.416 ; breg_ula:bregula|breg:breg|breg~728                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 1.602      ;
; 1.419 ; breg_ula:bregula|breg:breg|breg~528                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.634      ;
; 1.420 ; breg_ula:bregula|breg:breg|breg~527                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.641      ;
; 1.430 ; breg_ula:bregula|breg:breg|breg~271                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 1.633      ;
; 1.438 ; breg_ula:bregula|breg:breg|breg~867                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 1.615      ;
; 1.440 ; breg_ula:bregula|breg:breg|breg~308                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.082      ; 1.660      ;
; 1.452 ; breg_ula:bregula|breg:breg|breg~131                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.032      ; 1.622      ;
; 1.467 ; breg_ula:bregula|breg:breg|breg~1050                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 1.679      ;
; 1.469 ; breg_ula:bregula|breg:breg|breg~80                                                                                   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.070      ; 1.677      ;
; 1.470 ; breg_ula:bregula|breg:breg|breg~272                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.061      ; 1.669      ;
; 1.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 1.848      ; 3.082      ;
; 1.476 ; breg_ula:bregula|breg:breg|breg~500                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 1.688      ;
; 1.477 ; breg_ula:bregula|breg:breg|breg~836                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.031      ; 1.646      ;
; 1.489 ; breg_ula:bregula|breg:breg|breg~942                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 1.689      ;
; 1.489 ; breg_ula:bregula|breg:breg|breg~111                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.679      ;
; 1.493 ; breg_ula:bregula|breg:breg|breg~152                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.715      ;
; 1.497 ; breg_ula:bregula|breg:breg|breg~685                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.675      ;
; 1.497 ; breg_ula:bregula|breg:breg|breg~1052                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 1.709      ;
; 1.500 ; breg_ula:bregula|breg:breg|breg~539                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 1.711      ;
; 1.500 ; breg_ula:bregula|breg:breg|breg~584                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.047      ; 1.685      ;
; 1.502 ; breg_ula:bregula|breg:breg|breg~863                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.031      ; 1.671      ;
; 1.502 ; breg_ula:bregula|breg:breg|breg~244                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.113      ; 1.753      ;
; 1.505 ; breg_ula:bregula|breg:breg|breg~988                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.098      ; 1.741      ;
; 1.513 ; breg_ula:bregula|breg:breg|breg~978                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.080      ; 1.731      ;
; 1.521 ; breg_ula:bregula|breg:breg|breg~1005                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.699      ;
; 1.526 ; breg_ula:bregula|breg:breg|breg~289                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.033      ; 1.697      ;
; 1.526 ; breg_ula:bregula|breg:breg|breg~788                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.716      ;
; 1.536 ; breg_ula:bregula|breg:breg|breg~936                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.043      ; 1.717      ;
; 1.542 ; breg_ula:bregula|breg:breg|breg~562                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 1.745      ;
; 1.542 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 1.853      ; 3.155      ;
; 1.550 ; breg_ula:bregula|breg:breg|breg~986                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.098      ; 1.786      ;
; 1.553 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 1.853      ; 3.166      ;
; 1.556 ; breg_ula:bregula|breg:breg|breg~399                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 1.767      ;
; 1.557 ; breg_ula:bregula|breg:breg|breg~274                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.113      ; 1.808      ;
; 1.565 ; breg_ula:bregula|breg:breg|breg~976                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 1.768      ;
; 1.565 ; breg_ula:bregula|breg:breg|breg~687                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.067      ; 1.770      ;
; 1.567 ; breg_ula:bregula|breg:breg|breg~1027                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.042      ; 1.747      ;
; 1.572 ; breg_ula:bregula|breg:breg|breg~560                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 1.786      ;
; 1.573 ; breg_ula:bregula|breg:breg|breg~952                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.795      ;
; 1.573 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.681      ;
; 1.575 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0         ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.853      ; 3.688      ;
; 1.577 ; breg_ula:bregula|breg:breg|breg~286                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.030      ; 1.745      ;
; 1.578 ; breg_ula:bregula|breg:breg|breg~490                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.776      ;
; 1.583 ; breg_ula:bregula|breg:breg|breg~431                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.804      ;
; 1.586 ; breg_ula:bregula|breg:breg|breg~1011                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.092      ; 1.816      ;
; 1.595 ; breg_ula:bregula|breg:breg|breg~1023                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.042      ; 1.775      ;
; 1.598 ; breg_ula:bregula|breg:breg|breg~293                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.032      ; 1.768      ;
; 1.601 ; breg_ula:bregula|breg:breg|breg~1040                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.790      ;
; 1.604 ; breg_ula:bregula|breg:breg|breg~552                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.043      ; 1.785      ;
; 1.607 ; breg_ula:bregula|breg:breg|breg~163                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.032      ; 1.777      ;
; 1.607 ; breg_ula:bregula|breg:breg|breg~530                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.105      ; 1.850      ;
; 1.607 ; breg_ula:bregula|breg:breg|breg~714                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.067      ; 1.812      ;
; 1.610 ; breg_ula:bregula|breg:breg|breg~549                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.032      ; 1.780      ;
; 1.610 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3        ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.848      ; 3.718      ;
; 1.618 ; breg_ula:bregula|breg:breg|breg~856                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.840      ;
; 1.620 ; breg_ula:bregula|breg:breg|breg~485                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.032      ; 1.790      ;
; 1.623 ; breg_ula:bregula|breg:breg|breg~786                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.813      ;
; 1.628 ; breg_ula:bregula|breg:breg|breg~548                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.031      ; 1.797      ;
; 1.629 ; breg_ula:bregula|breg:breg|breg~1025                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.042      ; 1.809      ;
; 1.634 ; breg_ula:bregula|breg:breg|breg~964                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.031      ; 1.803      ;
; 1.636 ; breg_ula:bregula|breg:breg|breg~1016                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 1.847      ;
; 1.639 ; breg_ula:bregula|breg:breg|breg~959                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.032      ; 1.809      ;
; 1.642 ; breg_ula:bregula|breg:breg|breg~707                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 1.842      ;
; 1.643 ; breg_ula:bregula|breg:breg|breg~348                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.858      ;
; 1.644 ; breg_ula:bregula|breg:breg|breg~1010                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.092      ; 1.874      ;
; 1.645 ; breg_ula:bregula|breg:breg|breg~387                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.860      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.988 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.054      ;
; 1.022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.088      ;
; 1.043 ; pc:PC_P|address_out[9]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.195      ;
; 1.050 ; pc:PC_P|address_out[7]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.202      ;
; 1.055 ; pc:PC_P|address_out[8]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.207      ;
; 1.060 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[2]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.212      ;
; 1.062 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[4]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.214      ;
; 1.064 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[5]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.216      ;
; 1.075 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.141      ;
; 1.122 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~522  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.794      ; 3.190      ;
; 1.133 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.199      ;
; 1.142 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[3]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.294      ;
; 1.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.227      ;
; 1.167 ; pc:PC_P|address_out[6]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.319      ;
; 1.177 ; pc:PC_P|address_out[8]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.329      ;
; 1.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1020 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.796      ; 3.260      ;
; 1.198 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.350      ;
; 1.200 ; pc:PC_P|address_out[7]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.352      ;
; 1.206 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[5]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.358      ;
; 1.219 ; pc:PC_P|address_out[7]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.371      ;
; 1.231 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.383      ;
; 1.237 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.389      ;
; 1.238 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[4]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.390      ;
; 1.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.307      ;
; 1.270 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.422      ;
; 1.277 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[5]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.429      ;
; 1.278 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.430      ;
; 1.279 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~938  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 3.365      ;
; 1.282 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 3.368      ;
; 1.284 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[4]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.436      ;
; 1.287 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[3]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.439      ;
; 1.297 ; pc:PC_P|address_out[5]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.449      ;
; 1.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.363      ;
; 1.303 ; pc:PC_P|address_out[6]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.455      ;
; 1.308 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.460      ;
; 1.317 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.469      ;
; 1.317 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1024 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.394      ;
; 1.323 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[5]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.475      ;
; 1.336 ; pc:PC_P|address_out[4]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.488      ;
; 1.339 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~364  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.794      ; 3.407      ;
; 1.341 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.493      ;
; 1.350 ; pc:PC_P|address_out[6]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.502      ;
; 1.354 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[6]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.506      ;
; 1.355 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~714  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.785      ; 3.414      ;
; 1.359 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~682  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.785      ; 3.418      ;
; 1.361 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~345  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.789      ; 3.424      ;
; 1.369 ; pc:PC_P|address_out[6]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.521      ;
; 1.373 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.439      ;
; 1.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~246  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.783      ; 3.433      ;
; 1.387 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.539      ;
; 1.388 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.540      ;
; 1.406 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~231  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.761      ; 3.441      ;
; 1.407 ; pc:PC_P|address_out[3]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.559      ;
; 1.412 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~138  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.796      ; 3.482      ;
; 1.413 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~42   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.796      ; 3.483      ;
; 1.414 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~266  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.479      ;
; 1.425 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~362  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.771      ; 3.470      ;
; 1.434 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[8]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.586      ;
; 1.453 ; pc:PC_P|address_out[2]                                                                                               ; pc:PC_P|address_out[9]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.605      ;
; 1.465 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~749  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.530      ;
; 1.465 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~763  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.791      ; 3.530      ;
; 1.483 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~960  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.560      ;
; 1.484 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~490  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.550      ;
; 1.488 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.792      ; 3.054      ;
; 1.496 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~55   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.572      ;
; 1.516 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~746  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.800      ; 3.590      ;
; 1.518 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~778  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.800      ; 3.592      ;
; 1.522 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~894  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.609      ;
; 1.522 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.792      ; 3.088      ;
; 1.523 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~542  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.610      ;
; 1.528 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~842  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.787      ; 3.589      ;
; 1.541 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~618  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.628      ;
; 1.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~234  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.807      ; 3.630      ;
; 1.550 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~861  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.772      ; 3.596      ;
; 1.552 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~765  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.772      ; 3.598      ;
; 1.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~233  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.794      ; 3.627      ;
; 1.564 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~105  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.794      ; 3.632      ;
; 1.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~73   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.794      ; 3.633      ;
; 1.575 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.792      ; 3.141      ;
; 1.589 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~236  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.794      ; 3.657      ;
; 1.608 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~543  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.695      ;
; 1.609 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~810  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.675      ;
; 1.609 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~650  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.798      ; 3.681      ;
; 1.611 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~554  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.677      ;
; 1.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1034 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.798      ; 3.688      ;
; 1.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~458  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.770      ; 3.660      ;
; 1.622 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~522  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.794      ; 3.190      ;
; 1.633 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.792      ; 3.199      ;
; 1.634 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~995  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.787      ; 3.695      ;
; 1.636 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~198  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.764      ; 3.674      ;
; 1.640 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~667  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.773      ; 3.687      ;
; 1.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1022 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.704      ;
; 1.661 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.792      ; 3.227      ;
; 1.664 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~330  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.793      ; 3.731      ;
; 1.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~74   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.793      ; 3.733      ;
; 1.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~426  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.778      ; 3.721      ;
; 1.671 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~596  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.809      ; 3.754      ;
; 1.671 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~948  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.809      ; 3.754      ;
; 1.674 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~167  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.761      ; 3.709      ;
; 1.690 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1020 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.796      ; 3.260      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1044 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; -0.952 ; -0.952       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.952 ; -0.952       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.952 ; -0.952       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -0.952 ; -0.952       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -0.952 ; -0.952       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datab          ;
; -0.952 ; -0.952       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datab          ;
; -0.362 ; -0.362       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.362 ; -0.362       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.362 ; -0.362       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -0.362 ; -0.362       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -0.362 ; -0.362       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|dataa         ;
; -0.362 ; -0.362       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|dataa         ;
; -0.362 ; -0.362       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datab          ;
; -0.362 ; -0.362       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datab          ;
; -0.362 ; -0.362       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|combout      ;
; -0.362 ; -0.362       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|combout      ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa         ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa         ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|combout      ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|combout      ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|dataa        ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|dataa        ;
; 0.090  ; 0.090        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|combout  ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|combout  ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|dataa        ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|dataa        ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|process_0~0|combout  ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|process_0~0|combout  ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|combout       ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|combout       ;
; 0.273  ; 0.273        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|datad        ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|datad        ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~19|combout     ;
; 0.283  ; 0.283        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~19|combout     ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|datac        ;
; 0.283  ; 0.283        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~8|datac        ;
; 0.296  ; 0.296        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~7|combout     ;
; 0.296  ; 0.296        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~7|combout     ;
; 0.296  ; 0.296        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|datac    ;
; 0.296  ; 0.296        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|datac    ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|datac         ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|datac         ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~19|datac       ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~19|datac       ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout      ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout      ;
; 0.410  ; 0.410        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal7~0|combout     ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal7~0|combout     ;
; 0.410  ; 0.410        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|datad         ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|datad         ;
; 0.410  ; 0.410        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|datad    ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|process_0~0|datad    ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~5|combout     ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~5|combout     ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~7|datac       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal9~7|datac       ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|combout     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|combout     ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|combout       ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux0~0|combout       ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|datac         ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|datac         ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|datad        ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~8|datad        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal7~0|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~5|datac       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~5|datac       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~5|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~5|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|datab       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|datad       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal9~7|datad       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|dataa         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|dataa         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux0~0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datac         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 8.276  ; 8.276  ; Rise       ; clk             ;
;  display0[0] ; clk        ; 7.677  ; 7.677  ; Rise       ; clk             ;
;  display0[1] ; clk        ; 8.276  ; 8.276  ; Rise       ; clk             ;
;  display0[2] ; clk        ; 7.926  ; 7.926  ; Rise       ; clk             ;
;  display0[3] ; clk        ; 7.938  ; 7.938  ; Rise       ; clk             ;
;  display0[4] ; clk        ; 7.866  ; 7.866  ; Rise       ; clk             ;
;  display0[5] ; clk        ; 7.944  ; 7.944  ; Rise       ; clk             ;
;  display0[6] ; clk        ; 7.828  ; 7.828  ; Rise       ; clk             ;
; display1[*]  ; clk        ; 7.663  ; 7.663  ; Rise       ; clk             ;
;  display1[0] ; clk        ; 7.627  ; 7.627  ; Rise       ; clk             ;
;  display1[1] ; clk        ; 6.959  ; 6.959  ; Rise       ; clk             ;
;  display1[2] ; clk        ; 7.233  ; 7.233  ; Rise       ; clk             ;
;  display1[3] ; clk        ; 7.416  ; 7.416  ; Rise       ; clk             ;
;  display1[4] ; clk        ; 7.345  ; 7.345  ; Rise       ; clk             ;
;  display1[5] ; clk        ; 7.663  ; 7.663  ; Rise       ; clk             ;
;  display1[6] ; clk        ; 7.421  ; 7.421  ; Rise       ; clk             ;
; display2[*]  ; clk        ; 8.295  ; 8.295  ; Rise       ; clk             ;
;  display2[0] ; clk        ; 7.817  ; 7.817  ; Rise       ; clk             ;
;  display2[1] ; clk        ; 7.654  ; 7.654  ; Rise       ; clk             ;
;  display2[2] ; clk        ; 8.295  ; 8.295  ; Rise       ; clk             ;
;  display2[3] ; clk        ; 7.759  ; 7.759  ; Rise       ; clk             ;
;  display2[4] ; clk        ; 7.724  ; 7.724  ; Rise       ; clk             ;
;  display2[5] ; clk        ; 7.810  ; 7.810  ; Rise       ; clk             ;
;  display2[6] ; clk        ; 7.902  ; 7.902  ; Rise       ; clk             ;
; display3[*]  ; clk        ; 8.040  ; 8.040  ; Rise       ; clk             ;
;  display3[0] ; clk        ; 8.040  ; 8.040  ; Rise       ; clk             ;
;  display3[1] ; clk        ; 8.029  ; 8.029  ; Rise       ; clk             ;
;  display3[2] ; clk        ; 7.818  ; 7.818  ; Rise       ; clk             ;
;  display3[3] ; clk        ; 7.897  ; 7.897  ; Rise       ; clk             ;
;  display3[4] ; clk        ; 7.821  ; 7.821  ; Rise       ; clk             ;
;  display3[5] ; clk        ; 7.777  ; 7.777  ; Rise       ; clk             ;
;  display3[6] ; clk        ; 8.016  ; 8.016  ; Rise       ; clk             ;
; display4[*]  ; clk        ; 7.784  ; 7.784  ; Rise       ; clk             ;
;  display4[0] ; clk        ; 7.219  ; 7.219  ; Rise       ; clk             ;
;  display4[1] ; clk        ; 7.408  ; 7.408  ; Rise       ; clk             ;
;  display4[2] ; clk        ; 7.784  ; 7.784  ; Rise       ; clk             ;
;  display4[3] ; clk        ; 7.334  ; 7.334  ; Rise       ; clk             ;
;  display4[4] ; clk        ; 7.315  ; 7.315  ; Rise       ; clk             ;
;  display4[5] ; clk        ; 7.317  ; 7.317  ; Rise       ; clk             ;
;  display4[6] ; clk        ; 7.459  ; 7.459  ; Rise       ; clk             ;
; display5[*]  ; clk        ; 7.845  ; 7.845  ; Rise       ; clk             ;
;  display5[0] ; clk        ; 7.560  ; 7.560  ; Rise       ; clk             ;
;  display5[1] ; clk        ; 7.526  ; 7.526  ; Rise       ; clk             ;
;  display5[2] ; clk        ; 7.845  ; 7.845  ; Rise       ; clk             ;
;  display5[3] ; clk        ; 7.823  ; 7.823  ; Rise       ; clk             ;
;  display5[4] ; clk        ; 7.697  ; 7.697  ; Rise       ; clk             ;
;  display5[5] ; clk        ; 7.610  ; 7.610  ; Rise       ; clk             ;
;  display5[6] ; clk        ; 7.506  ; 7.506  ; Rise       ; clk             ;
; display6[*]  ; clk        ; 7.817  ; 7.817  ; Rise       ; clk             ;
;  display6[0] ; clk        ; 7.768  ; 7.768  ; Rise       ; clk             ;
;  display6[1] ; clk        ; 7.705  ; 7.705  ; Rise       ; clk             ;
;  display6[2] ; clk        ; 7.800  ; 7.800  ; Rise       ; clk             ;
;  display6[3] ; clk        ; 7.697  ; 7.697  ; Rise       ; clk             ;
;  display6[4] ; clk        ; 7.817  ; 7.817  ; Rise       ; clk             ;
;  display6[5] ; clk        ; 7.707  ; 7.707  ; Rise       ; clk             ;
;  display6[6] ; clk        ; 7.797  ; 7.797  ; Rise       ; clk             ;
; display7[*]  ; clk        ; 7.927  ; 7.927  ; Rise       ; clk             ;
;  display7[0] ; clk        ; 7.799  ; 7.799  ; Rise       ; clk             ;
;  display7[1] ; clk        ; 7.370  ; 7.370  ; Rise       ; clk             ;
;  display7[2] ; clk        ; 7.785  ; 7.785  ; Rise       ; clk             ;
;  display7[3] ; clk        ; 7.490  ; 7.490  ; Rise       ; clk             ;
;  display7[4] ; clk        ; 7.927  ; 7.927  ; Rise       ; clk             ;
;  display7[5] ; clk        ; 7.653  ; 7.653  ; Rise       ; clk             ;
;  display7[6] ; clk        ; 7.690  ; 7.690  ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 10.516 ; 10.516 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 9.917  ; 9.917  ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 10.516 ; 10.516 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 10.166 ; 10.166 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 10.178 ; 10.178 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 10.106 ; 10.106 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 10.184 ; 10.184 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 10.068 ; 10.068 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 9.808  ; 9.808  ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 9.772  ; 9.772  ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 9.104  ; 9.104  ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 9.378  ; 9.378  ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 9.561  ; 9.561  ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 9.490  ; 9.490  ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 9.808  ; 9.808  ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 9.566  ; 9.566  ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 10.405 ; 10.405 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 9.927  ; 9.927  ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 9.764  ; 9.764  ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 10.405 ; 10.405 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 9.869  ; 9.869  ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 9.834  ; 9.834  ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 9.920  ; 9.920  ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 10.012 ; 10.012 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 10.204 ; 10.204 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 10.204 ; 10.204 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 10.193 ; 10.193 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 9.982  ; 9.982  ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 10.061 ; 10.061 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 9.985  ; 9.985  ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 9.941  ; 9.941  ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 10.180 ; 10.180 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 9.797  ; 9.797  ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 9.191  ; 9.191  ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 9.380  ; 9.380  ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 9.797  ; 9.797  ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 9.306  ; 9.306  ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 9.287  ; 9.287  ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 9.289  ; 9.289  ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 9.431  ; 9.431  ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 10.109 ; 10.109 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 9.824  ; 9.824  ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 9.790  ; 9.790  ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 10.109 ; 10.109 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 10.087 ; 10.087 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 9.961  ; 9.961  ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 9.874  ; 9.874  ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 9.770  ; 9.770  ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 9.959  ; 9.959  ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 9.910  ; 9.910  ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 9.847  ; 9.847  ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 9.942  ; 9.942  ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 9.839  ; 9.839  ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 9.959  ; 9.959  ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 9.849  ; 9.849  ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 9.939  ; 9.939  ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 9.975  ; 9.975  ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 9.939  ; 9.939  ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 9.418  ; 9.418  ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 9.925  ; 9.925  ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 9.538  ; 9.538  ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 9.975  ; 9.975  ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 9.701  ; 9.701  ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 9.833  ; 9.833  ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; display0[*]  ; clk        ; 6.101 ; 6.101 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 6.101 ; 6.101 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 6.712 ; 6.712 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 6.365 ; 6.365 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 6.296 ; 6.296 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 6.262 ; 6.262 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 5.570 ; 5.570 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 6.236 ; 6.236 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 5.570 ; 5.570 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 6.020 ; 6.020 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 5.945 ; 5.945 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 6.265 ; 6.265 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 6.031 ; 6.031 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 6.077 ; 6.077 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 6.559 ; 6.559 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 6.018 ; 6.018 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 5.984 ; 5.984 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 6.070 ; 6.070 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 6.164 ; 6.164 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 5.303 ; 5.303 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 5.571 ; 5.571 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 5.554 ; 5.554 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 5.343 ; 5.343 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 5.433 ; 5.433 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 5.348 ; 5.348 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 5.303 ; 5.303 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 5.551 ; 5.551 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 5.446 ; 5.446 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 5.446 ; 5.446 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 5.634 ; 5.634 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 6.229 ; 6.229 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 5.563 ; 5.563 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 5.542 ; 5.542 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 5.658 ; 5.658 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 5.680 ; 5.680 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 5.999 ; 5.999 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 5.976 ; 5.976 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 5.855 ; 5.855 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 5.765 ; 5.765 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 5.658 ; 5.658 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 5.893 ; 5.893 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 5.964 ; 5.964 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 5.901 ; 5.901 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 5.996 ; 5.996 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 5.893 ; 5.893 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 6.013 ; 6.013 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 5.900 ; 5.900 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 5.990 ; 5.990 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 5.807 ; 5.807 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 6.308 ; 6.308 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 5.807 ; 5.807 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 6.294 ; 6.294 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 5.922 ; 5.922 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 6.371 ; 6.371 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 6.101 ; 6.101 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 6.206 ; 6.206 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 8.094 ; 8.094 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 8.094 ; 8.094 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 8.705 ; 8.705 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 8.347 ; 8.347 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 8.358 ; 8.358 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 8.289 ; 8.289 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 8.370 ; 8.370 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 8.255 ; 8.255 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 7.701 ; 7.701 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 8.367 ; 8.367 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 7.701 ; 7.701 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 7.968 ; 7.968 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 8.152 ; 8.152 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 8.069 ; 8.069 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 8.397 ; 8.397 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 8.162 ; 8.162 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 7.780 ; 7.780 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 7.940 ; 7.940 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 7.780 ; 7.780 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 8.422 ; 8.422 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 7.881 ; 7.881 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 7.847 ; 7.847 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 7.933 ; 7.933 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 8.025 ; 8.025 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 7.459 ; 7.459 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 7.722 ; 7.722 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 7.711 ; 7.711 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 7.500 ; 7.500 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 7.580 ; 7.580 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 7.509 ; 7.509 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 7.459 ; 7.459 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 7.699 ; 7.699 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 7.669 ; 7.669 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 7.669 ; 7.669 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 7.857 ; 7.857 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 8.250 ; 8.250 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 7.786 ; 7.786 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 7.765 ; 7.765 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 7.766 ; 7.766 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 7.910 ; 7.910 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 7.772 ; 7.772 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 7.830 ; 7.830 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 7.792 ; 7.792 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 8.110 ; 8.110 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 8.091 ; 8.091 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 7.968 ; 7.968 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 7.878 ; 7.878 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 7.772 ; 7.772 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 8.006 ; 8.006 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 8.077 ; 8.077 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 8.014 ; 8.014 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 8.109 ; 8.109 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 8.006 ; 8.006 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 8.126 ; 8.126 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 8.013 ; 8.013 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 8.103 ; 8.103 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 7.809 ; 7.809 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 8.296 ; 8.296 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 7.809 ; 7.809 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 8.284 ; 8.284 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 7.926 ; 7.926 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 8.367 ; 8.367 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 8.093 ; 8.093 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 8.188 ; 8.188 ; Rise       ; clk_mem         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                                                                                 ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                      ; -18.276    ; -3.778 ; N/A      ; N/A     ; -2.841              ;
;  clk                                                                                                                  ; -18.276    ; 0.988  ; N/A      ; N/A     ; -1.380              ;
;  clk_mem                                                                                                              ; -14.335    ; 0.635  ; N/A      ; N/A     ; -2.000              ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.677     ; -3.778 ; N/A      ; N/A     ; -2.841              ;
; Design-wide TNS                                                                                                       ; -17574.537 ; -3.778 ; 0.0      ; 0.0     ; -1446.714           ;
;  clk                                                                                                                  ; -16968.570 ; 0.000  ; N/A      ; N/A     ; -1033.380           ;
;  clk_mem                                                                                                              ; -599.290   ; 0.000  ; N/A      ; N/A     ; -374.916            ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.677     ; -3.778 ; N/A      ; N/A     ; -38.418             ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 16.216 ; 16.216 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 14.977 ; 14.977 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 16.216 ; 16.216 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 15.596 ; 15.596 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 15.608 ; 15.608 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 15.430 ; 15.430 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 15.617 ; 15.617 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 15.393 ; 15.393 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 15.155 ; 15.155 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 14.905 ; 14.905 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 13.587 ; 13.587 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 14.160 ; 14.160 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 14.594 ; 14.594 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 14.386 ; 14.386 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 15.155 ; 15.155 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 14.622 ; 14.622 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 16.338 ; 16.338 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 15.489 ; 15.489 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 15.201 ; 15.201 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 16.338 ; 16.338 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 15.429 ; 15.429 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 15.253 ; 15.253 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 15.477 ; 15.477 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 15.707 ; 15.707 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 15.730 ; 15.730 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 15.730 ; 15.730 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 15.712 ; 15.712 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 15.252 ; 15.252 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 15.449 ; 15.449 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 15.257 ; 15.257 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 15.180 ; 15.180 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 15.686 ; 15.686 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 15.329 ; 15.329 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 14.211 ; 14.211 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 14.643 ; 14.643 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 15.329 ; 15.329 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 14.483 ; 14.483 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 14.434 ; 14.434 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 14.424 ; 14.424 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 14.700 ; 14.700 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 15.554 ; 15.554 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 14.967 ; 14.967 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 14.901 ; 14.901 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 15.554 ; 15.554 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 15.515 ; 15.515 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 15.267 ; 15.267 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 15.087 ; 15.087 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 14.823 ; 14.823 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 15.371 ; 15.371 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 15.262 ; 15.262 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 15.103 ; 15.103 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 15.360 ; 15.360 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 15.103 ; 15.103 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 15.371 ; 15.371 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 15.106 ; 15.106 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 15.350 ; 15.350 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 15.560 ; 15.560 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 15.472 ; 15.472 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 14.543 ; 14.543 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 15.392 ; 15.392 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 14.798 ; 14.798 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 15.560 ; 15.560 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 15.145 ; 15.145 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 15.240 ; 15.240 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 19.820 ; 19.820 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 18.581 ; 18.581 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 19.820 ; 19.820 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 19.200 ; 19.200 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 19.212 ; 19.212 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 19.034 ; 19.034 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 19.221 ; 19.221 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 18.997 ; 18.997 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 18.547 ; 18.547 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 18.297 ; 18.297 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 16.979 ; 16.979 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 17.552 ; 17.552 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 17.986 ; 17.986 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 17.778 ; 17.778 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 18.547 ; 18.547 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 18.014 ; 18.014 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 19.634 ; 19.634 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 18.785 ; 18.785 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 18.497 ; 18.497 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 19.634 ; 19.634 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 18.725 ; 18.725 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 18.549 ; 18.549 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 18.773 ; 18.773 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 19.003 ; 19.003 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 19.205 ; 19.205 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 19.205 ; 19.205 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 19.187 ; 19.187 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 18.727 ; 18.727 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 18.924 ; 18.924 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 18.732 ; 18.732 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 18.655 ; 18.655 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 19.161 ; 19.161 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 18.481 ; 18.481 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 17.201 ; 17.201 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 17.633 ; 17.633 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 18.481 ; 18.481 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 17.473 ; 17.473 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 17.424 ; 17.424 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 17.414 ; 17.414 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 17.690 ; 17.690 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 19.140 ; 19.140 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 18.553 ; 18.553 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 18.487 ; 18.487 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 19.140 ; 19.140 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 19.101 ; 19.101 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 18.853 ; 18.853 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 18.673 ; 18.673 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 18.409 ; 18.409 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 18.764 ; 18.764 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 18.655 ; 18.655 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 18.496 ; 18.496 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 18.753 ; 18.753 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 18.496 ; 18.496 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 18.764 ; 18.764 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 18.499 ; 18.499 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 18.743 ; 18.743 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 18.801 ; 18.801 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 18.792 ; 18.792 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 17.784 ; 17.784 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 18.746 ; 18.746 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 18.039 ; 18.039 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 18.801 ; 18.801 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 18.386 ; 18.386 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 18.563 ; 18.563 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; display0[*]  ; clk        ; 6.101 ; 6.101 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 6.101 ; 6.101 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 6.712 ; 6.712 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 6.354 ; 6.354 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 6.365 ; 6.365 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 6.296 ; 6.296 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 6.377 ; 6.377 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 6.262 ; 6.262 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 5.570 ; 5.570 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 6.236 ; 6.236 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 5.570 ; 5.570 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 6.020 ; 6.020 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 5.945 ; 5.945 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 6.265 ; 6.265 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 6.031 ; 6.031 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 6.077 ; 6.077 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 5.917 ; 5.917 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 6.559 ; 6.559 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 6.018 ; 6.018 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 5.984 ; 5.984 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 6.070 ; 6.070 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 6.164 ; 6.164 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 5.303 ; 5.303 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 5.571 ; 5.571 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 5.554 ; 5.554 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 5.343 ; 5.343 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 5.433 ; 5.433 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 5.348 ; 5.348 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 5.303 ; 5.303 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 5.551 ; 5.551 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 5.446 ; 5.446 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 5.446 ; 5.446 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 5.634 ; 5.634 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 6.229 ; 6.229 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 5.563 ; 5.563 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 5.542 ; 5.542 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 5.543 ; 5.543 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 5.687 ; 5.687 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 5.658 ; 5.658 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 5.716 ; 5.716 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 5.680 ; 5.680 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 5.999 ; 5.999 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 5.976 ; 5.976 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 5.855 ; 5.855 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 5.765 ; 5.765 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 5.658 ; 5.658 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 5.893 ; 5.893 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 5.964 ; 5.964 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 5.901 ; 5.901 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 5.996 ; 5.996 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 5.893 ; 5.893 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 6.013 ; 6.013 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 5.900 ; 5.900 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 5.990 ; 5.990 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 5.807 ; 5.807 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 6.308 ; 6.308 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 5.807 ; 5.807 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 6.294 ; 6.294 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 5.922 ; 5.922 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 6.371 ; 6.371 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 6.101 ; 6.101 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 6.206 ; 6.206 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 8.094 ; 8.094 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 8.094 ; 8.094 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 8.705 ; 8.705 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 8.347 ; 8.347 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 8.358 ; 8.358 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 8.289 ; 8.289 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 8.370 ; 8.370 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 8.255 ; 8.255 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 7.701 ; 7.701 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 8.367 ; 8.367 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 7.701 ; 7.701 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 7.968 ; 7.968 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 8.152 ; 8.152 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 8.069 ; 8.069 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 8.397 ; 8.397 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 8.162 ; 8.162 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 7.780 ; 7.780 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 7.940 ; 7.940 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 7.780 ; 7.780 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 8.422 ; 8.422 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 7.881 ; 7.881 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 7.847 ; 7.847 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 7.933 ; 7.933 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 8.025 ; 8.025 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 7.459 ; 7.459 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 7.722 ; 7.722 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 7.711 ; 7.711 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 7.500 ; 7.500 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 7.580 ; 7.580 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 7.509 ; 7.509 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 7.459 ; 7.459 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 7.699 ; 7.699 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 7.669 ; 7.669 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 7.669 ; 7.669 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 7.857 ; 7.857 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 8.250 ; 8.250 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 7.786 ; 7.786 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 7.765 ; 7.765 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 7.766 ; 7.766 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 7.910 ; 7.910 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 7.772 ; 7.772 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 7.830 ; 7.830 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 7.792 ; 7.792 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 8.110 ; 8.110 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 8.091 ; 8.091 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 7.968 ; 7.968 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 7.878 ; 7.878 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 7.772 ; 7.772 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 8.006 ; 8.006 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 8.077 ; 8.077 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 8.014 ; 8.014 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 8.109 ; 8.109 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 8.006 ; 8.006 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 8.126 ; 8.126 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 8.013 ; 8.013 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 8.103 ; 8.103 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 7.809 ; 7.809 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 8.296 ; 8.296 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 7.809 ; 7.809 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 8.284 ; 8.284 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 7.926 ; 7.926 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 8.367 ; 8.367 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 8.093 ; 8.093 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 8.188 ; 8.188 ; Rise       ; clk_mem         ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 4697756  ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 46193184 ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 426468   ; 426468   ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 38864    ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk_mem                                                                                                              ; 376320   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                              ; 3920     ; 3920     ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 400      ; 0        ; 400      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 50       ; 50       ; 50       ; 50       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 4697756  ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 46193184 ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 426468   ; 426468   ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 38864    ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk_mem                                                                                                              ; 376320   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                              ; 3920     ; 3920     ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 400      ; 0        ; 400      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 50       ; 50       ; 50       ; 50       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 7616  ; 7616 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Feb 08 23:07:23 2017
Info: Command: quartus_sta uniciclo -c uniciclo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bregula|c_ula|c4[3]~5  from: dataa  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~5  from: datab  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~5  from: datac  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~5  from: datad  to: combout
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[13]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -18.276
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -18.276    -16968.570 clk 
    Info (332119):   -14.335      -599.290 clk_mem 
    Info (332119):    -6.677        -6.677 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -3.778
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.778        -3.778 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     1.424         0.000 clk_mem 
    Info (332119):     1.835         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.841
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.841       -38.418 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -374.916 clk_mem 
    Info (332119):    -1.380     -1033.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: bregula|c_ula|c4[3]~5  from: dataa  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~5  from: datab  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~5  from: datac  to: combout
    Info (332098): Cell: bregula|c_ula|c4[3]~5  from: datad  to: combout
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[13]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.346     -7651.198 clk 
    Info (332119):    -6.391      -283.967 clk_mem 
    Info (332119):    -3.021        -3.021 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -1.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.712        -1.712 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.635         0.000 clk_mem 
    Info (332119):     0.988         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -374.916 clk_mem 
    Info (332119):    -1.380     -1033.380 clk 
    Info (332119):    -0.952        -9.944 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 475 megabytes
    Info: Processing ended: Wed Feb 08 23:07:30 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


