AArch64 WW+RW+FF+cachesync+po+dmb.sy
"CacheSyncdWW Rfe PodRW Iffe DMB.SYdRR Fife"
Cycle=Rfe PodRW Iffe DMB.SYdRR Fife CacheSyncdWW
Relax=Iffe Fife
Safe=Rfe PodRW DMB.SYdRR CacheSyncdWW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Iff Fif
Orig=CacheSyncdWW Rfe PodRW Iffe DMB.SYdRR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself04; 0:X2=0x1; 0:X3=x;
1:X1=x; 1:X2=0x14000001; 1:X3=P2:Lself05;
}
 P0          | P1          | P2        ;
 STR W0,[X1] | LDR W0,[X1] | Lself05:  ;
 DC CVAU,X1  | STR W2,[X3] | B L00     ;
 DSB ISH     |             | MOV W0,#2 ;
 IC IVAU,X1  |             | B L01     ;
 DSB ISH     |             | L00:      ;
 STR W2,[X3] |             | MOV W0,#1 ;
             |             | L01:      ;
             |             | DMB SY    ;
             |             | Lself04:  ;
             |             | B L02     ;
             |             | MOV W1,#2 ;
             |             | B L03     ;
             |             | L02:      ;
             |             | MOV W1,#1 ;
             |             | L03:      ;
exists
(1:X0=0x1 /\ 2:X0=0x2 /\ 2:X1=0x1)
