Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Jul 02 16:17:05 2014
| Host         : SALMONGRANDPC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file timing_synth.log
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
-----------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 11 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 5 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 7 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 30 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 2 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.372        0.000                      0                13055        0.194        0.000                      0                13055        2.345        0.000                       0                  5646  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_fpga_0                                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                                               {0.000 2.500}        5.000           200.000         
cpu_clk                                                  {0.000 5.000}        10.000          100.000         
hdmi_clk                                                 {0.000 3.365}        6.730           148.588         
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0                     {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0                     {0.000 22.500}       45.000          22.222          
m200_clk                                                 {0.000 2.500}        5.000           200.000         
  inst/i_mmcm_drp/mmcm_clk_0_s_1                         {0.000 3.367}        6.735           148.485         
  inst/i_mmcm_drp/mmcm_clk_1_s_1                         {0.000 3.367}        6.735           148.485         
  inst/i_mmcm_drp/mmcm_fb_clk_s_1                        {0.000 27.500}       55.000          18.182          
spdif_clk                                                {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                 7.845        0.000                       0                     1  
clk_fpga_1                                                                                                                                                                                                 2.845        0.000                       0                     1  
cpu_clk                                                        0.372        0.000                      0                10479        0.194        0.000                      0                10479        2.461        0.000                       0                  4516  
hdmi_clk                                                       1.205        0.000                      0                 1664        0.226        0.000                      0                 1664        2.345        0.000                       0                  1083  
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1                                                                                                                                                    3.751        0.000                       0                     3  
  clk_out1_system_sys_audio_clkgen_0                                                                                                                                                                      79.225        0.000                       0                     2  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                                      42.845        0.000                       0                     3  
m200_clk                                                                                                                                                                                                   3.751        0.000                       0                     4  
  inst/i_mmcm_drp/mmcm_clk_0_s_1                                                                                                                                                                           4.579        0.000                       0                     2  
  inst/i_mmcm_drp/mmcm_clk_1_s_1                                                                                                                                                                           4.579        0.000                       0                     2  
  inst/i_mmcm_drp/mmcm_fb_clk_s_1                                                                                                                                                                         45.000        0.000                       0                     3  
spdif_clk                                                     47.325        0.000                      0                   46        0.194        0.000                      0                   46       23.710        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  7.424        0.000                      0                  866        0.416        0.000                      0                  866  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155     10.000  7.845            i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155     5.000   2.845            i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 3.612ns (40.004%)  route 5.417ns (59.996%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 10.760 - 10.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4530, unplaced)      0.800     0.800    i_system_wrapper/system_i/axi_i2s_adi/S_AXI_ACLK
                                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.318 r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[3]/Q
                         net (fo=2, unplaced)         0.516     1.834    i_system_wrapper/system_i/axi_i2s_adi/U0/cnt[3]
                         LUT1 (Prop_lut1_I0_O)        0.295     2.129 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[3]_i_13/O
                         net (fo=1, unplaced)         0.000     2.129    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[3]_i_13
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.505 r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[3]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     2.514    i_system_wrapper/system_i/axi_i2s_adi/n_0_U0/cnt_reg[3]_i_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.631 r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[7]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.631    i_system_wrapper/system_i/axi_i2s_adi/n_0_U0/cnt_reg[7]_i_4
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.968 f  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[11]_i_4/O[1]
                         net (fo=7, unplaced)         1.024     3.992    i_system_wrapper/system_i/axi_i2s_adi/n_6_U0/cnt_reg[11]_i_4
                         LUT5 (Prop_lut5_I0_O)        0.306     4.298 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_48/O
                         net (fo=1, unplaced)         0.000     4.298    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_48
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.831 r  i_system_wrapper/system_i/axi_i2s_adi/cnt_reg[15]_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     4.840    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt_reg[15]_i_31
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.092 r  i_system_wrapper/system_i/axi_i2s_adi/cnt_reg[15]_i_11/CO[2]
                         net (fo=47, unplaced)        0.503     5.595    i_system_wrapper/system_i/axi_i2s_adi/U0/cnt5
                         LUT3 (Prop_lut3_I2_O)        0.302     5.897 f  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_35/O
                         net (fo=1, unplaced)         0.965     6.862    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_35
                         LUT6 (Prop_lut6_I0_O)        0.328     7.190 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_17/O
                         net (fo=1, unplaced)         0.449     7.639    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_17
                         LUT6 (Prop_lut6_I5_O)        0.124     7.763 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_3/O
                         net (fo=1, unplaced)         1.111     8.874    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_3
                         LUT5 (Prop_lut5_I0_O)        0.124     8.998 r  i_system_wrapper/system_i/axi_i2s_adi/cnt[15]_i_1/O
                         net (fo=16, unplaced)        0.831     9.829    i_system_wrapper/system_i/axi_i2s_adi/n_0_cnt[15]_i_1
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
                         BUFG                         0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4530, unplaced)      0.760    10.760    i_system_wrapper/system_i/axi_i2s_adi/S_AXI_ACLK
                                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[0]/C
                         clock pessimism              0.000    10.760    
                         clock uncertainty           -0.035    10.725    
                         FDRE (Setup_fdre_C_R)       -0.524    10.201    i_system_wrapper/system_i/axi_i2s_adi/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.201    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.734%)  route 0.141ns (46.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4530, unplaced)      0.337     0.337    i_system_wrapper/system_i/axi_i2s_adi/S_AXI_ACLK
                                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.501 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][2]/Q
                         net (fo=1, unplaced)         0.141     0.642    i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/DIB0
                         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4530, unplaced)      0.355     0.355    i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/WCLK
                                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.000     0.355    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.448    i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/FCLK_CLK0 }

Check Type        Corner  Lib Pin          Reference Pin  Required  Actual  Slack  Location  Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999     10.000  5.001            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500     4.960   2.461            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500     4.960   2.461            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk
  To Clock:  hdmi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmi_clk rise@6.730ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 2.412ns (48.965%)  route 2.514ns (51.035%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 7.490 - 6.730 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1083, unplaced)      0.800     0.800    i_system_wrapper/system_i/axi_hdmi_core/hdmi_clk
                                                                      r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[131]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.318 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_data_cntrl_reg[131]/Q
                         net (fo=2, unplaced)         0.658     1.976    i_system_wrapper/system_i/axi_hdmi_core/inst/hdmi_hl_width_s[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     2.543 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_27/CO[3]
                         net (fo=1, unplaced)         0.009     2.552    i_system_wrapper/system_i/axi_hdmi_core/n_0_inst/i_tx_core/hdmi_hs_count_reg[0]_i_27
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.669 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, unplaced)         0.000     2.669    i_system_wrapper/system_i/axi_hdmi_core/n_0_inst/i_tx_core/hdmi_hs_count_reg[0]_i_26
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.786 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000     2.786    i_system_wrapper/system_i/axi_hdmi_core/n_0_inst/i_tx_core/hdmi_hs_count_reg[0]_i_25
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.117 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_24/O[3]
                         net (fo=2, unplaced)         0.824     3.941    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s__0[15]
                         LUT4 (Prop_lut4_I1_O)        0.333     4.274 r  i_system_wrapper/system_i/axi_hdmi_core/hdmi_hs_count[0]_i_4/O
                         net (fo=1, unplaced)         0.000     4.274    i_system_wrapper/system_i/axi_hdmi_core/n_0_hdmi_hs_count[0]_i_4
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     4.703 r  i_system_wrapper/system_i/axi_hdmi_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, unplaced)        1.023     5.726    i_system_wrapper/system_i/axi_hdmi_core/n_0_hdmi_hs_count_reg[0]_i_1
                         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      6.730     6.730 r  
                         BUFG                         0.000     6.730 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1083, unplaced)      0.760     7.490    i_system_wrapper/system_i/axi_hdmi_core/hdmi_clk
                                                                      r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]/C
                         clock pessimism              0.000     7.490    
                         clock uncertainty           -0.035     7.455    
                         FDRE (Setup_fdre_C_R)       -0.524     6.931    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_clk rise@0.000ns - hdmi_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.146%)  route 0.145ns (46.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1083, unplaced)      0.337     0.337    i_system_wrapper/system_i/axi_hdmi_core/hdmi_clk
                                                                      r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.501 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_reg[10]/Q
                         net (fo=2, unplaced)         0.145     0.646    i_system_wrapper/system_i/axi_hdmi_core/n_0_inst/i_up/i_hdmi_clock_mon/d_count_reg[10]
                         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1083, unplaced)      0.355     0.355    i_system_wrapper/system_i/axi_hdmi_core/hdmi_clk
                                                                      r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[10]/C
                         clock pessimism              0.000     0.355    
                         FDRE (Hold_fdre_C_D)         0.065     0.420    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_hold_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk
Waveform:           { 0 3.365 }
Period:             6.730
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/clk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     6.730   3.786            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     3.325   2.345            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_es_data_4d_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     3.325   2.345            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_es_data_4d_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     5.000   3.751             i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000            i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       79.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform:           { 0 40.6901 }
Period:             81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155     81.380  79.225             i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   81.380  131.980            i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       42.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform:           { 0 22.5 }
Period:             45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155     45.000  42.845            i_system_wrapper/system_i/sys_audio_clkgen/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   45.000  55.000            i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  m200_clk
  To Clock:  m200_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m200_clk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/FCLK_CLK1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     5.000   3.751             i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  inst/i_mmcm_drp/mmcm_clk_0_s_1
  To Clock:  inst/i_mmcm_drp/mmcm_clk_0_s_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/i_mmcm_drp/mmcm_clk_0_s_1
Waveform:           { 0 3.36735 }
Period:             6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155     6.735   4.579              i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.735   206.625            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  inst/i_mmcm_drp/mmcm_clk_1_s_1
  To Clock:  inst/i_mmcm_drp/mmcm_clk_1_s_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/i_mmcm_drp/mmcm_clk_1_s_1
Waveform:           { 0 3.36735 }
Period:             6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155     6.735   4.579              i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_1_bufg/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   6.735   206.625            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  inst/i_mmcm_drp/mmcm_fb_clk_s_1
  To Clock:  inst/i_mmcm_drp/mmcm_fb_clk_s_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/i_mmcm_drp/mmcm_fb_clk_s_1
Waveform:           { 0 27.5 }
Period:             55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155     55.000  52.845            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   55.000  45.000            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  spdif_clk
  To Clock:  spdif_clk

Setup :            0  Failing Endpoints,  Worst Slack       47.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.325ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by spdif_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by spdif_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             spdif_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (spdif_clk rise@50.000ns - spdif_clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.841ns (35.636%)  route 1.519ns (64.364%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 50.760 - 50.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spdif_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=32, unplaced)        0.800     0.800    i_system_wrapper/system_i/axi_i2s_adi/DATA_CLK_I
                                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.318 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, unplaced)         0.993     2.311    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     2.634 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, unplaced)         0.526     3.160    i_system_wrapper/system_i/axi_i2s_adi/out_data0[2]
                         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spdif_clk rise edge)
                                                     50.000    50.000 r  
                         BUFG                         0.000    50.000 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=32, unplaced)        0.760    50.760    i_system_wrapper/system_i/axi_i2s_adi/DATA_CLK_I
                                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.000    50.760    
                         clock uncertainty           -0.035    50.725    
                         FDRE (Setup_fdre_C_D)       -0.240    50.485    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         50.485    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 47.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_sync_fifo_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by spdif_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by spdif_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             spdif_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spdif_clk rise@0.000ns - spdif_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.734%)  route 0.141ns (46.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spdif_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=32, unplaced)        0.337     0.337    i_system_wrapper/system_i/axi_i2s_adi/DATA_CLK_I
                                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_sync_fifo_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.501 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_sync_fifo_in_reg[2]/Q
                         net (fo=1, unplaced)         0.141     0.642    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIB0
                         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock spdif_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=32, unplaced)        0.355     0.355    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
                                                                      r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism              0.000     0.355    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.448    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spdif_clk
Waveform:           { 0 25 }
Period:             50.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/clk_out1 }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location  Pin
Min Period        n/a     FDSE/C      n/a            1.000     50.000  49.000            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/BCLK_O_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     24.960  23.710            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     24.960  23.710            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_srcsel_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.813ns (37.991%)  route 1.327ns (62.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 10.760 - 10.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4530, unplaced)      0.800     0.800    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                                                                      r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.318 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=97, unplaced)        0.410     1.728    i_system_wrapper/system_i/axi_hdmi_core/s_axi_aresetn
                         LUT1 (Prop_lut1_I0_O)        0.295     2.023 f  i_system_wrapper/system_i/axi_hdmi_core/up_axi_awready_i_2/O
                         net (fo=597, unplaced)       0.917     2.940    i_system_wrapper/system_i/axi_hdmi_core/n_0_up_axi_awready_i_2
                         FDPE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_srcsel_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
                         BUFG                         0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4530, unplaced)      0.760    10.760    i_system_wrapper/system_i/axi_hdmi_core/s_axi_aclk
                                                                      r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_srcsel_reg[0]/C
                         clock pessimism              0.000    10.760    
                         clock uncertainty           -0.035    10.725    
                         FDPE (Recov_fdpe_C_PRE)     -0.361    10.364    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/up_srcsel_reg[0]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                  7.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.289%)  route 0.150ns (47.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4530, unplaced)      0.337     0.337    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/aclk
                                                                      r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.164     0.501 f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.150     0.651    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/RST_FULL_FF
                         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4530, unplaced)      0.355     0.355    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/aclk
                                                                      r  i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.355    
                         FDCE (Remov_fdce_C_CLR)     -0.120     0.235    i_system_wrapper/system_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.416    





