m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/simulation/questa
T_opt
!s110 1730270258
V<3AXSCG8NB[OTQlVE]5L_3
04 13 4 work tb_simple_fsm fast 0
=1-e0d045609bd6-6721d431-be-14ec
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vsimple_fsm
2D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL/simple_fsm.v
Z3 !s110 1730270255
!i10b 1
!s100 ]iJ^n4C`F6TQL5U3249oc0
IlRJ`ZZoBVW9DFIAGJn59O0
R1
Z4 w1729690357
8D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL/simple_fsm.v
FD:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL/simple_fsm.v
!i122 0
L0 1 64
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2023.3;77
r1
!s85 0
31
Z7 !s108 1730270255.000000
!s107 D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL/simple_fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL|D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL/simple_fsm.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_simple_fsm
2D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim/tb_simple_fsm.v
R3
!i10b 1
!s100 kOLjJ]c[J67KkFDIDWN;53
I`CH0]_zPLAmZ]BY@8M@8c2
R1
R4
8D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim/tb_simple_fsm.v
FD:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim/tb_simple_fsm.v
!i122 1
L0 2 53
R5
R6
r1
!s85 0
31
R7
!s107 D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim/tb_simple_fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim|D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim/tb_simple_fsm.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
