/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_1_0z;
  reg [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[188] & celloutsig_1_1z);
  assign celloutsig_1_15z = ~(celloutsig_1_2z & celloutsig_1_1z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[5] & celloutsig_0_2z[5]);
  assign celloutsig_1_5z = ~(in_data[182] | celloutsig_1_0z[1]);
  reg [9:0] _04_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_1z[6:0], celloutsig_0_4z };
  assign out_data[41:32] = _04_;
  assign celloutsig_0_6z = { celloutsig_0_1z[3:0], celloutsig_0_2z } === { out_data[41:32], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[91:85] <= in_data[43:37];
  assign celloutsig_1_4z = celloutsig_1_0z[4:2] <= { celloutsig_1_0z[7:6], celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[148:136], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z } <= { in_data[146:136], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_0z[6], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_15z } <= in_data[150:147];
  assign celloutsig_1_19z = { celloutsig_1_10z[7:4], celloutsig_1_7z, celloutsig_1_18z } <= in_data[104:99];
  assign celloutsig_1_1z = ! celloutsig_1_0z[11:9];
  assign celloutsig_1_3z = ! celloutsig_1_0z[9:7];
  assign celloutsig_1_0z = in_data[131:120] % { 1'h1, in_data[135:125] };
  assign celloutsig_0_4z = in_data[75:73] * in_data[39:37];
  assign celloutsig_1_6z = in_data[102:98] * { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[21:15] * celloutsig_0_1z[6:0];
  assign celloutsig_0_1z = ~ { in_data[35:29], celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_1_10z = 13'h0000;
    else if (clkin_data[64]) celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_10z[1]) | (celloutsig_1_10z[0] & celloutsig_1_6z[3]));
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
