( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TB_4CH_ST_V2"
  repList "spectre spice pspice verilog verilogams behavioral functional systemVerilog schematic veriloga vhdl vhdlams wreal"
  stopList "spectre"
  globalList "gnd!"
  hierDelim "."
  globalHierPrefix "cds_globals."
  prefixHierarchyWithCV "YES"
  netlistDir "/home/ykhuang/research/Sim/Stimulator_TestBench/TB_4CH_ST_V2/adexl/results/data/Interactive.1/1/Stimulator_TestBench:TB_4CH_ST_V2:1/netlist/digital"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
  slashCheck   "t"
 )
( defbus
( "CH_SEL_U_ST" 1 0  "CH_SEL_U_ST" 1 0  )
( "MAG_ST" 4 0  "MAG_ST" 4 0  )
( "CH_SEL_D_ST" 1 0  "CH_SEL_D_ST" 1 0  )
 )
( net
( "gnd!" "cds_globals.\\gnd! " )
 )
( model
( "Stimulator_TestBench/TB_4CH_ST_V2/schematic" "TB_4CH_ST_V2" )
 )
( "TB_4CH_ST_V2" "ihnl/cds0/map" )
 )
