// Seed: 2223077572
module module_0 (
    output wor  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    output tri  id_3,
    input  tri0 id_4
);
  logic id_6 = -1;
  assign id_3 = id_2;
  assign id_6 = -1;
  always @(posedge -1) id_6 = id_1.id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd62
) (
    input tri1 _id_0,
    input wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    inout tri id_5,
    output supply0 id_6
);
  logic [id_0 : -  -1] id_8;
  ;
  nor primCall (id_6, id_4, id_8, id_2, id_5, id_1);
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
