STATIC struct V_1 *\r\nF_1 (\r\nstruct V_1 * V_2 )\r\n{\r\nreturn F_2 ( V_2 -> V_3 , V_2 -> V_4 ,\r\nV_2 -> V_5 . V_6 . V_7 , V_2 -> V_5 . V_6 . V_8 ,\r\nV_2 -> V_9 ) ;\r\n}\r\nSTATIC void\r\nF_3 (\r\nstruct V_1 * V_2 ,\r\nunion V_10 * V_11 ,\r\nint V_12 )\r\n{\r\nstruct V_13 * V_7 = V_2 -> V_5 . V_6 . V_7 ;\r\nstruct V_14 * V_15 = F_4 ( V_7 ) ;\r\nT_1 V_16 = F_5 ( V_15 -> V_17 ) ;\r\nint V_18 = V_2 -> V_9 ;\r\nstruct V_19 * V_20 = F_6 ( V_2 -> V_3 , V_16 ) ;\r\nASSERT ( V_11 -> V_21 != 0 ) ;\r\nV_15 -> V_22 [ V_18 ] = V_11 -> V_21 ;\r\nF_7 ( & V_15 -> V_23 [ V_18 ] , V_12 ) ;\r\nV_20 -> V_24 [ V_18 ] += V_12 ;\r\nF_8 ( V_20 ) ;\r\nF_9 ( V_2 -> V_4 , V_7 , V_25 | V_26 ) ;\r\n}\r\nSTATIC int\r\nF_10 (\r\nstruct V_1 * V_2 ,\r\nunion V_10 * V_27 ,\r\nunion V_10 * V_28 ,\r\nint V_29 ,\r\nint * V_30 )\r\n{\r\nint error ;\r\nT_2 V_31 ;\r\nF_11 ( V_2 , V_32 ) ;\r\nerror = F_12 ( V_2 -> V_4 , V_2 -> V_5 . V_6 . V_7 ,\r\n& V_31 , 1 ) ;\r\nif ( error ) {\r\nF_11 ( V_2 , V_33 ) ;\r\nreturn error ;\r\n}\r\nif ( V_31 == V_34 ) {\r\nF_11 ( V_2 , V_35 ) ;\r\n* V_30 = 0 ;\r\nreturn 0 ;\r\n}\r\nF_13 ( V_2 -> V_3 , V_2 -> V_5 . V_6 . V_8 , V_31 , 1 , false ) ;\r\nF_14 ( V_2 -> V_4 , 1 ) ;\r\nV_28 -> V_21 = F_15 ( V_31 ) ;\r\nF_11 ( V_2 , V_35 ) ;\r\n* V_30 = 1 ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_16 (\r\nstruct V_1 * V_2 ,\r\nstruct V_13 * V_36 )\r\n{\r\nstruct V_13 * V_7 = V_2 -> V_5 . V_6 . V_7 ;\r\nstruct V_14 * V_15 = F_4 ( V_7 ) ;\r\nT_2 V_31 ;\r\nint error ;\r\nV_31 = F_17 ( V_2 -> V_3 , F_18 ( V_36 ) ) ;\r\nerror = F_19 ( V_2 -> V_4 , V_7 , NULL , V_31 , 1 ) ;\r\nif ( error )\r\nreturn error ;\r\nF_20 ( V_2 -> V_4 , F_5 ( V_15 -> V_17 ) , V_31 , 1 ,\r\nV_37 ) ;\r\nF_14 ( V_2 -> V_4 , - 1 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_21 (\r\nstruct V_1 * V_2 ,\r\nstruct V_38 * V_39 ,\r\nunion V_40 * V_41 ,\r\nint V_11 ,\r\nint V_42 )\r\n{\r\nstruct V_14 * V_15 = F_4 ( V_2 -> V_5 . V_6 . V_7 ) ;\r\nT_1 V_16 = F_5 ( V_15 -> V_17 ) ;\r\nstruct V_19 * V_20 ;\r\nT_3 V_43 ;\r\nint V_44 ;\r\nASSERT ( V_2 -> V_9 == V_45 ) ;\r\nswitch ( V_42 ) {\r\ncase V_46 :\r\nif ( V_11 != F_22 ( V_39 ) )\r\nreturn;\r\nV_43 = V_41 -> V_47 . V_48 ;\r\nbreak;\r\ncase V_49 :\r\nif ( F_5 ( V_41 -> V_47 . V_48 ) <=\r\nF_5 ( V_15 -> V_50 ) )\r\nreturn;\r\nV_43 = V_41 -> V_47 . V_48 ;\r\nbreak;\r\ncase V_51 :\r\nV_44 = F_22 ( V_39 ) ;\r\nif ( V_11 <= V_44 )\r\nreturn;\r\nASSERT ( V_11 == V_44 + 1 ) ;\r\nif ( V_44 ) {\r\nT_4 * V_52 ;\r\nV_52 = F_23 ( V_2 -> V_3 , V_39 , V_44 ) ;\r\nV_43 = V_52 -> V_48 ;\r\n} else {\r\nV_43 = 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nreturn;\r\n}\r\nV_15 -> V_50 = V_43 ;\r\nV_20 = F_6 ( V_2 -> V_3 , V_16 ) ;\r\nV_20 -> V_53 = F_5 ( V_43 ) ;\r\nF_8 ( V_20 ) ;\r\nF_9 ( V_2 -> V_4 , V_2 -> V_5 . V_6 . V_7 , V_54 ) ;\r\n}\r\nSTATIC int\r\nF_24 (\r\nstruct V_1 * V_2 ,\r\nint V_55 )\r\n{\r\nreturn V_2 -> V_3 -> V_56 [ V_55 != 0 ] ;\r\n}\r\nSTATIC int\r\nF_25 (\r\nstruct V_1 * V_2 ,\r\nint V_55 )\r\n{\r\nreturn V_2 -> V_3 -> V_57 [ V_55 != 0 ] ;\r\n}\r\nSTATIC void\r\nF_26 (\r\nunion V_58 * V_59 ,\r\nunion V_40 * V_41 )\r\n{\r\nASSERT ( V_41 -> V_47 . V_60 != 0 ) ;\r\nV_59 -> V_47 . V_60 = V_41 -> V_47 . V_60 ;\r\nV_59 -> V_47 . V_48 = V_41 -> V_47 . V_48 ;\r\n}\r\nSTATIC void\r\nF_27 (\r\nunion V_58 * V_59 ,\r\nunion V_40 * V_41 )\r\n{\r\nASSERT ( V_59 -> V_47 . V_60 != 0 ) ;\r\nV_41 -> V_47 . V_60 = V_59 -> V_47 . V_60 ;\r\nV_41 -> V_47 . V_48 = V_59 -> V_47 . V_48 ;\r\n}\r\nSTATIC void\r\nF_28 (\r\nstruct V_1 * V_2 ,\r\nunion V_40 * V_41 )\r\n{\r\nASSERT ( V_2 -> V_61 . V_6 . V_60 != 0 ) ;\r\nV_41 -> V_47 . V_60 = F_15 ( V_2 -> V_61 . V_6 . V_60 ) ;\r\nV_41 -> V_47 . V_48 = F_15 ( V_2 -> V_61 . V_6 . V_48 ) ;\r\n}\r\nSTATIC void\r\nF_29 (\r\nstruct V_1 * V_2 ,\r\nunion V_10 * V_11 )\r\n{\r\nstruct V_14 * V_15 = F_4 ( V_2 -> V_5 . V_6 . V_7 ) ;\r\nASSERT ( V_2 -> V_5 . V_6 . V_8 == F_5 ( V_15 -> V_17 ) ) ;\r\nASSERT ( V_15 -> V_22 [ V_2 -> V_9 ] != 0 ) ;\r\nV_11 -> V_21 = V_15 -> V_22 [ V_2 -> V_9 ] ;\r\n}\r\nSTATIC T_5\r\nF_30 (\r\nstruct V_1 * V_2 ,\r\nunion V_58 * V_59 )\r\n{\r\nT_6 * V_41 = & V_2 -> V_61 . V_6 ;\r\nT_7 * V_62 = & V_59 -> V_47 ;\r\nT_5 V_63 ;\r\nif ( V_2 -> V_9 == V_64 ) {\r\nreturn ( T_5 ) F_5 ( V_62 -> V_60 ) -\r\nV_41 -> V_60 ;\r\n}\r\nV_63 = ( T_5 ) F_5 ( V_62 -> V_48 ) - V_41 -> V_48 ;\r\nif ( V_63 )\r\nreturn V_63 ;\r\nreturn ( T_5 ) F_5 ( V_62 -> V_60 ) - V_41 -> V_60 ;\r\n}\r\nSTATIC int\r\nF_31 (\r\nstruct V_1 * V_2 ,\r\nunion V_58 * V_65 ,\r\nunion V_58 * V_66 )\r\n{\r\nif ( V_2 -> V_9 == V_64 ) {\r\nreturn F_5 ( V_65 -> V_47 . V_60 ) <\r\nF_5 ( V_66 -> V_47 . V_60 ) ;\r\n} else {\r\nreturn F_5 ( V_65 -> V_47 . V_48 ) <\r\nF_5 ( V_66 -> V_47 . V_48 ) ||\r\n( V_65 -> V_47 . V_48 == V_66 -> V_47 . V_48 &&\r\nF_5 ( V_65 -> V_47 . V_60 ) <\r\nF_5 ( V_66 -> V_47 . V_60 ) ) ;\r\n}\r\n}\r\nSTATIC int\r\nF_32 (\r\nstruct V_1 * V_2 ,\r\nunion V_40 * V_67 ,\r\nunion V_40 * V_68 )\r\n{\r\nif ( V_2 -> V_9 == V_64 ) {\r\nreturn F_5 ( V_67 -> V_47 . V_60 ) +\r\nF_5 ( V_67 -> V_47 . V_48 ) <=\r\nF_5 ( V_68 -> V_47 . V_60 ) ;\r\n} else {\r\nreturn F_5 ( V_67 -> V_47 . V_48 ) <\r\nF_5 ( V_68 -> V_47 . V_48 ) ||\r\n( V_67 -> V_47 . V_48 == V_68 -> V_47 . V_48 &&\r\nF_5 ( V_67 -> V_47 . V_60 ) <\r\nF_5 ( V_68 -> V_47 . V_60 ) ) ;\r\n}\r\n}\r\nstruct V_1 *\r\nF_2 (\r\nstruct V_69 * V_70 ,\r\nstruct V_71 * V_72 ,\r\nstruct V_13 * V_7 ,\r\nT_1 V_8 ,\r\nT_8 V_18 )\r\n{\r\nstruct V_14 * V_15 = F_4 ( V_7 ) ;\r\nstruct V_1 * V_2 ;\r\nASSERT ( V_18 == V_64 || V_18 == V_45 ) ;\r\nV_2 = F_33 ( V_73 , V_74 ) ;\r\nV_2 -> V_4 = V_72 ;\r\nV_2 -> V_3 = V_70 ;\r\nV_2 -> V_9 = V_18 ;\r\nV_2 -> V_75 = V_70 -> V_76 . V_77 ;\r\nV_2 -> V_78 = & V_79 ;\r\nif ( V_18 == V_45 ) {\r\nV_2 -> V_80 = F_5 ( V_15 -> V_23 [ V_45 ] ) ;\r\nV_2 -> V_81 = V_82 ;\r\n} else {\r\nV_2 -> V_80 = F_5 ( V_15 -> V_23 [ V_64 ] ) ;\r\n}\r\nV_2 -> V_5 . V_6 . V_7 = V_7 ;\r\nV_2 -> V_5 . V_6 . V_8 = V_8 ;\r\nreturn V_2 ;\r\n}\r\nint\r\nF_34 (\r\nstruct V_69 * V_70 ,\r\nint V_83 ,\r\nint V_84 )\r\n{\r\nV_83 -= F_35 ( V_70 ) ;\r\nif ( V_84 )\r\nreturn V_83 / sizeof( T_4 ) ;\r\nreturn V_83 / ( sizeof( T_7 ) + sizeof( V_85 ) ) ;\r\n}
