{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435655500751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435655500752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 30 10:11:40 2015 " "Processing started: Tue Jun 30 10:11:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435655500752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435655500752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off On_line_adder -c On_line_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off On_line_adder -c On_line_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435655500752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435655501002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435655501048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435655501048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "D_flipflop.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/D_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435655501050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435655501050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_line_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file on_line_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 On_line_adder " "Found entity 1: On_line_adder" {  } { { "On_line_adder.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/On_line_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435655501052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435655501052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435655501054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435655501054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_step.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_step.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_step " "Found entity 1: testbench_step" {  } { { "testbench_step.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench_step.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435655501055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435655501055 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_plus testbench.v(42) " "Verilog HDL error at testbench.v(42): object \"x_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_minus testbench.v(43) " "Verilog HDL error at testbench.v(43): object \"x_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_plus testbench.v(44) " "Verilog HDL error at testbench.v(44): object \"y_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_minus testbench.v(45) " "Verilog HDL error at testbench.v(45): object \"y_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_plus testbench.v(54) " "Verilog HDL error at testbench.v(54): object \"x_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_minus testbench.v(55) " "Verilog HDL error at testbench.v(55): object \"x_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_plus testbench.v(56) " "Verilog HDL error at testbench.v(56): object \"y_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_minus testbench.v(57) " "Verilog HDL error at testbench.v(57): object \"y_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_plus testbench.v(65) " "Verilog HDL error at testbench.v(65): object \"x_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_minus testbench.v(66) " "Verilog HDL error at testbench.v(66): object \"x_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_plus testbench.v(67) " "Verilog HDL error at testbench.v(67): object \"y_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_minus testbench.v(68) " "Verilog HDL error at testbench.v(68): object \"y_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_plus testbench.v(75) " "Verilog HDL error at testbench.v(75): object \"x_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_minus testbench.v(76) " "Verilog HDL error at testbench.v(76): object \"x_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_plus testbench.v(77) " "Verilog HDL error at testbench.v(77): object \"y_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_minus testbench.v(78) " "Verilog HDL error at testbench.v(78): object \"y_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_plus testbench.v(85) " "Verilog HDL error at testbench.v(85): object \"x_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501056 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_minus testbench.v(86) " "Verilog HDL error at testbench.v(86): object \"x_minus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501057 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_plus testbench.v(87) " "Verilog HDL error at testbench.v(87): object \"y_plus\" is not declared" {  } { { "testbench.v" "" { Text "C:/altera/13.0/UROP/UROP research/verilog/UROP_research/testbench.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1435655501057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435655501099 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 30 10:11:41 2015 " "Processing ended: Tue Jun 30 10:11:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435655501099 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435655501099 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435655501099 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435655501099 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435655501678 ""}
