* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Dec 13 2023 19:34:28

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/CND/Desktop/new_sap/new_sap/new_sap_Implmnt\sbt\netlist\oadb-test  --package  TQ144  --outdir  C:/Users/CND/Desktop/new_sap/new_sap/new_sap_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/CND/Desktop/new_sap/new_sap/new_sap_Implmnt\sbt\outputs\placer\test_pl.sdc  --dst_sdc_file  C:/Users/CND/Desktop/new_sap/new_sap/new_sap_Implmnt\sbt\outputs\packer\test_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: test
Used Logic Cell: 251/1280
Used Logic Tile: 49/160
Used IO Cell:    5/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: uut.buf_clk_1_g
Clock Source: uut.buf_clk_1 
Clock Driver: uut.buf_clk_1_inferred_clock_0_RNIQBSF (ICE_GB)
Driver Position: (0, 9, 0)
Fanout to FF: 61
Fanout to Tile: 37


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 2 5 7 0 1 0   
15|   0 0 0 0 0 0 2 8 7 0 2 0   
14|   0 0 0 0 0 4 6 8 8 0 8 6   
13|   0 0 0 0 1 3 4 6 7 0 5 8   
12|   0 0 0 0 1 6 8 8 8 0 8 6   
11|   0 0 0 0 0 3 5 5 6 0 6 5   
10|   0 0 0 0 0 4 5 7 8 0 8 5   
 9|   0 0 0 0 2 1 3 6 5 0 4 0   
 8|   0 0 0 0 0 0 3 4 3 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.12

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  8 14 17  0  4  0    
15|     0  0  0  0  0  0  7 15 15  0  7  0    
14|     0  0  0  0  0 12 17 14 14  0 19 20    
13|     0  0  0  0  4 12 14 19 16  0 17 20    
12|     0  0  0  0  4 19 17 18 22  0 17 16    
11|     0  0  0  0  0  9 15 14 20  0 11 17    
10|     0  0  0  0  0 15 18 19 21  0 18 15    
 9|     0  0  0  0  2  3 12 19 15  0 10  0    
 8|     0  0  0  0  0  0 10 14  9  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 13.96

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  8 14 21  0  4  0    
15|     0  0  0  0  0  0  7 22 18  0  7  0    
14|     0  0  0  0  0 13 18 20 26  0 26 22    
13|     0  0  0  0  4 12 16 22 26  0 20 25    
12|     0  0  0  0  4 20 27 26 23  0 30 20    
11|     0  0  0  0  0  9 18 17 22  0 23 19    
10|     0  0  0  0  0 16 19 27 29  0 23 15    
 9|     0  0  0  0  3  3 12 22 16  0 11  0    
 8|     0  0  0  0  0  0 10 15 11  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 17.16

***** Run Time Info *****
Run Time:  0
