# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:36:16 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 14:36:16 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/register_1.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:36:21 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/register_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 14:36:21 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/registerfile.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:36:22 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity register_file
# -- Compiling architecture A of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture A of register_file
# End time: 14:36:22 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:36:31 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# End time: 14:36:31 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:36:33 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity inst_decode
# -- Compiling architecture behavioral of inst_decode
# End time: 14:36:33 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:36:34 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity p2
# -- Compiling architecture structural of p2
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd(121): (vcom-1027) Number of positional association elements (19) exceeds number of formals (18).
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd(123): VHDL Compiler exiting
# End time: 14:36:34 on May 31,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:38:34 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity p2
# -- Compiling architecture structural of p2
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd(104): (vcom-1136) Unknown identifier "RF_EN".
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd(124): VHDL Compiler exiting
# End time: 14:38:34 on May 31,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:40:30 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# End time: 14:40:30 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:40:32 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity inst_decode
# -- Compiling architecture behavioral of inst_decode
# End time: 14:40:33 on May 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:40:34 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity p2
# -- Compiling architecture structural of p2
# End time: 14:40:34 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:40:37 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p2_tb
# -- Compiling architecture tb of p2_tb
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd(61): near "ir_s": (vcom-1576) expecting ',' or ')'.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd(149): VHDL Compiler exiting
# End time: 14:40:37 on May 31,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:41:06 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p2_tb
# -- Compiling architecture tb of p2_tb
# End time: 14:41:06 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.p2_tb(tb) -t 10ps
# vsim work.p2_tb(tb) -t 10ps 
# Start time: 14:41:34 on May 31,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd(71): (vopt-1270) Bad default binding for component instance "U: p2".
#  (Component port "RF_EN" is not on the entity.)
# ** Warning: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd(71): (vopt-3473) Component instance "/p2_tb/U : p2" is not bound.
# Optimization failed
# Error loading design
# End time: 14:41:35 on May 31,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:42:01 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p2_tb
# -- Compiling architecture tb of p2tb
# ** Error: (vcom-11) Could not find work.p2tb.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd(6): VHDL Compiler exiting
# End time: 14:42:01 on May 31,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:42:21 on May 31,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity p2tb
# -- Compiling architecture tb of p2tb
# End time: 14:42:21 on May 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.p2tb
# vsim -t 10ps work.p2tb 
# Start time: 14:42:31 on May 31,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd(71): (vopt-1270) Bad default binding for component instance "U: p2".
#  (Component port "RF_EN" is not on the entity.)
# ** Warning: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/p2tb.vhd(71): (vopt-3473) Component instance "/p2tb/U : p2" is not bound.
# Optimization failed
# Error loading design
# End time: 14:42:32 on May 31,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
