// Seed: 1349053046
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    input tri id_8
);
  wire id_10;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1
    , id_12,
    output uwire id_2,
    output tri id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri id_9,
    input uwire id_10
);
  wire id_13;
  assign id_4 = 1'b0;
  id_14(
      .id_0(1), .id_1(1)
  ); module_0(
      id_8, id_10, id_6, id_7, id_5, id_8, id_6, id_5, id_10
  );
endmodule
