.include "macros.inc"

.section .text, "ax"  # 0x80005600 - 0x8036FBA0

.global OSInitStopwatch
OSInitStopwatch:
/* 80092900 0008F840  90 83 00 00 */	stw r4, 0(r3)
/* 80092904 0008F844  38 80 00 00 */	li r4, 0
/* 80092908 0008F848  38 00 FF FF */	li r0, -1
/* 8009290C 0008F84C  90 83 00 0C */	stw r4, 0xc(r3)
/* 80092910 0008F850  90 83 00 08 */	stw r4, 8(r3)
/* 80092914 0008F854  90 83 00 10 */	stw r4, 0x10(r3)
/* 80092918 0008F858  90 03 00 1C */	stw r0, 0x1c(r3)
/* 8009291C 0008F85C  90 83 00 18 */	stw r4, 0x18(r3)
/* 80092920 0008F860  90 83 00 24 */	stw r4, 0x24(r3)
/* 80092924 0008F864  90 83 00 20 */	stw r4, 0x20(r3)
/* 80092928 0008F868  4E 80 00 20 */	blr 

.global OSStartStopwatch
OSStartStopwatch:
/* 8009292C 0008F86C  7C 08 02 A6 */	mflr r0
/* 80092930 0008F870  90 01 00 04 */	stw r0, 4(r1)
/* 80092934 0008F874  38 00 00 01 */	li r0, 1
/* 80092938 0008F878  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8009293C 0008F87C  93 E1 00 14 */	stw r31, 0x14(r1)
/* 80092940 0008F880  3B E3 00 00 */	addi r31, r3, 0
/* 80092944 0008F884  90 03 00 30 */	stw r0, 0x30(r3)
/* 80092948 0008F888  48 00 14 B1 */	bl OSGetTime
/* 8009294C 0008F88C  90 9F 00 2C */	stw r4, 0x2c(r31)
/* 80092950 0008F890  90 7F 00 28 */	stw r3, 0x28(r31)
/* 80092954 0008F894  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 80092958 0008F898  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 8009295C 0008F89C  38 21 00 18 */	addi r1, r1, 0x18
/* 80092960 0008F8A0  7C 08 03 A6 */	mtlr r0
/* 80092964 0008F8A4  4E 80 00 20 */	blr 

.global OSStopStopwatch
OSStopStopwatch:
/* 80092968 0008F8A8  7C 08 02 A6 */	mflr r0
/* 8009296C 0008F8AC  90 01 00 04 */	stw r0, 4(r1)
/* 80092970 0008F8B0  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 80092974 0008F8B4  93 E1 00 14 */	stw r31, 0x14(r1)
/* 80092978 0008F8B8  7C 7F 1B 78 */	mr r31, r3
/* 8009297C 0008F8BC  80 03 00 30 */	lwz r0, 0x30(r3)
/* 80092980 0008F8C0  2C 00 00 00 */	cmpwi r0, 0
/* 80092984 0008F8C4  41 82 00 9C */	beq lbl_80092A20
/* 80092988 0008F8C8  48 00 14 71 */	bl OSGetTime
/* 8009298C 0008F8CC  80 BF 00 2C */	lwz r5, 0x2c(r31)
/* 80092990 0008F8D0  38 00 00 00 */	li r0, 0
/* 80092994 0008F8D4  80 DF 00 28 */	lwz r6, 0x28(r31)
/* 80092998 0008F8D8  7C E5 20 10 */	subfc r7, r5, r4
/* 8009299C 0008F8DC  80 BF 00 0C */	lwz r5, 0xc(r31)
/* 800929A0 0008F8E0  7C C6 19 10 */	subfe r6, r6, r3
/* 800929A4 0008F8E4  80 9F 00 08 */	lwz r4, 8(r31)
/* 800929A8 0008F8E8  7C 65 38 14 */	addc r3, r5, r7
/* 800929AC 0008F8EC  90 7F 00 0C */	stw r3, 0xc(r31)
/* 800929B0 0008F8F0  7C 84 31 14 */	adde r4, r4, r6
/* 800929B4 0008F8F4  6C C3 80 00 */	xoris r3, r6, 0x8000
/* 800929B8 0008F8F8  90 9F 00 08 */	stw r4, 8(r31)
/* 800929BC 0008F8FC  90 1F 00 30 */	stw r0, 0x30(r31)
/* 800929C0 0008F900  80 9F 00 10 */	lwz r4, 0x10(r31)
/* 800929C4 0008F904  38 04 00 01 */	addi r0, r4, 1
/* 800929C8 0008F908  90 1F 00 10 */	stw r0, 0x10(r31)
/* 800929CC 0008F90C  80 1F 00 20 */	lwz r0, 0x20(r31)
/* 800929D0 0008F910  80 BF 00 24 */	lwz r5, 0x24(r31)
/* 800929D4 0008F914  6C 04 80 00 */	xoris r4, r0, 0x8000
/* 800929D8 0008F918  7C 07 28 10 */	subfc r0, r7, r5
/* 800929DC 0008F91C  7C 63 21 10 */	subfe r3, r3, r4
/* 800929E0 0008F920  7C 64 21 10 */	subfe r3, r4, r4
/* 800929E4 0008F924  7C 63 00 D1 */	neg. r3, r3
/* 800929E8 0008F928  41 82 00 0C */	beq lbl_800929F4
/* 800929EC 0008F92C  90 FF 00 24 */	stw r7, 0x24(r31)
/* 800929F0 0008F930  90 DF 00 20 */	stw r6, 0x20(r31)
lbl_800929F4:
/* 800929F4 0008F934  80 1F 00 18 */	lwz r0, 0x18(r31)
/* 800929F8 0008F938  6C C4 80 00 */	xoris r4, r6, 0x8000
/* 800929FC 0008F93C  80 BF 00 1C */	lwz r5, 0x1c(r31)
/* 80092A00 0008F940  6C 03 80 00 */	xoris r3, r0, 0x8000
/* 80092A04 0008F944  7C 05 38 10 */	subfc r0, r5, r7
/* 80092A08 0008F948  7C 63 21 10 */	subfe r3, r3, r4
/* 80092A0C 0008F94C  7C 64 21 10 */	subfe r3, r4, r4
/* 80092A10 0008F950  7C 63 00 D1 */	neg. r3, r3
/* 80092A14 0008F954  41 82 00 0C */	beq lbl_80092A20
/* 80092A18 0008F958  90 FF 00 1C */	stw r7, 0x1c(r31)
/* 80092A1C 0008F95C  90 DF 00 18 */	stw r6, 0x18(r31)
lbl_80092A20:
/* 80092A20 0008F960  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 80092A24 0008F964  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 80092A28 0008F968  38 21 00 18 */	addi r1, r1, 0x18
/* 80092A2C 0008F96C  7C 08 03 A6 */	mtlr r0
/* 80092A30 0008F970  4E 80 00 20 */	blr 

.global OSCheckStopwatch
OSCheckStopwatch:
/* 80092A34 0008F974  7C 08 02 A6 */	mflr r0
/* 80092A38 0008F978  90 01 00 04 */	stw r0, 4(r1)
/* 80092A3C 0008F97C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80092A40 0008F980  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80092A44 0008F984  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80092A48 0008F988  93 A1 00 14 */	stw r29, 0x14(r1)
/* 80092A4C 0008F98C  7C 7D 1B 78 */	mr r29, r3
/* 80092A50 0008F990  80 03 00 30 */	lwz r0, 0x30(r3)
/* 80092A54 0008F994  83 E3 00 08 */	lwz r31, 8(r3)
/* 80092A58 0008F998  2C 00 00 00 */	cmpwi r0, 0
/* 80092A5C 0008F99C  83 C3 00 0C */	lwz r30, 0xc(r3)
/* 80092A60 0008F9A0  41 82 00 20 */	beq lbl_80092A80
/* 80092A64 0008F9A4  48 00 13 95 */	bl OSGetTime
/* 80092A68 0008F9A8  80 BD 00 2C */	lwz r5, 0x2c(r29)
/* 80092A6C 0008F9AC  80 1D 00 28 */	lwz r0, 0x28(r29)
/* 80092A70 0008F9B0  7C 85 20 10 */	subfc r4, r5, r4
/* 80092A74 0008F9B4  7C 00 19 10 */	subfe r0, r0, r3
/* 80092A78 0008F9B8  7F DE 20 14 */	addc r30, r30, r4
/* 80092A7C 0008F9BC  7F FF 01 14 */	adde r31, r31, r0
lbl_80092A80:
/* 80092A80 0008F9C0  38 9E 00 00 */	addi r4, r30, 0
/* 80092A84 0008F9C4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80092A88 0008F9C8  38 7F 00 00 */	addi r3, r31, 0
/* 80092A8C 0008F9CC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80092A90 0008F9D0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80092A94 0008F9D4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 80092A98 0008F9D8  38 21 00 20 */	addi r1, r1, 0x20
/* 80092A9C 0008F9DC  7C 08 03 A6 */	mtlr r0
/* 80092AA0 0008F9E0  4E 80 00 20 */	blr 

.global OSResetStopwatch
OSResetStopwatch:
/* 80092AA4 0008F9E4  38 80 00 00 */	li r4, 0
/* 80092AA8 0008F9E8  90 83 00 0C */	stw r4, 0xc(r3)
/* 80092AAC 0008F9EC  38 00 FF FF */	li r0, -1
/* 80092AB0 0008F9F0  90 83 00 08 */	stw r4, 8(r3)
/* 80092AB4 0008F9F4  90 83 00 10 */	stw r4, 0x10(r3)
/* 80092AB8 0008F9F8  90 03 00 1C */	stw r0, 0x1c(r3)
/* 80092ABC 0008F9FC  90 83 00 18 */	stw r4, 0x18(r3)
/* 80092AC0 0008FA00  90 83 00 24 */	stw r4, 0x24(r3)
/* 80092AC4 0008FA04  90 83 00 20 */	stw r4, 0x20(r3)
/* 80092AC8 0008FA08  4E 80 00 20 */	blr 
