// THIS CODE WAS GENERATED BY SH4GENERATOR v0.1.0 BY FRANCISZEK ŁOPUSZAŃSKI
#![allow(unused)]
use crate::cpu::CPU;
use std::fmt;

#[derive(Debug, Clone)]
pub struct OpCode<'a> {
    pub display: &'a str,
    pub mask: u16,
    pub code: u16,
    pub args: OpCodeArgs,
    pub callee: fn(&mut CPU, args: OpCodeArgs) -> (),
}

impl<'a> fmt::Display for OpCode<'a> {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
        let mut display = self
            .display
            .replace(",", ", ")
            .replace("Rn", &format!("R{}", self.args.n))
            .replace("Rm", &format!("R{}", self.args.m))
            .replace("disp", &format!("R{}", self.args.d))
            .replace("#imm", &format!("0x{:04X}", self.args.i))
            .trim()
            .to_string();

        write!(f, "{}", display)
    }
}

#[derive(Debug, Default, Clone, Copy)]
pub struct OpCodeArgs {
    pub n: u16,
    pub m: u16,
    pub i: u16,
    pub d: u16,
}

impl<'a> OpCode<'a> {
    pub fn decode_instruction(inp: u16) -> Option<OpCode<'a>> {
        for opcode in OPCODES_TABLE.iter() {
            if (inp & opcode.mask) != opcode.code {
                continue;
            }

            let mut res = opcode.clone();

            fn set_arg(inp: u16, mask: u16) -> u16 {
                if mask == 0 {
                    return 0;
                }

                (inp & mask) >> mask.trailing_zeros()
            }

            res.args.n = set_arg(inp, opcode.args.n);
            res.args.m = set_arg(inp, opcode.args.m);
            res.args.d = set_arg(inp, opcode.args.d);
            res.args.i = set_arg(inp, opcode.args.i);

            return Some(res);
        }

        None
    }
}

pub static OPCODES_TABLE: [OpCode; 246] = [
    OpCode {
        display: "mov Rm,Rn",
        mask: 61455,
        code: 24579,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOV,
    },
    OpCode {
        display: "mov #imm,Rn",
        mask: 61440,
        code: 57344,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::MOVI,
    },
    OpCode {
        display: "mova @(disp,PC),R0",
        mask: 65280,
        code: 50944,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVA,
    },
    OpCode {
        display: "mov.w @(disp,PC),Rn",
        mask: 61440,
        code: 36864,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVWI,
    },
    OpCode {
        display: "mov.l @(disp,PC),Rn",
        mask: 61440,
        code: 53248,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVLI,
    },
    OpCode {
        display: "mov.b @Rm,Rn",
        mask: 61455,
        code: 24576,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVBL,
    },
    OpCode {
        display: "mov.w @Rm,Rn",
        mask: 61455,
        code: 24577,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVWL,
    },
    OpCode {
        display: "mov.l @Rm,Rn",
        mask: 61455,
        code: 24578,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVLL,
    },
    OpCode {
        display: "mov.b Rm,@Rn",
        mask: 61455,
        code: 8192,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVBS,
    },
    OpCode {
        display: "mov.w Rm,@Rn",
        mask: 61455,
        code: 8193,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVWS,
    },
    OpCode {
        display: "mov.l Rm,@Rn",
        mask: 61455,
        code: 8194,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVLS,
    },
    OpCode {
        display: "mov.b @Rm+,Rn",
        mask: 61455,
        code: 24580,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVBP,
    },
    OpCode {
        display: "mov.w @Rm+,Rn",
        mask: 61455,
        code: 24581,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVWP,
    },
    OpCode {
        display: "mov.l @Rm+,Rn",
        mask: 61455,
        code: 24582,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVLP,
    },
    OpCode {
        display: "mov.b Rm,@-Rn",
        mask: 61455,
        code: 8196,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVBM,
    },
    OpCode {
        display: "mov.w Rm,@-Rn",
        mask: 61455,
        code: 8197,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVWM,
    },
    OpCode {
        display: "mov.l Rm,@-Rn",
        mask: 61455,
        code: 8198,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVLM,
    },
    OpCode {
        display: "mov.b @(disp,Rm),R0",
        mask: 65280,
        code: 33792,
        args: OpCodeArgs {
            n: 0,
            m: 240,
            d: 15,
            i: 0,
        },
        callee: CPU::MOVBL4,
    },
    OpCode {
        display: "mov.w @(disp,Rm),R0",
        mask: 65280,
        code: 34048,
        args: OpCodeArgs {
            n: 0,
            m: 240,
            d: 15,
            i: 0,
        },
        callee: CPU::MOVWL4,
    },
    OpCode {
        display: "mov.l @(disp,Rm),Rn",
        mask: 61440,
        code: 20480,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 15,
            i: 0,
        },
        callee: CPU::MOVLL4,
    },
    OpCode {
        display: "mov.b R0,@(disp,Rn)",
        mask: 65280,
        code: 32768,
        args: OpCodeArgs {
            n: 240,
            m: 0,
            d: 15,
            i: 0,
        },
        callee: CPU::MOVBS4,
    },
    OpCode {
        display: "mov.w R0,@(disp,Rn)",
        mask: 65280,
        code: 33024,
        args: OpCodeArgs {
            n: 240,
            m: 0,
            d: 15,
            i: 0,
        },
        callee: CPU::MOVWS4,
    },
    OpCode {
        display: "mov.l Rm,@(disp,Rn)",
        mask: 61440,
        code: 4096,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 15,
            i: 0,
        },
        callee: CPU::MOVLS4,
    },
    OpCode {
        display: "mov.b @(R0,Rm),Rn",
        mask: 61455,
        code: 12,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVBL0,
    },
    OpCode {
        display: "mov.w @(R0,Rm),Rn",
        mask: 61455,
        code: 13,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVWL0,
    },
    OpCode {
        display: "mov.l @(R0,Rm),Rn",
        mask: 61455,
        code: 14,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVLL0,
    },
    OpCode {
        display: "mov.b Rm,@(R0,Rn)",
        mask: 61455,
        code: 4,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVBS0,
    },
    OpCode {
        display: "mov.w Rm,@(R0,Rn)",
        mask: 61455,
        code: 5,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVWS0,
    },
    OpCode {
        display: "mov.l Rm,@(R0,Rn)",
        mask: 61455,
        code: 6,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVLS0,
    },
    OpCode {
        display: "mov.b @(disp,GBR),R0",
        mask: 65280,
        code: 50176,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVBLG,
    },
    OpCode {
        display: "mov.w @(disp,GBR),R0",
        mask: 65280,
        code: 50432,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVWLG,
    },
    OpCode {
        display: "mov.l @(disp,GBR),R0",
        mask: 65280,
        code: 50688,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVLLG,
    },
    OpCode {
        display: "mov.b R0,@(disp,GBR)",
        mask: 65280,
        code: 49152,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVBSG,
    },
    OpCode {
        display: "mov.w R0,@(disp,GBR)",
        mask: 65280,
        code: 49408,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVWSG,
    },
    OpCode {
        display: "mov.l R0,@(disp,GBR)",
        mask: 65280,
        code: 49664,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::MOVLSG,
    },
    OpCode {
        display: "movco.l R0,@Rn",
        mask: 61695,
        code: 115,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVCO,
    },
    OpCode {
        display: "movli.l @Rm,R0",
        mask: 61695,
        code: 99,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVLINK,
    },
    OpCode {
        display: "movua.l @Rm,R0",
        mask: 61695,
        code: 16553,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVUAL,
    },
    OpCode {
        display: "movua.l @Rm+,R0",
        mask: 61695,
        code: 16617,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVUALP,
    },
    OpCode {
        display: "movt Rn",
        mask: 61695,
        code: 41,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVT,
    },
    OpCode {
        display: "swap.b Rm,Rn",
        mask: 61455,
        code: 24584,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::SWAPB,
    },
    OpCode {
        display: "swap.w Rm,Rn",
        mask: 61455,
        code: 24585,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::SWAPW,
    },
    OpCode {
        display: "xtrct Rm,Rn",
        mask: 61455,
        code: 8205,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::XTRCT,
    },
    OpCode {
        display: "add Rm,Rn",
        mask: 61455,
        code: 12300,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::ADD,
    },
    OpCode {
        display: "add #imm,Rn",
        mask: 61440,
        code: 28672,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::ADDI,
    },
    OpCode {
        display: "addc Rm,Rn",
        mask: 61455,
        code: 12302,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::ADDC,
    },
    OpCode {
        display: "addv Rm,Rn",
        mask: 61455,
        code: 12303,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::ADDV,
    },
    OpCode {
        display: "cmp/eq #imm,R0",
        mask: 65280,
        code: 34816,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::CMPIM,
    },
    OpCode {
        display: "cmp/eq Rm,Rn",
        mask: 61455,
        code: 12288,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::CMPEQ,
    },
    OpCode {
        display: "cmp/hs Rm,Rn",
        mask: 61455,
        code: 12290,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::CMPHI,
    },
    OpCode {
        display: "cmp/ge Rm,Rn",
        mask: 61455,
        code: 12291,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::CMPGE,
    },
    OpCode {
        display: "cmp/hi Rm,Rn",
        mask: 61455,
        code: 12294,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::CMPHI_DUP,
    },
    OpCode {
        display: "cmp/gt Rm,Rn",
        mask: 61455,
        code: 12295,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::CMPGT,
    },
    OpCode {
        display: "cmp/pl Rn",
        mask: 61695,
        code: 16405,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::CMPPL,
    },
    OpCode {
        display: "cmp/pz Rn",
        mask: 61695,
        code: 16401,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::CMPPZ,
    },
    OpCode {
        display: "cmp/str Rm,Rn",
        mask: 61455,
        code: 8204,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::CMPSTR,
    },
    OpCode {
        display: "div0s Rm,Rn",
        mask: 61455,
        code: 8199,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::DIV0S,
    },
    OpCode {
        display: "div0u",
        mask: 65535,
        code: 25,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::DIV0U,
    },
    OpCode {
        display: "div1 Rm,Rn",
        mask: 61455,
        code: 12292,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::DIV1,
    },
    OpCode {
        display: "dmuls.l Rm,Rn",
        mask: 61455,
        code: 12301,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::DMULS,
    },
    OpCode {
        display: "dmulu.l Rm,Rn",
        mask: 61455,
        code: 12293,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::DMULU,
    },
    OpCode {
        display: "dt Rn",
        mask: 61695,
        code: 16400,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::DT,
    },
    OpCode {
        display: "exts.b Rm,Rn",
        mask: 61455,
        code: 24590,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::EXTSB,
    },
    OpCode {
        display: "exts.w Rm,Rn",
        mask: 61455,
        code: 24591,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::EXTSW,
    },
    OpCode {
        display: "extu.b Rm,Rn",
        mask: 61455,
        code: 24588,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::EXTUB,
    },
    OpCode {
        display: "extu.w Rm,Rn",
        mask: 61455,
        code: 24589,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::EXTUW,
    },
    OpCode {
        display: "mac.l @Rm+,@Rn+",
        mask: 61455,
        code: 15,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MACL,
    },
    OpCode {
        display: "mac.w @Rm+,@Rn+",
        mask: 61455,
        code: 16399,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MACW,
    },
    OpCode {
        display: "mul.l Rm,Rn",
        mask: 61455,
        code: 7,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MULL,
    },
    OpCode {
        display: "muls.w Rm,Rn",
        mask: 61455,
        code: 8207,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MULS,
    },
    OpCode {
        display: "mulu.w Rm,Rn",
        mask: 61455,
        code: 8206,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::MULU,
    },
    OpCode {
        display: "neg Rm,Rn",
        mask: 61455,
        code: 24587,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::NEG,
    },
    OpCode {
        display: "negc Rm,Rn",
        mask: 61455,
        code: 24586,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::NEGC,
    },
    OpCode {
        display: "sub Rm,Rn",
        mask: 61455,
        code: 12296,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::SUB,
    },
    OpCode {
        display: "subc Rm,Rn",
        mask: 61455,
        code: 12298,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::SUBC,
    },
    OpCode {
        display: "subv Rm,Rn",
        mask: 61455,
        code: 12299,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::SUBV,
    },
    OpCode {
        display: "and Rm,Rn",
        mask: 61455,
        code: 8201,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::AND,
    },
    OpCode {
        display: "and #imm,R0",
        mask: 65280,
        code: 51456,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::ANDI,
    },
    OpCode {
        display: "and.b #imm,@(R0,GBR)",
        mask: 65280,
        code: 52480,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::ANDM,
    },
    OpCode {
        display: "not Rm,Rn",
        mask: 61455,
        code: 24583,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::NOT,
    },
    OpCode {
        display: "or Rm,Rn",
        mask: 61455,
        code: 8203,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::OR,
    },
    OpCode {
        display: "or #imm,R0",
        mask: 65280,
        code: 51968,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::ORI,
    },
    OpCode {
        display: "or.b #imm,@(R0,GBR)",
        mask: 65280,
        code: 52992,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::ORM,
    },
    OpCode {
        display: "tas.b @Rn",
        mask: 61695,
        code: 16411,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::TAS,
    },
    OpCode {
        display: "tst Rm,Rn",
        mask: 61455,
        code: 8200,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::TST,
    },
    OpCode {
        display: "tst #imm,R0",
        mask: 65280,
        code: 51200,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::TSTI,
    },
    OpCode {
        display: "tst.b #imm,@(R0,GBR)",
        mask: 65280,
        code: 52224,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::TSTM,
    },
    OpCode {
        display: "xor Rm,Rn",
        mask: 61455,
        code: 8202,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::XOR,
    },
    OpCode {
        display: "xor #imm,R0",
        mask: 65280,
        code: 51712,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::XORI,
    },
    OpCode {
        display: "xor.b #imm,@(R0,GBR)",
        mask: 65280,
        code: 52736,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::XORM,
    },
    OpCode {
        display: "rotcl Rn",
        mask: 61695,
        code: 16420,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::ROTCL,
    },
    OpCode {
        display: "rotcr Rn",
        mask: 61695,
        code: 16421,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::ROTCR,
    },
    OpCode {
        display: "rotl Rn",
        mask: 61695,
        code: 16388,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::ROTL,
    },
    OpCode {
        display: "rotr Rn",
        mask: 61695,
        code: 16389,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::ROTR,
    },
    OpCode {
        display: "shad Rm,Rn",
        mask: 61455,
        code: 16396,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::SHAD,
    },
    OpCode {
        display: "shal Rn",
        mask: 61695,
        code: 16416,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHAL,
    },
    OpCode {
        display: "shar Rn",
        mask: 61695,
        code: 16417,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHAR,
    },
    OpCode {
        display: "shld Rm,Rn",
        mask: 61455,
        code: 16397,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLD,
    },
    OpCode {
        display: "shll Rn",
        mask: 61695,
        code: 16384,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLL,
    },
    OpCode {
        display: "shll2 Rn",
        mask: 61695,
        code: 16392,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLL2,
    },
    OpCode {
        display: "shll8 Rn",
        mask: 61695,
        code: 16408,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLL8,
    },
    OpCode {
        display: "shll16 Rn",
        mask: 61695,
        code: 16424,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLL16,
    },
    OpCode {
        display: "shlr Rn",
        mask: 61695,
        code: 16385,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLR,
    },
    OpCode {
        display: "shlr2 Rn",
        mask: 61695,
        code: 16393,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLR2,
    },
    OpCode {
        display: "shlr8 Rn",
        mask: 61695,
        code: 16409,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLR8,
    },
    OpCode {
        display: "shlr16 Rn",
        mask: 61695,
        code: 16425,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SHLR16,
    },
    OpCode {
        display: "bf label",
        mask: 65280,
        code: 35584,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::BF,
    },
    OpCode {
        display: "bf/s label",
        mask: 65280,
        code: 36608,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::BFS,
    },
    OpCode {
        display: "bt label",
        mask: 65280,
        code: 35072,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::BT,
    },
    OpCode {
        display: "bt/s label",
        mask: 65280,
        code: 36096,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 255,
            i: 0,
        },
        callee: CPU::BTS,
    },
    OpCode {
        display: "bra label",
        mask: 61440,
        code: 40960,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 4095,
            i: 0,
        },
        callee: CPU::BRA,
    },
    OpCode {
        display: "braf Rm",
        mask: 61695,
        code: 35,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::BRAF,
    },
    OpCode {
        display: "bsr label",
        mask: 61440,
        code: 45056,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 4095,
            i: 0,
        },
        callee: CPU::BSR,
    },
    OpCode {
        display: "bsrf Rm",
        mask: 61695,
        code: 3,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::BSRF,
    },
    OpCode {
        display: "jmp @Rm",
        mask: 61695,
        code: 16427,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::JMP,
    },
    OpCode {
        display: "jsr @Rm",
        mask: 61695,
        code: 16395,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::JSR,
    },
    OpCode {
        display: "rts",
        mask: 65535,
        code: 11,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::RTS,
    },
    OpCode {
        display: "clrmac",
        mask: 65535,
        code: 40,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::CLRMAC,
    },
    OpCode {
        display: "clrs",
        mask: 65535,
        code: 72,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::CLRS,
    },
    OpCode {
        display: "clrt",
        mask: 65535,
        code: 8,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::CLRT,
    },
    OpCode {
        display: "icbi @Rn",
        mask: 61695,
        code: 227,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::ICBI,
    },
    OpCode {
        display: "ldc Rm,SR",
        mask: 61695,
        code: 16398,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCSR,
    },
    OpCode {
        display: "ldc.l @Rm+,SR",
        mask: 61695,
        code: 16391,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCMSR,
    },
    OpCode {
        display: "ldc Rm,GBR",
        mask: 61695,
        code: 16414,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCGBR,
    },
    OpCode {
        display: "ldc.l @Rm+,GBR",
        mask: 61695,
        code: 16407,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCMGBR,
    },
    OpCode {
        display: "ldc Rm,VBR",
        mask: 61695,
        code: 16430,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCVBR,
    },
    OpCode {
        display: "ldc.l @Rm+,VBR",
        mask: 61695,
        code: 16423,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCMVBR,
    },
    OpCode {
        display: "ldc Rm,SGR",
        mask: 61695,
        code: 16442,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCSGR,
    },
    OpCode {
        display: "ldc.l @Rm+,SGR",
        mask: 61695,
        code: 16438,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCMSGR,
    },
    OpCode {
        display: "ldc Rm,SSR",
        mask: 61695,
        code: 16446,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCSSR,
    },
    OpCode {
        display: "ldc.l @Rm+,SSR",
        mask: 61695,
        code: 16439,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCMSSR,
    },
    OpCode {
        display: "ldc Rm,SPC",
        mask: 61695,
        code: 16462,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCSPC,
    },
    OpCode {
        display: "ldc.l @Rm+,SPC",
        mask: 61695,
        code: 16455,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCMSPC,
    },
    OpCode {
        display: "ldc Rm,DBR",
        mask: 61695,
        code: 16634,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCDBR,
    },
    OpCode {
        display: "ldc.l @Rm+,DBR",
        mask: 61695,
        code: 16630,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCMDBR,
    },
    OpCode {
        display: "ldc Rm,Rn_BANK",
        mask: 61583,
        code: 16526,
        args: OpCodeArgs {
            n: 112,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCRn_BANK,
    },
    OpCode {
        display: "ldc.l @Rm+,Rn_BANK",
        mask: 61583,
        code: 16519,
        args: OpCodeArgs {
            n: 112,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDCMRn_BANK,
    },
    OpCode {
        display: "lds Rm,MACH",
        mask: 61695,
        code: 16394,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSMACH,
    },
    OpCode {
        display: "lds.l @Rm+,MACH",
        mask: 61695,
        code: 16390,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSMMACH,
    },
    OpCode {
        display: "lds Rm,MACL",
        mask: 61695,
        code: 16410,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSMACL,
    },
    OpCode {
        display: "lds.l @Rm+,MACL",
        mask: 61695,
        code: 16406,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSMMACL,
    },
    OpCode {
        display: "lds Rm,PR",
        mask: 61695,
        code: 16426,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSPR,
    },
    OpCode {
        display: "lds.l @Rm+,PR",
        mask: 61695,
        code: 16422,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSMPR,
    },
    OpCode {
        display: "ldtlb",
        mask: 65535,
        code: 56,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::LDTLB,
    },
    OpCode {
        display: "movca.l R0,@Rn",
        mask: 61695,
        code: 195,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::MOVCAL,
    },
    OpCode {
        display: "nop",
        mask: 65535,
        code: 9,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::NOP,
    },
    OpCode {
        display: "ocbi @Rn",
        mask: 61695,
        code: 147,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::OCBI,
    },
    OpCode {
        display: "ocbp @Rn",
        mask: 61695,
        code: 163,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::OCBP,
    },
    OpCode {
        display: "ocbwb @Rn",
        mask: 61695,
        code: 179,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::OCBWB,
    },
    OpCode {
        display: "pref @Rn",
        mask: 61695,
        code: 131,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::PREF,
    },
    OpCode {
        display: "prefi @Rn",
        mask: 61695,
        code: 211,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::PREFI,
    },
    OpCode {
        display: "rte",
        mask: 65535,
        code: 43,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::RTE,
    },
    OpCode {
        display: "sets",
        mask: 65535,
        code: 88,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SETS,
    },
    OpCode {
        display: "sett",
        mask: 65535,
        code: 24,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SETT,
    },
    OpCode {
        display: "sleep",
        mask: 65535,
        code: 27,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SLEEP,
    },
    OpCode {
        display: "stc SR,Rn",
        mask: 61695,
        code: 2,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCSR,
    },
    OpCode {
        display: "stc.l SR,@-Rn",
        mask: 61695,
        code: 16387,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCMSR,
    },
    OpCode {
        display: "stc GBR,Rn",
        mask: 61695,
        code: 18,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCGBR,
    },
    OpCode {
        display: "stc.l GBR,@-Rn",
        mask: 61695,
        code: 16403,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCMGBR,
    },
    OpCode {
        display: "stc VBR,Rn",
        mask: 61695,
        code: 34,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCVBR,
    },
    OpCode {
        display: "stc.l VBR,@-Rn",
        mask: 61695,
        code: 16419,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCMVBR,
    },
    OpCode {
        display: "stc SGR,Rn",
        mask: 61695,
        code: 58,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCSGR,
    },
    OpCode {
        display: "stc.l SGR,@-Rn",
        mask: 61695,
        code: 16434,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCMSGR,
    },
    OpCode {
        display: "stc SSR,Rn",
        mask: 61695,
        code: 50,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCSSR,
    },
    OpCode {
        display: "stc.l SSR,@-Rn",
        mask: 61695,
        code: 16435,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCMSSR,
    },
    OpCode {
        display: "stc SPC,Rn",
        mask: 61695,
        code: 66,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCSPC,
    },
    OpCode {
        display: "stc.l SPC,@-Rn",
        mask: 61695,
        code: 16451,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCMSPC,
    },
    OpCode {
        display: "stc DBR,Rn",
        mask: 61695,
        code: 250,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCDBR,
    },
    OpCode {
        display: "stc.l DBR,@-Rn",
        mask: 61695,
        code: 16626,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STCMDBR,
    },
    OpCode {
        display: "stc Rm_BANK,Rn",
        mask: 61583,
        code: 130,
        args: OpCodeArgs {
            n: 3840,
            m: 112,
            d: 0,
            i: 0,
        },
        callee: CPU::STCRm_BANK,
    },
    OpCode {
        display: "stc.l Rm_BANK,@-Rn",
        mask: 61583,
        code: 16515,
        args: OpCodeArgs {
            n: 3840,
            m: 112,
            d: 0,
            i: 0,
        },
        callee: CPU::STCMRm_BANK,
    },
    OpCode {
        display: "sts MACH,Rn",
        mask: 61695,
        code: 10,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSMACH,
    },
    OpCode {
        display: "sts.l MACH,@-Rn",
        mask: 61695,
        code: 16386,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSMMACH,
    },
    OpCode {
        display: "sts MACL,Rn",
        mask: 61695,
        code: 26,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSMACL,
    },
    OpCode {
        display: "sts.l MACL,@-Rn",
        mask: 61695,
        code: 16402,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSMMACL,
    },
    OpCode {
        display: "sts PR,Rn",
        mask: 61695,
        code: 42,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSPR,
    },
    OpCode {
        display: "sts.l PR,@-Rn",
        mask: 61695,
        code: 16418,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSMPR,
    },
    OpCode {
        display: "synco",
        mask: 65535,
        code: 171,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::SYNCO,
    },
    OpCode {
        display: "trapa #imm",
        mask: 65280,
        code: 49920,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 255,
        },
        callee: CPU::TRAPA,
    },
    OpCode {
        display: "fmov FRm,FRn",
        mask: 61455,
        code: 61452,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV,
    },
    OpCode {
        display: "fmov.s @Rm,FRn",
        mask: 61455,
        code: 61448,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_LOAD,
    },
    OpCode {
        display: "fmov.s FRm,@Rn",
        mask: 61455,
        code: 61450,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_STORE,
    },
    OpCode {
        display: "fmov.s @Rm+,FRn",
        mask: 61455,
        code: 61449,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_RESTORE,
    },
    OpCode {
        display: "fmov.s FRm,@-Rn",
        mask: 61455,
        code: 61451,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_SAVE,
    },
    OpCode {
        display: "fmov.s @(R0,Rm),FRn",
        mask: 61455,
        code: 61446,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_INDEX_LOAD,
    },
    OpCode {
        display: "fmov.s FRm,@(R0,Rn)",
        mask: 61455,
        code: 61447,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_INDEX_STORE,
    },
    OpCode {
        display: "fmov DRm,DRn",
        mask: 61727,
        code: 61452,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_DR,
    },
    OpCode {
        display: "fmov DRm,XDn",
        mask: 61727,
        code: 61708,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_DRXD,
    },
    OpCode {
        display: "fmov XDm,DRn",
        mask: 61727,
        code: 61468,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_XDDR,
    },
    OpCode {
        display: "fmov XDm,XDn",
        mask: 61727,
        code: 61724,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_XDXD,
    },
    OpCode {
        display: "fmov.d @Rm,DRn",
        mask: 61711,
        code: 61448,
        args: OpCodeArgs {
            n: 3584,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_LOAD_DR,
    },
    OpCode {
        display: "fmov.d @Rm,XDn",
        mask: 61711,
        code: 61704,
        args: OpCodeArgs {
            n: 3584,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_LOAD_XD,
    },
    OpCode {
        display: "fmov.d DRm,@Rn",
        mask: 61471,
        code: 61450,
        args: OpCodeArgs {
            n: 3840,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_STORE_DR,
    },
    OpCode {
        display: "fmov.d XDm,@Rn",
        mask: 61471,
        code: 61466,
        args: OpCodeArgs {
            n: 3840,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_STORE_XD,
    },
    OpCode {
        display: "fmov.d @Rm+,DRn",
        mask: 61711,
        code: 61449,
        args: OpCodeArgs {
            n: 3584,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_RESTORE_DR,
    },
    OpCode {
        display: "fmov.d @Rm+,XDn",
        mask: 61711,
        code: 61705,
        args: OpCodeArgs {
            n: 3584,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_RESTORE_XD,
    },
    OpCode {
        display: "fmov.d DRm,@-Rn",
        mask: 61471,
        code: 61451,
        args: OpCodeArgs {
            n: 3840,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_SAVE_DR,
    },
    OpCode {
        display: "fmov.d XDm,@-Rn",
        mask: 61471,
        code: 61467,
        args: OpCodeArgs {
            n: 3840,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_SAVE_XD,
    },
    OpCode {
        display: "fmov.d @(R0,Rm),DRn",
        mask: 61711,
        code: 61446,
        args: OpCodeArgs {
            n: 3584,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_INDEX_LOAD_DR,
    },
    OpCode {
        display: "fmov.d @(R0,Rm),XDn",
        mask: 61711,
        code: 61702,
        args: OpCodeArgs {
            n: 3584,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_INDEX_LOAD_XD,
    },
    OpCode {
        display: "fmov.d DRm,@(R0,Rn)",
        mask: 61471,
        code: 61447,
        args: OpCodeArgs {
            n: 3840,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_INDEX_STORE_DR,
    },
    OpCode {
        display: "fmov.d XDm,@(R0,Rn)",
        mask: 61471,
        code: 61463,
        args: OpCodeArgs {
            n: 3840,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMOV_INDEX_STORE_XD,
    },
    OpCode {
        display: "fldi0 FRn",
        mask: 61695,
        code: 61581,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FLDI0,
    },
    OpCode {
        display: "fldi1 FRn",
        mask: 61695,
        code: 61597,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FLDI1,
    },
    OpCode {
        display: "flds FRm,FPUL",
        mask: 61695,
        code: 61469,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::FLDS,
    },
    OpCode {
        display: "fsts FPUL,FRn",
        mask: 61695,
        code: 61453,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FSTS,
    },
    OpCode {
        display: "fabs FRn",
        mask: 61695,
        code: 61533,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FABS,
    },
    OpCode {
        display: "fneg FRn",
        mask: 61695,
        code: 61517,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FNEG,
    },
    OpCode {
        display: "fadd FRm,FRn",
        mask: 61455,
        code: 61440,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FADD,
    },
    OpCode {
        display: "fsub FRm,FRn",
        mask: 61455,
        code: 61441,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FSUB,
    },
    OpCode {
        display: "fmul FRm,FRn",
        mask: 61455,
        code: 61442,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMUL,
    },
    OpCode {
        display: "fmac FR0,FRm,FRn",
        mask: 61455,
        code: 61454,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FMAC,
    },
    OpCode {
        display: "fdiv FRm,FRn",
        mask: 61455,
        code: 61443,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FDIV,
    },
    OpCode {
        display: "fsqrt FRn",
        mask: 61695,
        code: 61549,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FSQRT,
    },
    OpCode {
        display: "fcmp/eq FRm,FRn",
        mask: 61455,
        code: 61444,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FCMP_EQ,
    },
    OpCode {
        display: "fcmp/gt FRm,FRn",
        mask: 61455,
        code: 61445,
        args: OpCodeArgs {
            n: 3840,
            m: 240,
            d: 0,
            i: 0,
        },
        callee: CPU::FCMP_GT,
    },
    OpCode {
        display: "float FPUL,FRn",
        mask: 61695,
        code: 61485,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FLOAT_single,
    },
    OpCode {
        display: "ftrc FRm,FPUL",
        mask: 61695,
        code: 61501,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::FTRC_single,
    },
    OpCode {
        display: "fipr FVm,FVn",
        mask: 61695,
        code: 61677,
        args: OpCodeArgs {
            n: 3072,
            m: 768,
            d: 0,
            i: 0,
        },
        callee: CPU::FIPR,
    },
    OpCode {
        display: "ftrv XMTRX,FVn",
        mask: 62463,
        code: 61949,
        args: OpCodeArgs {
            n: 3072,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FTRV,
    },
    OpCode {
        display: "fsrra FRn",
        mask: 61695,
        code: 61565,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FSRRA,
    },
    OpCode {
        display: "fsca FPUL,DRn",
        mask: 61951,
        code: 61693,
        args: OpCodeArgs {
            n: 3584,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FSCA,
    },
    OpCode {
        display: "fabs DRn",
        mask: 61951,
        code: 61533,
        args: OpCodeArgs {
            n: 3584,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FABS_DUP,
    },
    OpCode {
        display: "fneg DRn",
        mask: 61951,
        code: 61517,
        args: OpCodeArgs {
            n: 3584,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FNEG_DUP,
    },
    OpCode {
        display: "fadd DRm,DRn",
        mask: 61727,
        code: 61440,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FADD_DUP,
    },
    OpCode {
        display: "fsub DRm,DRn",
        mask: 61727,
        code: 61441,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FSUB_DUP,
    },
    OpCode {
        display: "fmul DRm,DRn",
        mask: 61727,
        code: 61442,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FMUL_DUP,
    },
    OpCode {
        display: "fdiv DRm,DRn",
        mask: 61727,
        code: 61443,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FDIV_DUP,
    },
    OpCode {
        display: "fsqrt DRn",
        mask: 61951,
        code: 61549,
        args: OpCodeArgs {
            n: 3584,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FSQRT_DUP,
    },
    OpCode {
        display: "fcmp/eq DRm,DRn",
        mask: 61727,
        code: 61444,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FCMP_EQ_DUP,
    },
    OpCode {
        display: "fcmp/gt DRm,DRn",
        mask: 61727,
        code: 61445,
        args: OpCodeArgs {
            n: 3584,
            m: 224,
            d: 0,
            i: 0,
        },
        callee: CPU::FCMP_GT_DUP,
    },
    OpCode {
        display: "float FPUL,DRn",
        mask: 61951,
        code: 61485,
        args: OpCodeArgs {
            n: 3584,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FLOAT_double,
    },
    OpCode {
        display: "ftrc DRm,FPUL",
        mask: 61951,
        code: 61501,
        args: OpCodeArgs {
            n: 0,
            m: 3584,
            d: 0,
            i: 0,
        },
        callee: CPU::FTRC_double,
    },
    OpCode {
        display: "fcnvds DRm,FPUL",
        mask: 61951,
        code: 61629,
        args: OpCodeArgs {
            n: 0,
            m: 3584,
            d: 0,
            i: 0,
        },
        callee: CPU::FCNVDS,
    },
    OpCode {
        display: "fcnvsd FPUL,DRn",
        mask: 61951,
        code: 61613,
        args: OpCodeArgs {
            n: 3584,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FCNVSD,
    },
    OpCode {
        display: "lds Rm,FPSCR",
        mask: 61695,
        code: 16490,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSFPSCR,
    },
    OpCode {
        display: "sts FPSCR,Rn",
        mask: 61695,
        code: 106,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSFPSCR,
    },
    OpCode {
        display: "lds.l @Rm+,FPSCR",
        mask: 61695,
        code: 16486,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSMFPSCR,
    },
    OpCode {
        display: "sts.l FPSCR,@-Rn",
        mask: 61695,
        code: 16482,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSMFPSCR,
    },
    OpCode {
        display: "lds Rm,FPUL",
        mask: 61695,
        code: 16474,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSFPUL,
    },
    OpCode {
        display: "sts FPUL,Rn",
        mask: 61695,
        code: 90,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSFPUL,
    },
    OpCode {
        display: "lds.l @Rm+,FPUL",
        mask: 61695,
        code: 16470,
        args: OpCodeArgs {
            n: 0,
            m: 3840,
            d: 0,
            i: 0,
        },
        callee: CPU::LDSMFPUL,
    },
    OpCode {
        display: "sts.l FPUL,@-Rn",
        mask: 61695,
        code: 16466,
        args: OpCodeArgs {
            n: 3840,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::STSMFPUL,
    },
    OpCode {
        display: "frchg",
        mask: 65535,
        code: 64509,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FRCHG,
    },
    OpCode {
        display: "fschg",
        mask: 65535,
        code: 62461,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FSCHG,
    },
    OpCode {
        display: "fpchg",
        mask: 65535,
        code: 63485,
        args: OpCodeArgs {
            n: 0,
            m: 0,
            d: 0,
            i: 0,
        },
        callee: CPU::FPCHG,
    },
];
