.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__DR, CYREG_GPIO_PRT1_DR
.set Rx_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Rx_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Rx_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Rx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Rx_1__0__HSIOM_MASK, 0x0F000000
.set Rx_1__0__HSIOM_SHIFT, 24
.set Rx_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Rx_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Rx_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Rx_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Rx_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Rx_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Rx_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Rx_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Rx_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Rx_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Rx_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Rx_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Rx_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Rx_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Rx_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Rx_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Rx_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Rx_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Rx_1__0__PC, CYREG_GPIO_PRT1_PC
.set Rx_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Rx_1__0__PORT, 1
.set Rx_1__0__PS, CYREG_GPIO_PRT1_PS
.set Rx_1__0__SHIFT, 6
.set Rx_1__DR, CYREG_GPIO_PRT1_DR
.set Rx_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Rx_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Rx_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Rx_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Rx_1__INTR, CYREG_GPIO_PRT1_INTR
.set Rx_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Rx_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Rx_1__MASK, 0x40
.set Rx_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Rx_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Rx_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Rx_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Rx_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Rx_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Rx_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Rx_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Rx_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Rx_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Rx_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Rx_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Rx_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Rx_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Rx_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Rx_1__PC, CYREG_GPIO_PRT1_PC
.set Rx_1__PC2, CYREG_GPIO_PRT1_PC2
.set Rx_1__PORT, 1
.set Rx_1__PS, CYREG_GPIO_PRT1_PS
.set Rx_1__SHIFT, 6

/* Tx_1 */
.set Tx_1__0__DR, CYREG_GPIO_PRT1_DR
.set Tx_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Tx_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Tx_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Tx_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Tx_1__0__HSIOM_MASK, 0x00F00000
.set Tx_1__0__HSIOM_SHIFT, 20
.set Tx_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Tx_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Tx_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Tx_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Tx_1__0__MASK, 0x20
.set Tx_1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Tx_1__0__OUT_SEL_SHIFT, 10
.set Tx_1__0__OUT_SEL_VAL, 1
.set Tx_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Tx_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Tx_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Tx_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Tx_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Tx_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Tx_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Tx_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Tx_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Tx_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Tx_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Tx_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Tx_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Tx_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Tx_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Tx_1__0__PC, CYREG_GPIO_PRT1_PC
.set Tx_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Tx_1__0__PORT, 1
.set Tx_1__0__PS, CYREG_GPIO_PRT1_PS
.set Tx_1__0__SHIFT, 5
.set Tx_1__DR, CYREG_GPIO_PRT1_DR
.set Tx_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Tx_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Tx_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Tx_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Tx_1__INTR, CYREG_GPIO_PRT1_INTR
.set Tx_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Tx_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Tx_1__MASK, 0x20
.set Tx_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Tx_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Tx_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Tx_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Tx_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Tx_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Tx_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Tx_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Tx_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Tx_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Tx_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Tx_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Tx_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Tx_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Tx_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Tx_1__PC, CYREG_GPIO_PRT1_PC
.set Tx_1__PC2, CYREG_GPIO_PRT1_PC2
.set Tx_1__PORT, 1
.set Tx_1__PS, CYREG_GPIO_PRT1_PS
.set Tx_1__SHIFT, 5

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_UDB_W8_CTL3
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_UDB_W8_CTL3
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_UDB_W8_MSK3
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK3
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST3
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A3
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_UDB_W8_A03
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_UDB_W8_A13
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D3
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_UDB_W8_D03
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_UDB_W8_D13
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F3
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_UDB_W8_F03
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_UDB_W8_F13
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_UDB_W8_MSK2
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_UDB_W8_ST2
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_UDB_W16_A01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_UDB_W16_A11
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_UDB_W16_D01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_UDB_W16_D11
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_UDB_W16_F01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_UDB_W16_F11
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A11
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D11
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F01
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F11
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set UART_BUART_sTX_TxShifter_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set UART_BUART_sTX_TxShifter_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set UART_BUART_sTX_TxShifter_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set UART_BUART_sTX_TxShifter_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set UART_BUART_sTX_TxShifter_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set UART_BUART_sTX_TxShifter_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set UART_BUART_sTX_TxShifter_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A00
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A10
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D00
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D10
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F00
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F10
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set UART_BUART_sTX_TxSts__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set UART_BUART_sTX_TxSts__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK0
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST0

/* UART_IntClock */
.set UART_IntClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set UART_IntClock__DIV_ID, 0x00000040
.set UART_IntClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set UART_IntClock__PA_DIV_ID, 0x000000FF

/* Clock */
.set Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock__DIV_ID, 0x00000042
.set Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock__PA_DIV_ID, 0x000000FF

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL8
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Pin_red */
.set Pin_red__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_red__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_red__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_red__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_red__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_red__0__HSIOM_MASK, 0x0F000000
.set Pin_red__0__HSIOM_SHIFT, 24
.set Pin_red__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_red__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_red__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_red__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_red__0__MASK, 0x40
.set Pin_red__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_red__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_red__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_red__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_red__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_red__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_red__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_red__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_red__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_red__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_red__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_red__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_red__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_red__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_red__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_red__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_red__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_red__0__PORT, 2
.set Pin_red__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_red__0__SHIFT, 6
.set Pin_red__DR, CYREG_GPIO_PRT2_DR
.set Pin_red__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_red__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_red__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_red__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_red__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_red__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_red__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_red__MASK, 0x40
.set Pin_red__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_red__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_red__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_red__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_red__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_red__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_red__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_red__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_red__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_red__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_red__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_red__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_red__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_red__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_red__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_red__PC, CYREG_GPIO_PRT2_PC
.set Pin_red__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_red__PORT, 2
.set Pin_red__PS, CYREG_GPIO_PRT2_PS
.set Pin_red__SHIFT, 6

/* Pin_blue */
.set Pin_blue__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_blue__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_blue__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_blue__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_blue__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_blue__0__HSIOM_MASK, 0xF0000000
.set Pin_blue__0__HSIOM_SHIFT, 28
.set Pin_blue__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_blue__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_blue__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_blue__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_blue__0__MASK, 0x80
.set Pin_blue__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_blue__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_blue__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_blue__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_blue__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_blue__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_blue__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_blue__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_blue__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_blue__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_blue__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_blue__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_blue__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_blue__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_blue__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_blue__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_blue__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_blue__0__PORT, 3
.set Pin_blue__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_blue__0__SHIFT, 7
.set Pin_blue__DR, CYREG_GPIO_PRT3_DR
.set Pin_blue__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_blue__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_blue__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_blue__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_blue__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_blue__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_blue__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_blue__MASK, 0x80
.set Pin_blue__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_blue__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_blue__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_blue__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_blue__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_blue__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_blue__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_blue__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_blue__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_blue__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_blue__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_blue__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_blue__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_blue__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_blue__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_blue__PC, CYREG_GPIO_PRT3_PC
.set Pin_blue__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_blue__PORT, 3
.set Pin_blue__PS, CYREG_GPIO_PRT3_PS
.set Pin_blue__SHIFT, 7

/* isr_stop */
.set isr_stop__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_stop__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_stop__INTC_MASK, 0x02
.set isr_stop__INTC_NUMBER, 1
.set isr_stop__INTC_PRIOR_MASK, 0xC000
.set isr_stop__INTC_PRIOR_NUM, 3
.set isr_stop__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_stop__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_stop__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_uart */
.set isr_uart__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_uart__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_uart__INTC_MASK, 0x40000
.set isr_uart__INTC_NUMBER, 18
.set isr_uart__INTC_PRIOR_MASK, 0xC00000
.set isr_uart__INTC_PRIOR_NUM, 3
.set isr_uart__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_uart__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_uart__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_wire */
.set isr_wire__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_wire__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_wire__INTC_MASK, 0x20000
.set isr_wire__INTC_NUMBER, 17
.set isr_wire__INTC_PRIOR_MASK, 0xC000
.set isr_wire__INTC_PRIOR_NUM, 3
.set isr_wire__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set isr_wire__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_wire__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* pin_wire */
.set pin_wire__0__DR, CYREG_GPIO_PRT1_DR
.set pin_wire__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pin_wire__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pin_wire__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pin_wire__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pin_wire__0__HSIOM_MASK, 0x0000000F
.set pin_wire__0__HSIOM_SHIFT, 0
.set pin_wire__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pin_wire__0__INTR, CYREG_GPIO_PRT1_INTR
.set pin_wire__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pin_wire__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pin_wire__0__MASK, 0x01
.set pin_wire__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pin_wire__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pin_wire__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pin_wire__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pin_wire__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pin_wire__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pin_wire__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pin_wire__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pin_wire__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pin_wire__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pin_wire__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pin_wire__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pin_wire__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pin_wire__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pin_wire__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pin_wire__0__PC, CYREG_GPIO_PRT1_PC
.set pin_wire__0__PC2, CYREG_GPIO_PRT1_PC2
.set pin_wire__0__PORT, 1
.set pin_wire__0__PS, CYREG_GPIO_PRT1_PS
.set pin_wire__0__SHIFT, 0
.set pin_wire__DR, CYREG_GPIO_PRT1_DR
.set pin_wire__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pin_wire__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pin_wire__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pin_wire__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pin_wire__INTR, CYREG_GPIO_PRT1_INTR
.set pin_wire__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pin_wire__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pin_wire__MASK, 0x01
.set pin_wire__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pin_wire__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pin_wire__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pin_wire__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pin_wire__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pin_wire__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pin_wire__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pin_wire__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pin_wire__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pin_wire__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pin_wire__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pin_wire__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pin_wire__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pin_wire__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pin_wire__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pin_wire__PC, CYREG_GPIO_PRT1_PC
.set pin_wire__PC2, CYREG_GPIO_PRT1_PC2
.set pin_wire__PORT, 1
.set pin_wire__PS, CYREG_GPIO_PRT1_PS
.set pin_wire__SHIFT, 0

/* Pin_green */
.set Pin_green__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_green__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_green__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_green__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_green__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_green__0__HSIOM_MASK, 0x0F000000
.set Pin_green__0__HSIOM_SHIFT, 24
.set Pin_green__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_green__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_green__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_green__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_green__0__MASK, 0x40
.set Pin_green__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_green__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_green__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_green__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_green__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_green__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_green__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_green__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_green__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_green__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_green__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_green__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_green__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_green__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_green__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_green__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_green__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_green__0__PORT, 3
.set Pin_green__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_green__0__SHIFT, 6
.set Pin_green__DR, CYREG_GPIO_PRT3_DR
.set Pin_green__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_green__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_green__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_green__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_green__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_green__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_green__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_green__MASK, 0x40
.set Pin_green__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_green__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_green__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_green__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_green__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_green__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_green__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_green__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_green__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_green__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_green__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_green__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_green__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_green__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_green__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_green__PC, CYREG_GPIO_PRT3_PC
.set Pin_green__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_green__PORT, 3
.set Pin_green__PS, CYREG_GPIO_PRT3_PS
.set Pin_green__SHIFT, 6

/* butt_stop */
.set butt_stop__0__DR, CYREG_GPIO_PRT2_DR
.set butt_stop__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set butt_stop__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set butt_stop__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set butt_stop__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set butt_stop__0__HSIOM_MASK, 0xF0000000
.set butt_stop__0__HSIOM_SHIFT, 28
.set butt_stop__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set butt_stop__0__INTR, CYREG_GPIO_PRT2_INTR
.set butt_stop__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set butt_stop__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set butt_stop__0__MASK, 0x80
.set butt_stop__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set butt_stop__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set butt_stop__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set butt_stop__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set butt_stop__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set butt_stop__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set butt_stop__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set butt_stop__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set butt_stop__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set butt_stop__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set butt_stop__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set butt_stop__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set butt_stop__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set butt_stop__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set butt_stop__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set butt_stop__0__PC, CYREG_GPIO_PRT2_PC
.set butt_stop__0__PC2, CYREG_GPIO_PRT2_PC2
.set butt_stop__0__PORT, 2
.set butt_stop__0__PS, CYREG_GPIO_PRT2_PS
.set butt_stop__0__SHIFT, 7
.set butt_stop__DR, CYREG_GPIO_PRT2_DR
.set butt_stop__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set butt_stop__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set butt_stop__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set butt_stop__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set butt_stop__INTR, CYREG_GPIO_PRT2_INTR
.set butt_stop__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set butt_stop__INTSTAT, CYREG_GPIO_PRT2_INTR
.set butt_stop__MASK, 0x80
.set butt_stop__PA__CFG0, CYREG_UDB_PA2_CFG0
.set butt_stop__PA__CFG1, CYREG_UDB_PA2_CFG1
.set butt_stop__PA__CFG10, CYREG_UDB_PA2_CFG10
.set butt_stop__PA__CFG11, CYREG_UDB_PA2_CFG11
.set butt_stop__PA__CFG12, CYREG_UDB_PA2_CFG12
.set butt_stop__PA__CFG13, CYREG_UDB_PA2_CFG13
.set butt_stop__PA__CFG14, CYREG_UDB_PA2_CFG14
.set butt_stop__PA__CFG2, CYREG_UDB_PA2_CFG2
.set butt_stop__PA__CFG3, CYREG_UDB_PA2_CFG3
.set butt_stop__PA__CFG4, CYREG_UDB_PA2_CFG4
.set butt_stop__PA__CFG5, CYREG_UDB_PA2_CFG5
.set butt_stop__PA__CFG6, CYREG_UDB_PA2_CFG6
.set butt_stop__PA__CFG7, CYREG_UDB_PA2_CFG7
.set butt_stop__PA__CFG8, CYREG_UDB_PA2_CFG8
.set butt_stop__PA__CFG9, CYREG_UDB_PA2_CFG9
.set butt_stop__PC, CYREG_GPIO_PRT2_PC
.set butt_stop__PC2, CYREG_GPIO_PRT2_PC2
.set butt_stop__PORT, 2
.set butt_stop__PS, CYREG_GPIO_PRT2_PS
.set butt_stop__SHIFT, 7

/* Timer_uart_cy_m0s8_tcpwm_1 */
.set Timer_uart_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Timer_uart_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Timer_uart_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Timer_uart_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Timer_uart_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Timer_uart_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Timer_uart_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Timer_uart_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Timer_uart_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Timer_uart_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Timer_uart_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Timer_uart_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Timer_uart_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Timer_uart_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Timer_uart_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_wire_cy_m0s8_tcpwm_1 */
.set Timer_wire_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer_wire_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer_wire_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer_wire_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer_wire_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer_wire_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer_wire_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer_wire_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer_wire_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer_wire_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer_wire_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer_wire_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer_wire_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer_wire_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer_wire_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* isr_ustart */
.set isr_ustart__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_ustart__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_ustart__INTC_MASK, 0x04
.set isr_ustart__INTC_NUMBER, 2
.set isr_ustart__INTC_PRIOR_MASK, 0xC00000
.set isr_ustart__INTC_PRIOR_NUM, 3
.set isr_ustart__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_ustart__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_ustart__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_wstart */
.set isr_wstart__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_wstart__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_wstart__INTC_MASK, 0x08
.set isr_wstart__INTC_NUMBER, 3
.set isr_wstart__INTC_PRIOR_MASK, 0xC0000000
.set isr_wstart__INTC_PRIOR_NUM, 3
.set isr_wstart__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_wstart__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_wstart__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
