// Seed: 3409934106
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
  logic id_3;
  type_9(
      id_0, id_2
  );
  always @(1 or 1) id_2 = 1'b0;
  logic id_4 = id_3;
  type_11(
      id_3 == 1'h0, id_2, id_1, id_3, id_2, (1), id_2 - id_1, id_0
  );
  logic id_5 = 1;
  logic id_6 = 1;
  logic id_7;
endmodule
`default_nettype module_0
