0.7
2020.2
Oct 14 2022
05:20:55
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/AESL_automem_a.v,1730527604,systemVerilog,,,,AESL_automem_a,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/AESL_automem_b.v,1730527604,systemVerilog,,,,AESL_automem_b,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/AESL_automem_result.v,1730527604,systemVerilog,,,,AESL_automem_result,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/csv_file_dump.svh,1730527604,verilog,,,,,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/dataflow_monitor.sv,1730527604,systemVerilog,D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/nodf_module_interface.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/upc_loop_interface.svh,,D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/dump_file_agent.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/csv_file_dump.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/sample_agent.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/loop_sample_agent.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/sample_manager.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/nodf_module_interface.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/nodf_module_monitor.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/upc_loop_interface.svh;D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/dump_file_agent.svh,1730527604,verilog,,,,,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/fifo_para.vh,1730527604,verilog,,,,,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/loop_sample_agent.svh,1730527604,verilog,,,,,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/matrixa.autotb.v,1730527604,systemVerilog,,,D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/fifo_para.vh,apatb_matrixa_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/matrixa.v,1730527565,systemVerilog,,,,matrixa,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/matrixa_flow_control_loop_pipe.v,1730527566,systemVerilog,,,,matrixa_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/nodf_module_interface.svh,1730527604,verilog,,,,nodf_module_intf,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/nodf_module_monitor.svh,1730527604,verilog,,,,,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/sample_agent.svh,1730527604,verilog,,,,,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/sample_manager.svh,1730527604,verilog,,,,,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/upc_loop_interface.svh,1730527604,verilog,,,,upc_loop_intf,,,,,,,,
D:/FPGA-24/matrix_adder/matrixa/solution1/sim/verilog/upc_loop_monitor.svh,1730527604,verilog,,,,,,,,,,,,
