#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun May 12 21:17:53 2019
# Process ID: 8392
# Current directory: P:/ENEL373/Assignment/Lab_A01_group_15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11120 P:\ENEL373\Assignment\Lab_A01_group_15\Assignment.xpr
# Log file: P:/ENEL373/Assignment/Lab_A01_group_15/vivado.log
# Journal file: P:/ENEL373/Assignment/Lab_A01_group_15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'P:/ENEL373/Assignment/Lab_A01_group_15/Week3Lab3Project2.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 799.508 ; gain = 132.391
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib [P:/ENEL373/Assignment/Lab_A01_group_15/Assigupdate_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "component". [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:95]
[Sun May 12 22:37:07 2019] Launched synth_1...
Run output will be captured here: P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:1]
[Sun May 12 22:38:56 2019] Launched synth_1...
Run output will be captured here: P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.runs/synth_1/runme.log
launch_runs impl_1
[Sun May 12 22:39:52 2019] Launched impl_1...
Run output will be captured here: P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun May 12 22:41:15 2019] Launched impl_1...
Run output will be captured here: P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292743741A
set_property PROGRAM.FILE {P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.runs/impl_1/top_level.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug corereset_run synth_1 -noclean_dir 
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

exit
INFO: [Common 17-206] Exiting Vivado at Sun May 12 22:54:26 2019...
 clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: top_level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:50 ; elapsed = 01:28:47 . Memory (MB): peak = 974.582 ; gain = 768.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:43]
INFO: [Synth 8-3491] module 'FSM' declared at 'P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/FSM.vhd:34' bound to instance 'U1' of component 'FSM' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:118]
INFO: [Synth 8-638] synthesizing module 'FSM' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/FSM.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FSM' (1#1) [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/FSM.vhd:46]
INFO: [Synth 8-3491] module 'register1' declared at 'P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:34' bound to instance 'U2' of component 'register1' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:121]
INFO: [Synth 8-638] synthesizing module 'register1' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:43]
WARNING: [Synth 8-614] signal 'btnu' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:48]
WARNING: [Synth 8-614] signal 'sw1_input' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'register1' (2#1) [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:43]
INFO: [Synth 8-3491] module 'register2' declared at 'P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:34' bound to instance 'U3' of component 'register2' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:124]
INFO: [Synth 8-638] synthesizing module 'register2' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:43]
WARNING: [Synth 8-614] signal 'btnc' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:46]
WARNING: [Synth 8-614] signal 'sw2_input' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'register2' (3#1) [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:43]
INFO: [Synth 8-3491] module 'alu_op' declared at 'P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:36' bound to instance 'U4' of component 'alu_op' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:127]
INFO: [Synth 8-638] synthesizing module 'alu_op' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:48]
WARNING: [Synth 8-614] signal 'btnd' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:54]
WARNING: [Synth 8-614] signal 'operation' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:54]
WARNING: [Synth 8-614] signal 'operand1' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:54]
WARNING: [Synth 8-614] signal 'operand2' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'alu_op' (4#1) [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:48]
INFO: [Synth 8-3491] module 'output_reg' declared at 'P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/output_reg.vhd:34' bound to instance 'U5' of component 'output_reg' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:130]
INFO: [Synth 8-638] synthesizing module 'output_reg' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/output_reg.vhd:42]
WARNING: [Synth 8-614] signal 'alu_in' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/output_reg.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'output_reg' (5#1) [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/output_reg.vhd:42]
INFO: [Synth 8-3491] module 'led_output' declared at 'P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:34' bound to instance 'U6' of component 'led_output' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:133]
INFO: [Synth 8-638] synthesizing module 'led_output' [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:46]
WARNING: [Synth 8-614] signal 'states' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:51]
WARNING: [Synth 8-614] signal 'reg1' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:51]
WARNING: [Synth 8-614] signal 'reg2' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:51]
WARNING: [Synth 8-614] signal 'reg3' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:51]
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'led_output' (6#1) [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'top_level' (7#1) [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:43]
WARNING: [Synth 8-3331] design led_output has unconnected port clock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:51 ; elapsed = 01:28:48 . Memory (MB): peak = 1002.672 ; gain = 796.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:51 ; elapsed = 01:28:49 . Memory (MB): peak = 1002.672 ; gain = 796.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:07 ; elapsed = 01:29:02 . Memory (MB): peak = 1321.781 ; gain = 1115.238
24 Infos, 16 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1321.781 ; gain = 389.977
set_property is_enabled true [get_files  P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/BCD_sevenseg.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/BCD_sevenseg.vhd]
reset_run synth_1
launch_runs synth_1
[Sun May 12 22:52:09 2019] Launched synth_1...
Run output will be captured here: P:/ENEL373/Assignment/Lab_A01_group_15/Assignment.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 12 22:55:03 2019...
