<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p823" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_823{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_823{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_823{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_823{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_823{left:165px;bottom:1022px;letter-spacing:-0.12px;}
#t6_823{left:103px;bottom:998px;letter-spacing:-0.14px;}
#t7_823{left:165px;bottom:998px;letter-spacing:-0.17px;}
#t8_823{left:236px;bottom:998px;letter-spacing:-0.12px;}
#t9_823{left:236px;bottom:981px;letter-spacing:-0.12px;}
#ta_823{left:236px;bottom:964px;letter-spacing:-0.12px;}
#tb_823{left:236px;bottom:947px;letter-spacing:-0.12px;}
#tc_823{left:236px;bottom:930px;letter-spacing:-0.11px;}
#td_823{left:236px;bottom:914px;letter-spacing:-0.12px;}
#te_823{left:165px;bottom:889px;letter-spacing:-0.16px;}
#tf_823{left:236px;bottom:889px;letter-spacing:-0.12px;}
#tg_823{left:236px;bottom:868px;letter-spacing:-0.16px;}
#th_823{left:236px;bottom:851px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#ti_823{left:236px;bottom:834px;letter-spacing:-0.12px;}
#tj_823{left:236px;bottom:817px;letter-spacing:-0.11px;}
#tk_823{left:165px;bottom:793px;letter-spacing:-0.16px;}
#tl_823{left:236px;bottom:793px;letter-spacing:-0.12px;}
#tm_823{left:236px;bottom:776px;letter-spacing:-0.1px;}
#tn_823{left:236px;bottom:759px;letter-spacing:-0.12px;}
#to_823{left:236px;bottom:742px;letter-spacing:-0.11px;}
#tp_823{left:236px;bottom:726px;letter-spacing:-0.12px;}
#tq_823{left:236px;bottom:709px;letter-spacing:-0.11px;}
#tr_823{left:236px;bottom:692px;letter-spacing:-0.11px;}
#ts_823{left:236px;bottom:675px;letter-spacing:-0.11px;}
#tt_823{left:236px;bottom:658px;letter-spacing:-0.11px;}
#tu_823{left:236px;bottom:642px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_823{left:236px;bottom:625px;letter-spacing:-0.11px;}
#tw_823{left:236px;bottom:608px;letter-spacing:-0.12px;}
#tx_823{left:236px;bottom:591px;letter-spacing:-0.12px;}
#ty_823{left:236px;bottom:574px;letter-spacing:-0.12px;}
#tz_823{left:165px;bottom:550px;letter-spacing:-0.09px;}
#t10_823{left:236px;bottom:550px;letter-spacing:-0.12px;}
#t11_823{left:236px;bottom:533px;letter-spacing:-0.11px;}
#t12_823{left:236px;bottom:516px;letter-spacing:-0.12px;}
#t13_823{left:165px;bottom:492px;letter-spacing:-0.12px;}
#t14_823{left:103px;bottom:467px;letter-spacing:-0.16px;}
#t15_823{left:236px;bottom:467px;letter-spacing:-0.16px;}
#t16_823{left:251px;bottom:448px;letter-spacing:-0.11px;}
#t17_823{left:251px;bottom:428px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t18_823{left:251px;bottom:411px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t19_823{left:249px;bottom:391px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t1a_823{left:738px;bottom:391px;}
#t1b_823{left:748px;bottom:391px;}
#t1c_823{left:759px;bottom:391px;}
#t1d_823{left:769px;bottom:391px;letter-spacing:-0.09px;word-spacing:-0.24px;}
#t1e_823{left:258px;bottom:374px;letter-spacing:-0.1px;word-spacing:-0.39px;}
#t1f_823{left:728px;bottom:374px;}
#t1g_823{left:738px;bottom:374px;}
#t1h_823{left:748px;bottom:374px;}
#t1i_823{left:758px;bottom:374px;letter-spacing:-0.09px;word-spacing:-0.37px;}
#t1j_823{left:258px;bottom:357px;letter-spacing:-0.11px;}
#t1k_823{left:165px;bottom:333px;letter-spacing:-0.16px;}
#t1l_823{left:236px;bottom:333px;letter-spacing:-0.11px;}
#t1m_823{left:236px;bottom:316px;letter-spacing:-0.11px;}
#t1n_823{left:507px;bottom:316px;}
#t1o_823{left:514px;bottom:316px;}
#t1p_823{left:165px;bottom:292px;letter-spacing:-0.15px;}
#t1q_823{left:236px;bottom:292px;letter-spacing:-0.11px;}
#t1r_823{left:236px;bottom:275px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_823{left:236px;bottom:258px;letter-spacing:-0.11px;}
#t1t_823{left:165px;bottom:234px;letter-spacing:-0.16px;}
#t1u_823{left:236px;bottom:234px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t1v_823{left:236px;bottom:217px;letter-spacing:-0.11px;}
#t1w_823{left:236px;bottom:200px;letter-spacing:-0.11px;}
#t1x_823{left:236px;bottom:183px;letter-spacing:-0.12px;}
#t1y_823{left:236px;bottom:166px;letter-spacing:-0.12px;}
#t1z_823{left:236px;bottom:150px;letter-spacing:-0.12px;}
#t20_823{left:236px;bottom:133px;letter-spacing:-0.1px;}
#t21_823{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t22_823{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t23_823{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t24_823{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t25_823{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_823{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_823{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_823{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s4_823{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_823{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_823{font-size:14px;font-family:NeoSansIntel_b6r;color:#000;}
.s7_823{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_823{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts823" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_b6r;
	src: url("fonts/NeoSansIntel_b6r.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg823Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg823" style="-webkit-user-select: none;"><object width="935" height="1210" data="823/823.svg" type="image/svg+xml" id="pdf823" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_823" class="t s1_823">CPUIDâ€”CPU Identification </span>
<span id="t2_823" class="t s2_823">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_823" class="t s1_823">Vol. 2A </span><span id="t4_823" class="t s1_823">3-227 </span>
<span id="t5_823" class="t s3_823">Processor Extended State Enumeration Sub-leaf (Initial EAX Value = 0DH, ECX = 1) </span>
<span id="t6_823" class="t s4_823">0DH </span><span id="t7_823" class="t s4_823">EAX </span><span id="t8_823" class="t s4_823">Bit 00: XSAVEOPT is available. </span>
<span id="t9_823" class="t s4_823">Bit 01: Supports XSAVEC and the compacted form of XRSTOR if set. </span>
<span id="ta_823" class="t s4_823">Bit 02: Supports XGETBV with ECX = 1 if set. </span>
<span id="tb_823" class="t s4_823">Bit 03: Supports XSAVES/XRSTORS and IA32_XSS if set. </span>
<span id="tc_823" class="t s4_823">Bit 04: Supports extended feature disable (XFD) if set. </span>
<span id="td_823" class="t s4_823">Bits 31-05: Reserved. </span>
<span id="te_823" class="t s4_823">EBX </span><span id="tf_823" class="t s4_823">Bits 31-00: The size in bytes of the XSAVE area containing all states enabled by XCRO | IA32_XSS. </span>
<span id="tg_823" class="t s5_823">NOTES: </span>
<span id="th_823" class="t s4_823">If EAX[3] is enumerated as 0 and EAX[1] is enumerated as 1, EBX enumerates the size of the XSAVE area </span>
<span id="ti_823" class="t s4_823">containing all states enabled by XCRO. If EAX[1] and EAX[3] are both enumerated as 0, EBX enumerates </span>
<span id="tj_823" class="t s4_823">zero. </span>
<span id="tk_823" class="t s4_823">ECX </span><span id="tl_823" class="t s4_823">Bits 31-00: Reports the supported bits of the lower 32 bits of the IA32_XSS MSR. IA32_XSS[n] can be </span>
<span id="tm_823" class="t s4_823">set to 1 only if ECX[n] is 1. </span>
<span id="tn_823" class="t s4_823">Bits 07-00: Used for XCR0. </span>
<span id="to_823" class="t s4_823">Bit 08: PT state. </span>
<span id="tp_823" class="t s4_823">Bit 09: Used for XCR0. </span>
<span id="tq_823" class="t s4_823">Bit 10: PASID state. </span>
<span id="tr_823" class="t s4_823">Bit 11: CET user state. </span>
<span id="ts_823" class="t s4_823">Bit 12: CET supervisor state. </span>
<span id="tt_823" class="t s4_823">Bit 13: HDC state. </span>
<span id="tu_823" class="t s4_823">Bit 14: UINTR state. </span>
<span id="tv_823" class="t s4_823">Bit 15: LBR state (only for the architectural LBR feature). </span>
<span id="tw_823" class="t s4_823">Bit 16: HWP state. </span>
<span id="tx_823" class="t s4_823">Bits 18-17: Used for XCR0. </span>
<span id="ty_823" class="t s4_823">Bits 31-19: Reserved. </span>
<span id="tz_823" class="t s4_823">EDX </span><span id="t10_823" class="t s4_823">Bits 31-00: Reports the supported bits of the upper 32 bits of the IA32_XSS MSR. IA32_XSS[n+32] can </span>
<span id="t11_823" class="t s4_823">be set to 1 only if EDX[n] is 1. </span>
<span id="t12_823" class="t s4_823">Bits 31-00: Reserved. </span>
<span id="t13_823" class="t s3_823">Processor Extended State Enumeration Sub-leaves (Initial EAX Value = 0DH, ECX = n, n &gt; 1) </span>
<span id="t14_823" class="t s4_823">0DH </span><span id="t15_823" class="t s5_823">NOTES: </span>
<span id="t16_823" class="t s4_823">Leaf 0DH output depends on the initial value in ECX. </span>
<span id="t17_823" class="t s4_823">Each sub-leaf index (starting at position 2) is supported if it corresponds to a supported bit in either the </span>
<span id="t18_823" class="t s4_823">XCR0 register or the IA32_XSS MSR. </span>
<span id="t19_823" class="t s4_823">* If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf n (0 </span><span id="t1a_823" class="t s6_823">â‰¤ </span><span id="t1b_823" class="t s4_823">n </span><span id="t1c_823" class="t s6_823">â‰¤ </span><span id="t1d_823" class="t s4_823">31) is invalid </span>
<span id="t1e_823" class="t s4_823">if sub-leaf 0 returns 0 in EAX[n] and sub-leaf 1 returns 0 in ECX[n]. Sub-leaf n (32 </span><span id="t1f_823" class="t s6_823">â‰¤ </span><span id="t1g_823" class="t s4_823">n </span><span id="t1h_823" class="t s6_823">â‰¤ </span><span id="t1i_823" class="t s4_823">63) is invalid if </span>
<span id="t1j_823" class="t s4_823">sub-leaf 0 returns 0 in EDX[n-32] and sub-leaf 1 returns 0 in EDX[n-32]. </span>
<span id="t1k_823" class="t s4_823">EAX </span><span id="t1l_823" class="t s4_823">Bits 31-00: The size in bytes (from the offset specified in EBX) of the save area for an extended state </span>
<span id="t1m_823" class="t s4_823">feature associated with a valid sub-leaf index, </span><span id="t1n_823" class="t s3_823">n</span><span id="t1o_823" class="t s4_823">. </span>
<span id="t1p_823" class="t s4_823">EBX </span><span id="t1q_823" class="t s4_823">Bits 31-00: The offset in bytes of this extended state componentâ€™s save area from the beginning of the </span>
<span id="t1r_823" class="t s4_823">XSAVE/XRSTOR area. </span>
<span id="t1s_823" class="t s4_823">This field reports 0 if the sub-leaf index, n, does not map to a valid bit in the XCR0 register*. </span>
<span id="t1t_823" class="t s4_823">ECX </span><span id="t1u_823" class="t s4_823">Bit 00 is set if the bit n (corresponding to the sub-leaf index) is supported in the IA32_XSS MSR; it is clear </span>
<span id="t1v_823" class="t s4_823">if bit n is instead supported in XCR0. </span>
<span id="t1w_823" class="t s4_823">Bit 01 is set if, when the compacted format of an XSAVE area is used, this extended state component </span>
<span id="t1x_823" class="t s4_823">located on the next 64-byte boundary following the preceding state component (otherwise, it is located </span>
<span id="t1y_823" class="t s4_823">immediately following the preceding state component). </span>
<span id="t1z_823" class="t s4_823">Bits 31-02 are reserved. </span>
<span id="t20_823" class="t s4_823">This field reports 0 if the sub-leaf index, n, is invalid*. </span>
<span id="t21_823" class="t s7_823">Table 3-8. </span><span id="t22_823" class="t s7_823">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t23_823" class="t s8_823">Initial EAX </span>
<span id="t24_823" class="t s8_823">Value </span><span id="t25_823" class="t s8_823">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
