{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687057750696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687057750696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 20:09:10 2023 " "Processing started: Sat Jun 17 20:09:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687057750696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057750696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cse141_final_project -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off cse141_final_project -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057750696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687057751078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687057751078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_LUT " "Found entity 1: PC_LUT" {  } { { "PC_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/PC_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_LUT " "Found entity 1: mem_LUT" {  } { { "mem_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/mem_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "instr_ROM.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "dat_mem.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_LUT " "Found entity 1: alu_LUT" {  } { { "alu_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/alu_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687057760091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057760091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687057760126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "top_level.sv" "pc1" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.sv(21) " "Verilog HDL assignment warning at PC.sv(21): truncated value with size 32 to match size of target (10)" {  } { { "PC.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/PC.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687057760135 "|top_level|PC:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:ir1 " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:ir1\"" {  } { { "top_level.sv" "ir1" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760135 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "83 0 1023 instr_ROM.sv(10) " "Verilog HDL warning at instr_ROM.sv(10): number of words (83) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instr_ROM.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/instr_ROM.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1687057760136 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.data_a 0 instr_ROM.sv(8) " "Net \"core.data_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760136 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.waddr_a 0 instr_ROM.sv(8) " "Net \"core.waddr_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760136 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.we_a 0 instr_ROM.sv(8) " "Net \"core.we_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760136 "|top_level|instr_ROM:ir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_LUT PC_LUT:pc_lut " "Elaborating entity \"PC_LUT\" for hierarchy \"PC_LUT:pc_lut\"" {  } { { "top_level.sv" "pc_lut" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760137 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.data_a 0 PC_LUT.sv(5) " "Net \"lut.data_a\" at PC_LUT.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "PC_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/PC_LUT.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760138 "|top_level|PC_LUT:pc_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.waddr_a 0 PC_LUT.sv(5) " "Net \"lut.waddr_a\" at PC_LUT.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "PC_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/PC_LUT.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760138 "|top_level|PC_LUT:pc_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.we_a 0 PC_LUT.sv(5) " "Net \"lut.we_a\" at PC_LUT.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "PC_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/PC_LUT.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760138 "|top_level|PC_LUT:pc_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctl1 " "Elaborating entity \"Control\" for hierarchy \"Control:ctl1\"" {  } { { "top_level.sv" "ctl1" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf1\"" {  } { { "top_level.sv" "rf1" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_LUT mem_LUT:mem_lut " "Elaborating entity \"mem_LUT\" for hierarchy \"mem_LUT:mem_lut\"" {  } { { "top_level.sv" "mem_lut" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760153 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.data_a 0 mem_LUT.sv(6) " "Net \"lut.data_a\" at mem_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "mem_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/mem_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760155 "|top_level|mem_LUT:mem_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.waddr_a 0 mem_LUT.sv(6) " "Net \"lut.waddr_a\" at mem_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "mem_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/mem_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760155 "|top_level|mem_LUT:mem_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.we_a 0 mem_LUT.sv(6) " "Net \"lut.we_a\" at mem_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "mem_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/mem_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760155 "|top_level|mem_LUT:mem_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_LUT alu_LUT:alu_lut " "Elaborating entity \"alu_LUT\" for hierarchy \"alu_LUT:alu_lut\"" {  } { { "top_level.sv" "alu_lut" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760158 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.data_a 0 alu_LUT.sv(6) " "Net \"lut.data_a\" at alu_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "alu_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/alu_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760159 "|top_level|alu_LUT:alu_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.waddr_a 0 alu_LUT.sv(6) " "Net \"lut.waddr_a\" at alu_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "alu_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/alu_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760159 "|top_level|alu_LUT:alu_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut.we_a 0 alu_LUT.sv(6) " "Net \"lut.we_a\" at alu_LUT.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "alu_LUT.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/alu_LUT.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687057760159 "|top_level|alu_LUT:alu_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "top_level.sv" "alu1" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760160 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(25) " "Verilog HDL Case Statement warning at alu.sv(25): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/alu.sv" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1687057760161 "|top_level|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_mem dat_mem:dm1 " "Elaborating entity \"dat_mem\" for hierarchy \"dat_mem:dm1\"" {  } { { "top_level.sv" "dm1" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/top_level.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057760166 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PC_LUT:pc_lut\|lut " "RAM logic \"PC_LUT:pc_lut\|lut\" is uninferred due to inappropriate RAM size" {  } { { "PC_LUT.sv" "lut" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/PC_LUT.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1687057760528 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_file:rf1\|core " "RAM logic \"reg_file:rf1\|core\" is uninferred due to asynchronous read logic" {  } { { "reg_file.sv" "core" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/reg_file.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1687057760528 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "alu_LUT:alu_lut\|lut " "RAM logic \"alu_LUT:alu_lut\|lut\" is uninferred due to inappropriate RAM size" {  } { { "alu_LUT.sv" "lut" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/alu_LUT.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1687057760528 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dat_mem:dm1\|core " "RAM logic \"dat_mem:dm1\|core\" is uninferred due to asynchronous read logic" {  } { { "dat_mem.sv" "core" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/dat_mem.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1687057760528 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem_LUT:mem_lut\|lut " "RAM logic \"mem_LUT:mem_lut\|lut\" is uninferred due to inappropriate RAM size" {  } { { "mem_LUT.sv" "lut" { Text "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/mem_LUT.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1687057760528 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1687057760528 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/db/top_level.ram0_instr_ROM_8ff220a8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1687057760535 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/db/top_level.ram0_alu_LUT_21ea9f31.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/db/top_level.ram0_alu_LUT_21ea9f31.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1687057760536 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/db/top_level.ram0_mem_LUT_5f51967e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/db/top_level.ram0_mem_LUT_5f51967e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1687057760536 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/db/top_level.ram0_dat_mem_869ab1d3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/users/shishiriyer/My Documents/cse 141l/class_demo_proc/db/top_level.ram0_dat_mem_869ab1d3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1687057760665 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687057762985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687057765608 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687057767497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687057767497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3541 " "Implemented 3541 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687057767838 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687057767838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3538 " "Implemented 3538 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687057767838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687057767838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687057767850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 20:09:27 2023 " "Processing ended: Sat Jun 17 20:09:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687057767850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687057767850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687057767850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687057767850 ""}
