
*** Running vivado
    with args -log TOP_digitalClock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_digitalClock.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_digitalClock.tcl -notrace
Command: synth_design -top TOP_digitalClock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 309.375 ; gain = 78.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_digitalClock' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:199]
INFO: [Synth 8-638] synthesizing module 'digitalClock' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:174]
INFO: [Synth 8-638] synthesizing module 'clkDiv' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:4]
INFO: [Synth 8-256] done synthesizing module 'clkDiv' (1#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:4]
INFO: [Synth 8-638] synthesizing module 'clkDiv1hz' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:17]
INFO: [Synth 8-256] done synthesizing module 'clkDiv1hz' (2#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:17]
INFO: [Synth 8-638] synthesizing module 'counterSecMinHrMEETOO' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:64]
INFO: [Synth 8-256] done synthesizing module 'counterSecMinHrMEETOO' (3#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:64]
INFO: [Synth 8-638] synthesizing module 'countTo6' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:117]
INFO: [Synth 8-256] done synthesizing module 'countTo6' (4#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:117]
INFO: [Synth 8-638] synthesizing module 'refCount' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:36]
INFO: [Synth 8-256] done synthesizing module 'refCount' (5#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:36]
INFO: [Synth 8-638] synthesizing module 'countToBcd' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:46]
INFO: [Synth 8-256] done synthesizing module 'countToBcd' (6#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:46]
INFO: [Synth 8-638] synthesizing module 'bcdToSeg' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:136]
INFO: [Synth 8-256] done synthesizing module 'bcdToSeg' (7#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:136]
INFO: [Synth 8-638] synthesizing module 'anodeCntrl' [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:157]
INFO: [Synth 8-256] done synthesizing module 'anodeCntrl' (8#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:157]
INFO: [Synth 8-256] done synthesizing module 'digitalClock' (9#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:174]
INFO: [Synth 8-256] done synthesizing module 'TOP_digitalClock' (10#1) [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:199]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 348.703 ; gain = 117.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 348.703 ; gain = 117.938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/constrs_1/new/digitalClockWithTwoSettings.xdc]
Finished Parsing XDC File [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/constrs_1/new/digitalClockWithTwoSettings.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/constrs_1/new/digitalClockWithTwoSettings.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_digitalClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_digitalClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 662.691 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:10]
INFO: [Synth 8-5545] ROM "clk1hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "outMin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outHr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module clkDiv1hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counterSecMinHrMEETOO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module refCount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module anodeCntrl 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "UUT/dut01/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "UUT/dut01/clk1hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element UUT/dut1/count_reg was removed.  [C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.srcs/sources_1/new/digitalClockWithTwoSettings.v:10]
WARNING: [Synth 8-3917] design TOP_digitalClock has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design TOP_digitalClock has port an[6] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[17]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[18]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[19]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[20]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[21]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[22]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[23]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[24]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[25]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[26]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[27]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[28]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[29]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[30]) is unused and will be removed from module TOP_digitalClock.
WARNING: [Synth 8-3332] Sequential element (UUT/dut1/count_reg[31]) is unused and will be removed from module TOP_digitalClock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    67|
|4     |LUT2   |     4|
|5     |LUT3   |    11|
|6     |LUT4   |    10|
|7     |LUT5   |    20|
|8     |LUT6   |    37|
|9     |MUXF7  |     8|
|10    |FDCE   |    17|
|11    |FDRE   |    54|
|12    |IBUF   |     6|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+----------+----------------------+------+
|      |Instance  |Module                |Cells |
+------+----------+----------------------+------+
|1     |top       |                      |   272|
|2     |  UUT     |digitalClock          |   245|
|3     |    dut01 |clkDiv1hz             |    83|
|4     |    dut02 |counterSecMinHrMEETOO |    90|
|5     |    dut1  |clkDiv                |    60|
|6     |    dut2  |refCount              |    12|
+------+----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 662.691 ; gain = 117.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 662.691 ; gain = 431.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

37 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 662.691 ; gain = 440.195
INFO: [Common 17-1381] The checkpoint 'C:/projects/digitalClockWithTwoSettings/digitalClockWithTwoSettings.runs/synth_1/TOP_digitalClock.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 662.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 10:24:35 2023...
