#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Oct 13 21:36:55 2021
# Process ID: 100036
# Current directory: /home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_nco_0_0_synth_1
# Command line: vivado -log ip_design_nco_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_design_nco_0_0.tcl
# Log file: /home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_nco_0_0_synth_1/ip_design_nco_0_0.vds
# Journal file: /home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_nco_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ip_design_nco_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/software/digilent'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/lab3/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top ip_design_nco_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 100797
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2463.230 ; gain = 0.000 ; free physical = 1760 ; free virtual = 18653
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ip_design_nco_0_0' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_nco_0_0/synth/ip_design_nco_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'nco' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco.v:12]
INFO: [Synth 8-6157] synthesizing module 'nco_sine_lut_V' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco_sine_lut_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'nco_sine_lut_V_rom' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco_sine_lut_V.v:9]
INFO: [Synth 8-3876] $readmem data file './nco_sine_lut_V_rom.dat' is read successfully [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco_sine_lut_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'nco_sine_lut_V_rom' (1#1) [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco_sine_lut_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nco_sine_lut_V' (2#1) [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco_sine_lut_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'nco_AXILiteS_s_axi' [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco_AXILiteS_s_axi.v:188]
INFO: [Synth 8-6155] done synthesizing module 'nco_AXILiteS_s_axi' (3#1) [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nco' (4#1) [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ipshared/6f49/hdl/verilog/nco.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ip_design_nco_0_0' (5#1) [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_nco_0_0/synth/ip_design_nco_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2463.230 ; gain = 0.000 ; free physical = 134 ; free virtual = 16633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2463.230 ; gain = 0.000 ; free physical = 1767 ; free virtual = 18210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2463.230 ; gain = 0.000 ; free physical = 1767 ; free virtual = 18210
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2463.230 ; gain = 0.000 ; free physical = 1764 ; free virtual = 18207
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_nco_0_0/constraints/nco_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user/lab3/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/ip_design_nco_0_0/constraints/nco_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_nco_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_nco_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.133 ; gain = 0.000 ; free physical = 3138 ; free virtual = 19571
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.133 ; gain = 0.000 ; free physical = 3134 ; free virtual = 19569
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 3132 ; free virtual = 19568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 3132 ; free virtual = 19567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_nco_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 3131 ; free virtual = 19567
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'nco_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'nco_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'nco_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'nco_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 3003 ; free virtual = 19440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2968 ; free virtual = 19408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------------------------------+---------------+----------------+
|Module Name | RTL Object                               | Depth x Width | Implemented As | 
+------------+------------------------------------------+---------------+----------------+
|nco         | sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg | 4096x16       | Block RAM      | 
+------------+------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2659 ; free virtual = 19117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2676 ; free virtual = 19134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2672 ; free virtual = 19130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2479 ; free virtual = 18923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2479 ; free virtual = 18923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2477 ; free virtual = 18921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2477 ; free virtual = 18921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2474 ; free virtual = 18919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2474 ; free virtual = 18919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     3|
|3     |LUT2     |    35|
|4     |LUT3     |    33|
|5     |LUT4     |     4|
|6     |LUT6     |     5|
|7     |RAMB36E1 |     2|
|9     |FDRE     |    58|
|10    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2474 ; free virtual = 18918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2527.133 ; gain = 0.000 ; free physical = 2527 ; free virtual = 18972
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2527.133 ; gain = 63.902 ; free physical = 2527 ; free virtual = 18972
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.133 ; gain = 0.000 ; free physical = 2606 ; free virtual = 19052
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.133 ; gain = 0.000 ; free physical = 2672 ; free virtual = 19121
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28b581bc
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2527.133 ; gain = 64.031 ; free physical = 2821 ; free virtual = 19270
INFO: [Common 17-1381] The checkpoint '/home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_nco_0_0_synth_1/ip_design_nco_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ip_design_nco_0_0, cache-ID = b211363adcd388a0
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/lab3/adventures_with_ip/adventures_with_ip.runs/ip_design_nco_0_0_synth_1/ip_design_nco_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_design_nco_0_0_utilization_synth.rpt -pb ip_design_nco_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 21:37:45 2021...
