
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.226989                       # Number of seconds simulated
sim_ticks                                226988781488                       # Number of ticks simulated
final_tick                               226988781488                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200613                       # Simulator instruction rate (inst/s)
host_op_rate                                   228472                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              378680335                       # Simulator tick rate (ticks/s)
host_mem_usage                                1192120                       # Number of bytes of host memory used
host_seconds                                   599.42                       # Real time elapsed on the host
sim_insts                                   120251343                       # Number of instructions simulated
sim_ops                                     136950738                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       291511360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        35076864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          326588224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    291511360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     291511360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     35062848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35062848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          4554865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           548076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5102941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        547857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             547857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1284254482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          154531267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1438785749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1284254482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1284254482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       154469519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            154469519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       154469519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1284254482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         154531267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1593255269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     5102941                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5102887                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10205882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10205774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               34982912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               291605312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38824896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               326588224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            326584768                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                9112666                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8992472                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            164504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            141006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            135696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            200137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            130102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            130046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            158740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            202363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            130280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            130158                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  226988779822                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10205882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10205774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  548200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  543608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  47355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  50379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  68982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  68763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  69202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  69025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  67344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  67211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  67241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  67246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       937970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.688811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.941599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    38.051432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63         79394      8.46%      8.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       643861     68.64%     77.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191       192025     20.47%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        10456      1.11%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319        11531      1.23%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          213      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          218      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          100      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          172      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       937970                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.273788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.179368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.737172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            110      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15         15420     22.95%     23.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         50399     75.03%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          1245      1.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67176                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.061183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.986259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.667887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18508     27.55%     27.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              757      1.13%     28.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27448     40.86%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8302     12.36%     81.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6155      9.16%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3816      5.68%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1297      1.93%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              773      1.15%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               74      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               45      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67176                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  40256014697                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             62120334697                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5466080000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36823.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56823.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       154.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1438.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1438.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   586034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  782489                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22241.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1674278235                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             882442176.000006                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1285622016                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1135628208                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1413852960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2370880524                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         83655340.799969                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    2605014097.799964                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19131255                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           11470504812.599947                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             50.533356                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         171022668281                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    408293333                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7601360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5314285957                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   47956344886                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 165708497312                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21977614                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12768698                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50712                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8116905                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8116194                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.991241                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3134249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             126                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              114                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        272495537                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          129423194                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      121517380                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21977614                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11250455                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     128656633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  102184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  273                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            70                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          441                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  80730938                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 33865                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          258131703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.536214                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.782864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                166722082     64.59%     64.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 44405486     17.20%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 47004135     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            258131703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.080653                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.445943                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 61238828                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             122189466                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  59834138                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              14818487                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  50784                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              8099121                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   312                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              137307331                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                198452                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  50784                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 71605063                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9788604                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       59968443                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  64284534                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              52434275                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              137105892                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 98458                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 77920                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      6                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                7191048                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               35004613                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           152342824                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             616291102                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        139181628                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                87                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             152136497                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   206311                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            3036009                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        3036008                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  24047832                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25813747                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21761428                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2043477                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               12                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  130934632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             6071999                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 137005406                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                83                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           55883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9513                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     258131703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.530758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.758978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           163330069     63.27%     63.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            52597862     20.38%     83.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            42203772     16.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       258131703                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  84345      1.38%      1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6021867     98.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87911757     64.17%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1518710      1.11%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25813651     18.84%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21761230     15.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              19      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             27      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              137005406                       # Type of FU issued
system.cpu.iq.rate                           0.502780                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6106216                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044569                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          538248707                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         137062791                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    137003410                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 106                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 77                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           43                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              143111560                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      55                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1013665                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2856                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          336                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  50784                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2495                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3446                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           137006635                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25813747                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             21761428                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            3036008                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3228                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            354                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          49767                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          673                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                50440                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             137003913                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25813293                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1492                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             4                       # number of nop insts executed
system.cpu.iew.exec_refs                     47574482                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 21713460                       # Number of branches executed
system.cpu.iew.exec_stores                   21761189                       # Number of stores executed
system.cpu.iew.exec_rate                     0.502775                       # Inst execution rate
system.cpu.iew.wb_sent                      137003714                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     137003453                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  53068599                       # num instructions producing a value
system.cpu.iew.wb_consumers                  67789773                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.502773                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.782841                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           55299                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         6071997                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             50411                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    258078786                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.530655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.760647                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    163649491     63.41%     63.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51907852     20.11%     83.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     42521443     16.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    258078786                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            120251343                       # Number of instructions committed
system.cpu.commit.committedOps              136950738                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47571981                       # Number of memory references committed
system.cpu.commit.loads                      25810889                       # Number of loads committed
system.cpu.commit.membars                     3035990                       # Number of memory barriers committed
system.cpu.commit.branches                   21713063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         39                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 115286897                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3036156                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         87860761     64.16%     64.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1517995      1.11%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25810878     18.85%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21761065     15.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           11      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           27      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         136950738                       # Class of committed instruction
system.cpu.commit.bw_lim_events              42521443                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    352563133                       # The number of ROB reads
system.cpu.rob.rob_writes                   274065001                       # The number of ROB writes
system.cpu.timesIdled                         1531193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        14363834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   120251343                       # Number of Instructions Simulated
system.cpu.committedOps                     136950738                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.266050                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.266050                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.441297                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.441297                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                138980232                       # number of integer regfile reads
system.cpu.int_regfile_writes                85479360                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        71                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       35                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 493004276                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 59218975                       # number of cc regfile writes
system.cpu.misc_regfile_reads                71862672                       # number of misc regfile reads
system.cpu.misc_regfile_writes               12143957                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            548060                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999942                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47530356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            548076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.722199                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999942                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         192862708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        192862708                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     23255372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23255372                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18202998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18202998                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      3035984                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      3035984                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      3035989                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      3035989                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      41458370                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         41458370                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     41458383                       # number of overall hits
system.cpu.dcache.overall_hits::total        41458383                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26198                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       522082                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       522082                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       548280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         548280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       548297                       # number of overall misses
system.cpu.dcache.overall_misses::total        548297                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1000118749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1000118749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  48904534238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48904534238                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       526126                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       526126                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  49904652987                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49904652987                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  49904652987                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49904652987                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23281570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23281570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18725080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18725080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      3035989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      3035989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      3035989                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      3035989                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     42006650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42006650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     42006680                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42006680                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001125                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027881                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.566667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.566667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013053                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38175.385487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38175.385487                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 93672.132420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93672.132420                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 105225.200000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 105225.200000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91020.378250                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91020.378250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91017.556155                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91017.556155                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       548060                       # number of writebacks
system.cpu.dcache.writebacks::total            548060                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           84                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        26114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26114                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       521949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       521949                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       548063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       548063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       548074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       548074                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    936941352                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    936941352                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  47818996379                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47818996379                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      1005989                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1005989                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       209927                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       209927                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  48755937731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48755937731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  48756943720                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48756943720                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027874                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027874                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013047                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35878.890710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35878.890710                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91616.223767                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91616.223767                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 91453.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91453.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 104963.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 104963.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 88960.462084                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88960.462084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 88960.512121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88960.512121                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           4554849                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999935                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            76175374                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4554865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.723959                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999935                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         166016735                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        166016735                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     76175374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        76175374                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      76175374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         76175374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     76175374                       # number of overall hits
system.cpu.icache.overall_hits::total        76175374                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      4555561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4555561                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      4555561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4555561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      4555561                       # number of overall misses
system.cpu.icache.overall_misses::total       4555561                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 112570298772                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 112570298772                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 112570298772                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 112570298772                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 112570298772                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 112570298772                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     80730935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     80730935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     80730935                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     80730935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     80730935                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     80730935                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.056429                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.056429                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.056429                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.056429                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.056429                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.056429                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 24710.523857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24710.523857                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 24710.523857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24710.523857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 24710.523857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24710.523857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14432                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               206                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.058252                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      4554849                       # number of writebacks
system.cpu.icache.writebacks::total           4554849                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          695                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          695                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          695                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          695                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          695                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          695                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      4554866                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4554866                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      4554866                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4554866                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      4554866                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4554866                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 106628891231                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 106628891231                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 106628891231                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 106628891231                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 106628891231                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 106628891231                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.056420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.056420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.056420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.056420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.056420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.056420                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23409.885435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23409.885435                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23409.885435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23409.885435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23409.885435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23409.885435                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests      10205850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      5102909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 226988781488                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4580992                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       547857                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4555052                       # Transaction distribution
system.membus.trans_dist::ReadExReq            521949                       # Transaction distribution
system.membus.trans_dist::ReadExResp           521949                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4554865                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26127                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     13664579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1644212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15308791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    583021696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     70152704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               653174400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5102941                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000004                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002076                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5102919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5102941                       # Request fanout histogram
system.membus.reqLayer0.occupancy         34830083108                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22790705456                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2985134644                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
