{
"Synplify Pro (R) Job Log" : {
	"Date" : "11:45:15    26-May-2024",
	"Working Directory" : "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation",
	"CDPL Log file" : "-",
	"Install" : "/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase"
},
"First_Implementation" :{
   "Start Time" : "11:45:10",
   "Runtime" : "05s",
   "Executable Run Time" : "04s",
   "synthesis" : {
      "Start Time" : "11:45:10",
      "Runtime" : "05s",
      "Executable Run Time" : "04s",
      "compile" : {
         "Start Time" : "11:45:10",
         "Runtime" : "03s",
         "Executable Run Time" : "02s",
         "compile_flow" : {
            "Start Time" : "11:45:10",
            "Runtime" : "02s",
            "Executable Run Time" : "01s",
            "compiler" : {
               "executable" : "bin/c_hdl",
               "Run Directory" : "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "11:45:10",
               "Run Time" : "01s",
               "Exe Run Time" : "00s",
               "Memory Usage" : "33.676000",
               "CDPL" : "off",
               "Up-to-date (run skipped)" : "no"
            },
            "multi_srs_gen" : {
               "executable" : "bin/syn_nfilter",
               "Run Directory" : "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "11:45:11",
               "Run Time" : "01s",
               "Exe Run Time" : "01s",
               "Memory Usage" : "126.160000",
               "CDPL" : "off",
               "Up-to-date (run skipped)" : "no"
            }
         },
         "premap" : {
            "executable" : "bin/m_gen_lattice",
            "Run Directory" : "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation",
            "Run State" : "Complete",
            "Return Code" : "0",
            "Has Errors" : "no",
            "Run Start Time" : "11:45:12",
            "Run Time" : "01s",
            "Exe Run Time" : "01s",
            "Memory Usage" : "295.948000",
            "CDPL" : "off",
            "Up-to-date (run skipped)" : "no"
         }
      },
      "map" : {
         "Start Time" : "11:45:13",
         "Runtime" : "02s",
         "Executable Run Time" : "02s",
         "fpga_mapper" : {
            "executable" : "bin/m_gen_lattice",
            "Run Directory" : "/home/user/SDR-HLS/New Modules/MyCIC/First_Implementation",
            "Run State" : "Complete",
            "Return Code" : "0",
            "Has Errors" : "no",
            "Run Start Time" : "11:45:13",
            "Run Time" : "02s",
            "Exe Run Time" : "02s",
            "Memory Usage" : "302.392000",
            "CDPL" : "off",
            "Up-to-date (run skipped)" : "no"
         }
      }
   }
}
}