

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader'
================================================================
* Date:           Mon Jun  3 12:05:10 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        DDR_TO_AXIS_READER_AXILITE_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                        |     ?|     ?|      4621|          -|          -|     ?|    no    |
        | + memcpy.buffer.base_ddr_addr  |   513|   513|         3|          1|          1|   512|    yes   |
        | + Loop 1.2                     |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	16  / (tmp_9)
	14  / (!tmp_9)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	2  / true

* FSM state operations: 

 <State 1> : 7.51ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V), !map !70"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !74"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %frame_index_V), !map !80"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !84"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !90"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !94"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !98"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !102"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @ddr_to_axis_reader_s) nounwind"
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%frame_buffer_number_s = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%frame_buffer_offset_s = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%frame_buffer_dim_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%buffer = alloca [512 x i64], align 16" [ddr_to_axis_reader.cpp:22]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:12]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:13]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:14]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %frame_buffer_number_s to i32" [ddr_to_axis_reader.cpp:15]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:15]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:16]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:17]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:18]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 128, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:19]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %frame_index_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:20]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ddr_to_axis_reader.cpp:23]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 0, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:28]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4" [ddr_to_axis_reader.cpp:30]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 0, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:30]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_s = load i32* @FRAME_BUFFER_NUMBER_r, align 4" [ddr_to_axis_reader.cpp:32]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_NUMBER_r, i32 0, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:32]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%BASE_ADDRESS_load = load i32* @BASE_ADDRESS_r, align 4" [ddr_to_axis_reader.cpp:34]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @BASE_ADDRESS_r, i32 0, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:34]
ST_1 : Operation 50 [1/1] (0.65ns)   --->   "br i1 %update_intr_read, label %1, label %._crit_edge" [ddr_to_axis_reader.cpp:36]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_dim_rea, i32* @FRAME_BUFFER_DIM_r, align 4" [ddr_to_axis_reader.cpp:39]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "store i32 %tmp_1, i32* @FRAME_BUFFER_NUMBER_r, align 4" [ddr_to_axis_reader.cpp:40]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_offset_s, i32* @FRAME_OFFSET, align 4" [ddr_to_axis_reader.cpp:41]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)" [ddr_to_axis_reader.cpp:42]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = zext i29 %tmp_2 to i32" [ddr_to_axis_reader.cpp:42]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %tmp_5, i32* @BASE_ADDRESS_r, align 4" [ddr_to_axis_reader.cpp:42]
ST_1 : Operation 57 [1/1] (0.65ns)   --->   "br label %._crit_edge" [ddr_to_axis_reader.cpp:43]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %frame_buffer_offset_s, %1 ], [ %FRAME_OFFSET_load, %0 ]" [ddr_to_axis_reader.cpp:30]
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%i_op_assign_1 = phi i32 [ %tmp_5, %1 ], [ %BASE_ADDRESS_load, %0 ]" [ddr_to_axis_reader.cpp:42]
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node inner_index_V_1)   --->   "%tmp_3 = phi i32 [ %tmp_1, %1 ], [ %FRAME_BUFFER_NUMBER_s, %0 ]" [ddr_to_axis_reader.cpp:15]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%t_V_2 = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %frame_index_V)" [ddr_to_axis_reader.cpp:45]
ST_1 : Operation 62 [1/1] (0.84ns)   --->   "%tmp_4 = icmp eq i8 %t_V_2, 0" [ddr_to_axis_reader.cpp:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node inner_index_V_1)   --->   "%tmp = trunc i32 %tmp_3 to i8" [ddr_to_axis_reader.cpp:51]
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node inner_index_V_1)   --->   "%t_V = select i1 %tmp_4, i8 %tmp, i8 %t_V_2" [ddr_to_axis_reader.cpp:50]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.76ns) (out node of the LUT)   --->   "%inner_index_V_1 = add i8 -1, %t_V" [ddr_to_axis_reader.cpp:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %inner_index_V_1 to i35" [ddr_to_axis_reader.cpp:55]
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i32 %i_op_assign to i35" [ddr_to_axis_reader.cpp:55]
ST_1 : Operation 68 [1/1] (3.42ns)   --->   "%r_V = mul i35 %lhs_V_cast, %rhs_V_cast" [ddr_to_axis_reader.cpp:55]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i35.i32.i32(i35 %r_V, i32 3, i32 34)" [ddr_to_axis_reader.cpp:55]
ST_1 : Operation 70 [1/1] (1.01ns) (out node of the LUT)   --->   "%offset = add i32 %i_op_assign_1, %tmp_s" [ddr_to_axis_reader.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.65ns)   --->   "br label %2" [ddr_to_axis_reader.cpp:56]

 <State 2> : 8.75ns
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%offset1 = phi i32 [ %offset, %._crit_edge ], [ %offset_1, %5 ]"
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %._crit_edge ], [ %i_1, %5 ]"
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_loa = load i32* @FRAME_BUFFER_DIM_r, align 4" [ddr_to_axis_reader.cpp:56]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %FRAME_BUFFER_DIM_loa, i32 12, i32 31)" [ddr_to_axis_reader.cpp:56]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = zext i20 %tmp_6 to i32" [ddr_to_axis_reader.cpp:56]
ST_2 : Operation 77 [1/1] (0.99ns)   --->   "%tmp_7 = icmp ult i32 %i, %tmp_10" [ddr_to_axis_reader.cpp:56]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.01ns)   --->   "%i_1 = add nsw i32 %i, 1" [ddr_to_axis_reader.cpp:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %3, label %6" [ddr_to_axis_reader.cpp:56]
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8 = sext i32 %offset1 to i64" [ddr_to_axis_reader.cpp:58]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_8" [ddr_to_axis_reader.cpp:58]
ST_2 : Operation 82 [7/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [ddr_to_axis_reader.cpp:69]

 <State 3> : 8.75ns
ST_3 : Operation 84 [6/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 85 [5/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 86 [4/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 87 [3/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 88 [2/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 89 [1/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 90 [1/1] (0.65ns)   --->   "br label %burst.rd.header"

 <State 9> : 0.91ns
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%indvar = phi i10 [ 0, %3 ], [ %indvar_next, %burst.rd.body ]"
ST_9 : Operation 92 [1/1] (0.91ns)   --->   "%exitcond = icmp eq i10 %indvar, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_9 : Operation 94 [1/1] (0.78ns)   --->   "%indvar_next = add i10 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end.preheader, label %burst.rd.body"

 <State 10> : 8.75ns
ST_10 : Operation 96 [1/1] (8.75ns)   --->   "%base_ddr_addr_addr_r = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %base_ddr_addr_addr)" [ddr_to_axis_reader.cpp:58]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 1.24ns
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8)"
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_buffer_OC_s) nounwind"
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%indvar1 = zext i10 %indvar to i64"
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %indvar1" [ddr_to_axis_reader.cpp:58]
ST_11 : Operation 102 [1/1] (1.23ns)   --->   "store i64 %base_ddr_addr_addr_r, i64* %buffer_addr, align 8" [ddr_to_axis_reader.cpp:58]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 12> : 0.66ns
ST_12 : Operation 105 [1/1] (0.65ns)   --->   "br label %burst.rd.end" [ddr_to_axis_reader.cpp:59]

 <State 13> : 1.39ns
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%j = phi i13 [ %j_1, %4 ], [ 0, %burst.rd.end.preheader ]"
ST_13 : Operation 107 [1/1] (1.00ns)   --->   "%tmp_9 = icmp eq i13 %j, -4096" [ddr_to_axis_reader.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"
ST_13 : Operation 109 [1/1] (0.82ns)   --->   "%j_1 = add i13 %j, 1" [ddr_to_axis_reader.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %5, label %4" [ddr_to_axis_reader.cpp:59]
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i13 %j to i3" [ddr_to_axis_reader.cpp:59]
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%gepindex_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j, i32 3, i32 11)" [ddr_to_axis_reader.cpp:59]
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i9 %gepindex_cast to i64" [ddr_to_axis_reader.cpp:59]
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex2_cast" [ddr_to_axis_reader.cpp:59]
ST_13 : Operation 115 [2/2] (1.23ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [ddr_to_axis_reader.cpp:59]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 14> : 3.51ns
ST_14 : Operation 116 [1/2] (1.23ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [ddr_to_axis_reader.cpp:59]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%start_pos = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_12, i3 0)" [ddr_to_axis_reader.cpp:59]
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%end_pos = or i6 %start_pos, 7" [ddr_to_axis_reader.cpp:59]
ST_14 : Operation 119 [1/1] (0.78ns)   --->   "%tmp_13 = icmp ugt i6 %start_pos, %end_pos" [ddr_to_axis_reader.cpp:59]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_14 = zext i6 %start_pos to i7" [ddr_to_axis_reader.cpp:59]
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_15 = zext i6 %end_pos to i7" [ddr_to_axis_reader.cpp:59]
ST_14 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_16 = call i64 @llvm.part.select.i64(i64 %buffer_load, i32 63, i32 0)" [ddr_to_axis_reader.cpp:59]
ST_14 : Operation 123 [1/1] (0.78ns)   --->   "%tmp_17 = sub i7 %tmp_14, %tmp_15" [ddr_to_axis_reader.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_18 = xor i7 %tmp_14, 63" [ddr_to_axis_reader.cpp:59]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.78ns)   --->   "%tmp_19 = sub i7 %tmp_15, %tmp_14" [ddr_to_axis_reader.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_20 = select i1 %tmp_13, i7 %tmp_17, i7 %tmp_19" [ddr_to_axis_reader.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_21 = select i1 %tmp_13, i64 %tmp_16, i64 %buffer_load" [ddr_to_axis_reader.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_22 = select i1 %tmp_13, i7 %tmp_18, i7 %tmp_14" [ddr_to_axis_reader.cpp:59]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_23 = sub i7 63, %tmp_20" [ddr_to_axis_reader.cpp:59]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_24 = zext i7 %tmp_22 to i64" [ddr_to_axis_reader.cpp:59]
ST_14 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_25 = zext i7 %tmp_23 to i64" [ddr_to_axis_reader.cpp:59]
ST_14 : Operation 132 [1/1] (1.53ns) (out node of the LUT)   --->   "%tmp_26 = lshr i64 %tmp_21, %tmp_24" [ddr_to_axis_reader.cpp:59]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_27 = lshr i64 -1, %tmp_25" [ddr_to_axis_reader.cpp:59]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_28 = and i64 %tmp_26, %tmp_27" [ddr_to_axis_reader.cpp:59]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %tmp_28 to i8" [ddr_to_axis_reader.cpp:59]
ST_14 : Operation 136 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_V, i8 %tmp_29)" [ddr_to_axis_reader.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 15> : 0.00ns
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [ddr_to_axis_reader.cpp:60]
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:61]
ST_15 : Operation 139 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_V, i8 %tmp_29)" [ddr_to_axis_reader.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_11)" [ddr_to_axis_reader.cpp:63]
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [ddr_to_axis_reader.cpp:59]

 <State 16> : 1.02ns
ST_16 : Operation 142 [1/1] (1.01ns)   --->   "%offset_1 = add i32 %offset1, 512" [ddr_to_axis_reader.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br label %2" [ddr_to_axis_reader.cpp:56]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17           (specbitsmap      ) [ 00000000000000000]
StgValue_18           (specbitsmap      ) [ 00000000000000000]
StgValue_19           (specbitsmap      ) [ 00000000000000000]
StgValue_20           (specbitsmap      ) [ 00000000000000000]
StgValue_21           (specbitsmap      ) [ 00000000000000000]
StgValue_22           (specbitsmap      ) [ 00000000000000000]
StgValue_23           (specbitsmap      ) [ 00000000000000000]
StgValue_24           (specbitsmap      ) [ 00000000000000000]
StgValue_25           (spectopmodule    ) [ 00000000000000000]
update_intr_read      (read             ) [ 01000000000000000]
frame_buffer_number_s (read             ) [ 00000000000000000]
frame_buffer_offset_s (read             ) [ 00000000000000000]
frame_buffer_dim_rea  (read             ) [ 00000000000000000]
base_address_read     (read             ) [ 00000000000000000]
buffer                (alloca           ) [ 00111111111111111]
StgValue_32           (specinterface    ) [ 00000000000000000]
StgValue_33           (specinterface    ) [ 00000000000000000]
StgValue_34           (specinterface    ) [ 00000000000000000]
tmp_1                 (zext             ) [ 00000000000000000]
StgValue_36           (specinterface    ) [ 00000000000000000]
StgValue_37           (specinterface    ) [ 00000000000000000]
StgValue_38           (specinterface    ) [ 00000000000000000]
StgValue_39           (specinterface    ) [ 00000000000000000]
StgValue_40           (specinterface    ) [ 00000000000000000]
StgValue_41           (specinterface    ) [ 00000000000000000]
StgValue_42           (specmemcore      ) [ 00000000000000000]
StgValue_43           (specreset        ) [ 00000000000000000]
FRAME_OFFSET_load     (load             ) [ 00000000000000000]
StgValue_45           (specreset        ) [ 00000000000000000]
FRAME_BUFFER_NUMBER_s (load             ) [ 00000000000000000]
StgValue_47           (specreset        ) [ 00000000000000000]
BASE_ADDRESS_load     (load             ) [ 00000000000000000]
StgValue_49           (specreset        ) [ 00000000000000000]
StgValue_50           (br               ) [ 00000000000000000]
StgValue_51           (store            ) [ 00000000000000000]
StgValue_52           (store            ) [ 00000000000000000]
StgValue_53           (store            ) [ 00000000000000000]
tmp_2                 (partselect       ) [ 00000000000000000]
tmp_5                 (zext             ) [ 00000000000000000]
StgValue_56           (store            ) [ 00000000000000000]
StgValue_57           (br               ) [ 00000000000000000]
i_op_assign           (phi              ) [ 00000000000000000]
i_op_assign_1         (phi              ) [ 00000000000000000]
tmp_3                 (phi              ) [ 00000000000000000]
t_V_2                 (read             ) [ 00000000000000000]
tmp_4                 (icmp             ) [ 00000000000000000]
tmp                   (trunc            ) [ 00000000000000000]
t_V                   (select           ) [ 00000000000000000]
inner_index_V_1       (add              ) [ 00000000000000000]
lhs_V_cast            (zext             ) [ 00000000000000000]
rhs_V_cast            (zext             ) [ 00000000000000000]
r_V                   (mul              ) [ 00000000000000000]
tmp_s                 (partselect       ) [ 00000000000000000]
offset                (add              ) [ 01111111111111111]
StgValue_71           (br               ) [ 01111111111111111]
offset1               (phi              ) [ 00111111111111111]
i                     (phi              ) [ 00100000000000000]
FRAME_BUFFER_DIM_loa  (load             ) [ 00000000000000000]
tmp_6                 (partselect       ) [ 00000000000000000]
tmp_10                (zext             ) [ 00000000000000000]
tmp_7                 (icmp             ) [ 00111111111111111]
i_1                   (add              ) [ 01111111111111111]
StgValue_79           (br               ) [ 00000000000000000]
tmp_8                 (sext             ) [ 00000000000000000]
base_ddr_addr_addr    (getelementptr    ) [ 00011111111100000]
StgValue_83           (ret              ) [ 00000000000000000]
base_ddr_addr_addr_1  (readreq          ) [ 00000000000000000]
StgValue_90           (br               ) [ 00111111111111111]
indvar                (phi              ) [ 00000000011100000]
exitcond              (icmp             ) [ 00111111111111111]
empty                 (speclooptripcount) [ 00000000000000000]
indvar_next           (add              ) [ 00111111111111111]
StgValue_95           (br               ) [ 00000000000000000]
base_ddr_addr_addr_r  (read             ) [ 00000000010100000]
burstread_rbegin      (specregionbegin  ) [ 00000000000000000]
StgValue_98           (specpipeline     ) [ 00000000000000000]
empty_11              (specloopname     ) [ 00000000000000000]
indvar1               (zext             ) [ 00000000000000000]
buffer_addr           (getelementptr    ) [ 00000000000000000]
StgValue_102          (store            ) [ 00000000000000000]
burstread_rend        (specregionend    ) [ 00000000000000000]
StgValue_104          (br               ) [ 00111111111111111]
StgValue_105          (br               ) [ 00111111111111111]
j                     (phi              ) [ 00000000000001000]
tmp_9                 (icmp             ) [ 00111111111111111]
empty_12              (speclooptripcount) [ 00000000000000000]
j_1                   (add              ) [ 00111111111111111]
StgValue_110          (br               ) [ 00000000000000000]
tmp_12                (trunc            ) [ 00000000000001100]
gepindex_cast         (partselect       ) [ 00000000000000000]
gepindex2_cast        (zext             ) [ 00000000000000000]
buffer_addr_1         (getelementptr    ) [ 00000000000001100]
buffer_load           (load             ) [ 00000000000000000]
start_pos             (bitconcatenate   ) [ 00000000000000000]
end_pos               (or               ) [ 00000000000000000]
tmp_13                (icmp             ) [ 00000000000000000]
tmp_14                (zext             ) [ 00000000000000000]
tmp_15                (zext             ) [ 00000000000000000]
tmp_16                (partselect       ) [ 00000000000000000]
tmp_17                (sub              ) [ 00000000000000000]
tmp_18                (xor              ) [ 00000000000000000]
tmp_19                (sub              ) [ 00000000000000000]
tmp_20                (select           ) [ 00000000000000000]
tmp_21                (select           ) [ 00000000000000000]
tmp_22                (select           ) [ 00000000000000000]
tmp_23                (sub              ) [ 00000000000000000]
tmp_24                (zext             ) [ 00000000000000000]
tmp_25                (zext             ) [ 00000000000000000]
tmp_26                (lshr             ) [ 00000000000000000]
tmp_27                (lshr             ) [ 00000000000000000]
tmp_28                (and              ) [ 00000000000000000]
tmp_29                (trunc            ) [ 00000000000001010]
tmp_11                (specregionbegin  ) [ 00000000000000000]
StgValue_138          (specpipeline     ) [ 00000000000000000]
StgValue_139          (write            ) [ 00000000000000000]
empty_13              (specregionend    ) [ 00000000000000000]
StgValue_141          (br               ) [ 00111111111111111]
offset_1              (add              ) [ 01111111111111111]
StgValue_143          (br               ) [ 01111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="base_address">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update_intr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_to_axis_reader_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buffer_OC_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="buffer_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="update_intr_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="frame_buffer_number_s_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="frame_buffer_offset_s_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="frame_buffer_dim_rea_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_rea/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="base_address_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="t_V_2_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_V_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="base_ddr_addr_addr_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="base_ddr_addr_addr_r_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="8"/>
<pin id="200" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_ddr_addr_addr_r/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_136/14 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buffer_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="219" dir="0" index="3" bw="9" slack="0"/>
<pin id="220" dir="0" index="4" bw="64" slack="1"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
<pin id="221" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_102/11 buffer_load/13 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buffer_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_op_assign_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_op_assign_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_op_assign_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_op_assign_1_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="29" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_3_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="offset1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="10"/>
<pin id="260" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="offset1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="indvar_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="1"/>
<pin id="281" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvar_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="291" class="1005" name="j_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="1"/>
<pin id="293" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="FRAME_OFFSET_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="FRAME_BUFFER_NUMBER_s_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_s/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="BASE_ADDRESS_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="StgValue_51_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="StgValue_52_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="StgValue_53_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="29" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="3" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="29" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="StgValue_56_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="29" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="t_V_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="inner_index_V_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_index_V_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="lhs_V_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="rhs_V_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="r_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_s_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="35" slack="0"/>
<pin id="402" dir="0" index="2" bw="3" slack="0"/>
<pin id="403" dir="0" index="3" bw="7" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="offset_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="FRAME_BUFFER_DIM_loa_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_loa/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="20" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_10_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="20" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_7_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="20" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="i_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_8_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="base_ddr_addr_addr_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="exitcond_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="indvar_next_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="indvar1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="2"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_9_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="13" slack="0"/>
<pin id="475" dir="0" index="1" bw="13" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="479" class="1004" name="j_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="13" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_12_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="0"/>
<pin id="487" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="489" class="1004" name="gepindex_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="0" index="1" bw="13" slack="0"/>
<pin id="492" dir="0" index="2" bw="3" slack="0"/>
<pin id="493" dir="0" index="3" bw="5" slack="0"/>
<pin id="494" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex_cast/13 "/>
</bind>
</comp>

<comp id="499" class="1004" name="gepindex2_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2_cast/13 "/>
</bind>
</comp>

<comp id="504" class="1004" name="start_pos_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="3" slack="1"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/14 "/>
</bind>
</comp>

<comp id="511" class="1004" name="end_pos_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/14 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_13_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="6" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_14_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_15_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_16_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="0" index="2" bw="7" slack="0"/>
<pin id="535" dir="0" index="3" bw="1" slack="0"/>
<pin id="536" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_17_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_18_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="7" slack="0"/>
<pin id="550" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_19_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="0" index="1" bw="6" slack="0"/>
<pin id="556" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_20_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="0"/>
<pin id="562" dir="0" index="2" bw="7" slack="0"/>
<pin id="563" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_21_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="0" index="2" bw="64" slack="0"/>
<pin id="571" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_22_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="7" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_23_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_24_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_25_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_26_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="7" slack="0"/>
<pin id="600" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_27_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="7" slack="0"/>
<pin id="606" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_28_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_28/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_29_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="offset_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="10"/>
<pin id="622" dir="0" index="1" bw="11" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/16 "/>
</bind>
</comp>

<comp id="629" class="1005" name="offset_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="637" class="1005" name="i_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="base_ddr_addr_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="exitcond_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="652" class="1005" name="indvar_next_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="657" class="1005" name="base_ddr_addr_addr_r_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="1"/>
<pin id="659" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr_r "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_9_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="666" class="1005" name="j_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="13" slack="0"/>
<pin id="668" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_12_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="1"/>
<pin id="673" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="676" class="1005" name="buffer_addr_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="1"/>
<pin id="678" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_29_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="686" class="1005" name="offset_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="102" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="146" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="116" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="222"><net_src comp="209" pin="3"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="239"><net_src comp="166" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="267"><net_src comp="261" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="92" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="120" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="160" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="326"><net_src comp="172" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="302" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="166" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="178" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="340" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="20" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="184" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="252" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="361" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="184" pin="2"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="78" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="233" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="385" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="82" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="243" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="399" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="22" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="84" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="86" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="72" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="432"><net_src comp="419" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="272" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="272" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="261" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="2" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="449" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="460"><net_src comp="283" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="94" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="283" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="100" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="279" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="477"><net_src comp="295" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="122" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="295" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="126" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="295" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="128" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="295" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="130" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="502"><net_src comp="489" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="509"><net_src comp="132" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="134" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="136" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="504" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="504" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="511" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="138" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="215" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="140" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="40" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="545"><net_src comp="523" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="527" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="523" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="142" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="527" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="523" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="517" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="541" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="553" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="517" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="531" pin="4"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="215" pin="2"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="517" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="547" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="523" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="142" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="559" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="575" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="567" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="589" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="144" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="593" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="597" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="624"><net_src comp="258" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="90" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="632"><net_src comp="409" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="640"><net_src comp="439" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="645"><net_src comp="449" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="651"><net_src comp="456" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="462" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="660"><net_src comp="197" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="665"><net_src comp="473" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="479" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="674"><net_src comp="485" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="679"><net_src comp="223" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="684"><net_src comp="615" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="689"><net_src comp="620" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="261" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V | {15 }
	Port: FRAME_OFFSET | {1 }
	Port: FRAME_BUFFER_NUMBER_r | {1 }
	Port: BASE_ADDRESS_r | {1 }
	Port: FRAME_BUFFER_DIM_r | {1 }
 - Input state : 
	Port: ddr_to_axis_reader : base_ddr_addr | {2 3 4 5 6 7 8 10 }
	Port: ddr_to_axis_reader : frame_index_V | {1 }
	Port: ddr_to_axis_reader : base_address | {1 }
	Port: ddr_to_axis_reader : frame_buffer_dim | {1 }
	Port: ddr_to_axis_reader : frame_buffer_offset | {1 }
	Port: ddr_to_axis_reader : frame_buffer_number | {1 }
	Port: ddr_to_axis_reader : update_intr | {1 }
	Port: ddr_to_axis_reader : FRAME_OFFSET | {1 }
	Port: ddr_to_axis_reader : FRAME_BUFFER_NUMBER_r | {1 }
	Port: ddr_to_axis_reader : BASE_ADDRESS_r | {1 }
	Port: ddr_to_axis_reader : FRAME_BUFFER_DIM_r | {2 }
  - Chain level:
	State 1
		StgValue_42 : 1
		StgValue_52 : 1
		tmp_5 : 1
		StgValue_56 : 2
		i_op_assign : 1
		i_op_assign_1 : 2
		tmp_3 : 1
		tmp : 2
		t_V : 3
		inner_index_V_1 : 4
		lhs_V_cast : 5
		rhs_V_cast : 2
		r_V : 6
		tmp_s : 7
		offset : 8
	State 2
		tmp_6 : 1
		tmp_10 : 2
		tmp_7 : 3
		i_1 : 1
		StgValue_79 : 4
		tmp_8 : 1
		base_ddr_addr_addr : 2
		base_ddr_addr_addr_1 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond : 1
		indvar_next : 1
		StgValue_95 : 2
	State 10
	State 11
		buffer_addr : 1
		StgValue_102 : 2
		burstread_rend : 1
	State 12
	State 13
		tmp_9 : 1
		j_1 : 1
		StgValue_110 : 2
		tmp_12 : 1
		gepindex_cast : 1
		gepindex2_cast : 2
		buffer_addr_1 : 3
		buffer_load : 4
	State 14
		end_pos : 1
		tmp_13 : 1
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 2
		tmp_18 : 2
		tmp_19 : 2
		tmp_20 : 3
		tmp_21 : 2
		tmp_22 : 2
		tmp_23 : 4
		tmp_24 : 3
		tmp_25 : 5
		tmp_26 : 4
		tmp_27 : 6
		tmp_28 : 7
		tmp_29 : 7
		StgValue_136 : 8
	State 15
		empty_13 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   lshr   |           tmp_26_fu_597           |    0    |    0    |   179   |
|          |           tmp_27_fu_603           |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |       inner_index_V_1_fu_379      |    0    |    0    |    15   |
|          |           offset_fu_409           |    0    |    0    |    39   |
|    add   |             i_1_fu_439            |    0    |    0    |    39   |
|          |         indvar_next_fu_462        |    0    |    0    |    17   |
|          |             j_1_fu_479            |    0    |    0    |    20   |
|          |          offset_1_fu_620          |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |             t_V_fu_371            |    0    |    0    |    8    |
|  select  |           tmp_20_fu_559           |    0    |    0    |    7    |
|          |           tmp_21_fu_567           |    0    |    0    |    64   |
|          |           tmp_22_fu_575           |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_4_fu_361           |    0    |    0    |    11   |
|          |            tmp_7_fu_433           |    0    |    0    |    20   |
|   icmp   |          exitcond_fu_456          |    0    |    0    |    13   |
|          |            tmp_9_fu_473           |    0    |    0    |    13   |
|          |           tmp_13_fu_517           |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|    and   |           tmp_28_fu_609           |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_17_fu_541           |    0    |    0    |    15   |
|    sub   |           tmp_19_fu_553           |    0    |    0    |    15   |
|          |           tmp_23_fu_583           |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             r_V_fu_393            |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |           tmp_18_fu_547           |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|          |    update_intr_read_read_fu_154   |    0    |    0    |    0    |
|          | frame_buffer_number_s_read_fu_160 |    0    |    0    |    0    |
|          | frame_buffer_offset_s_read_fu_166 |    0    |    0    |    0    |
|   read   |  frame_buffer_dim_rea_read_fu_172 |    0    |    0    |    0    |
|          |   base_address_read_read_fu_178   |    0    |    0    |    0    |
|          |         t_V_2_read_fu_184         |    0    |    0    |    0    |
|          |  base_ddr_addr_addr_r_read_fu_197 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_190        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |          grp_write_fu_202         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_1_fu_302           |    0    |    0    |    0    |
|          |            tmp_5_fu_350           |    0    |    0    |    0    |
|          |         lhs_V_cast_fu_385         |    0    |    0    |    0    |
|          |         rhs_V_cast_fu_389         |    0    |    0    |    0    |
|          |           tmp_10_fu_429           |    0    |    0    |    0    |
|   zext   |           indvar1_fu_468          |    0    |    0    |    0    |
|          |       gepindex2_cast_fu_499       |    0    |    0    |    0    |
|          |           tmp_14_fu_523           |    0    |    0    |    0    |
|          |           tmp_15_fu_527           |    0    |    0    |    0    |
|          |           tmp_24_fu_589           |    0    |    0    |    0    |
|          |           tmp_25_fu_593           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_2_fu_340           |    0    |    0    |    0    |
|          |            tmp_s_fu_399           |    0    |    0    |    0    |
|partselect|            tmp_6_fu_419           |    0    |    0    |    0    |
|          |        gepindex_cast_fu_489       |    0    |    0    |    0    |
|          |           tmp_16_fu_531           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_367            |    0    |    0    |    0    |
|   trunc  |           tmp_12_fu_485           |    0    |    0    |    0    |
|          |           tmp_29_fu_615           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |            tmp_8_fu_445           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|          start_pos_fu_504         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|    or    |           end_pos_fu_511          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    3    |    0    |   653   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|base_ddr_addr_addr_r_reg_657|   64   |
| base_ddr_addr_addr_reg_642 |   64   |
|    buffer_addr_1_reg_676   |    9   |
|      exitcond_reg_648      |    1   |
|         i_1_reg_637        |   32   |
|    i_op_assign_1_reg_240   |   32   |
|     i_op_assign_reg_230    |   32   |
|          i_reg_268         |   32   |
|     indvar_next_reg_652    |   10   |
|       indvar_reg_279       |   10   |
|         j_1_reg_666        |   13   |
|          j_reg_291         |   13   |
|       offset1_reg_258      |   32   |
|      offset_1_reg_686      |   32   |
|       offset_reg_629       |   32   |
|       tmp_12_reg_671       |    3   |
|       tmp_29_reg_681       |    8   |
|        tmp_3_reg_249       |   32   |
|        tmp_9_reg_662       |    1   |
+----------------------------+--------+
|            Total           |   452  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_190 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_202  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_215 |  p0  |   2  |   9  |   18   ||    9    |
|   indvar_reg_279   |  p0  |   2  |  10  |   20   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   182  ||  2.624  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   653  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |    -   |   452  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    2   |   452  |   689  |
+-----------+--------+--------+--------+--------+--------+
