 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:23 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1343/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1323/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                               0.00       0.00
  clock network delay (ideal)                                  0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)                     0.10      0.00 #     0.40 r
  DFF_1343/q_reg/QN (DFFX1_RVT)                      0.09      0.21       0.61 r
  n3272 (net)                    5         6.25                0.00       0.61 r
  U6520/B (FADDX1_RVT)                               0.09      1.02       1.62 r
  U6520/S (FADDX1_RVT)                               0.04      0.17       1.79 f
  n3259 (net)                    1         0.53                0.00       1.79 f
  U6521/A1 (AND2X1_RVT)                              0.04      0.01       1.81 f
  U6521/Y (AND2X1_RVT)                               0.02      0.06       1.86 f
  WX9044 (net)                   1         0.50                0.00       1.86 f
  DFF_1323/q_reg/D (DFFX1_RVT)                       0.02      0.01       1.87 f
  data arrival time                                                       1.87

  clock ideal_clock1 (rise edge)                              10.00      10.00
  clock network delay (ideal)                                  0.40      10.40
  clock uncertainty                                           -0.05      10.35
  DFF_1323/q_reg/CLK (DFFX1_RVT)                               0.00      10.35 r
  library setup time                                          -0.02      10.33
  data required time                                                     10.33
  -------------------------------------------------------------------------------
  data required time                                                     10.33
  data arrival time                                                      -1.87
  -------------------------------------------------------------------------------
  slack (MET)                                                             8.46


1
