# Tamra Hargus

# SoC Physical Design & Analog/Memory IC Layout Engineer

**SoC Physical Design Engineer** specializing in **Analog Hard IPs (HIPs)**, **Custom & Compiler-Generated Memory Macros**, and **Standard Cell Library Development**.  
Skilled in STA, P&R, DRC/LVS, and automation scripting to deliver advanced-node designs that meet stringent PPA, reliability, and manufacturing targets.

---

## Core Expertise
- **SoC Physical Design:** Floorplanning, place & route, clock tree synthesis, timing closure, power optimization
- **Analog & Memory Layout:** Custom analog blocks, SRAM, ROM, high-density memory macros, parasitic extraction
- **Verification:** STA, DRC, LVS, IR drop analysis, EM verification
- **Automation:** TCL, Python, and shell scripting for flow efficiency

## Tools & Platforms
- Cadence Innovus / Virtuoso / Genus  
- Synopsys ICC2 / PrimeTime / ICV  
- Mentor Calibre  
- Other industry-standard EDA tools

## Background
Delivered multiple advanced-node SoC Partitions, Analog Hard IPs (HIPs), and both Custom and Compiler-Generated Memory Macros from design to tapeout.  
Designed and implemented multiple Standard Cell Libraries, ensuring compliance with PPA, Reliability, and Manufacturing Requirements.

---

## ðŸ”¹ Featured Repositories

| Repository | Description |
|------------|-------------|
| [**soc-physical-design-notes**](https://github.com/tamrahargus/soc-physical-design-notes) | SoC physical design workflows, floorplanning, routing, and sign-off notes. |
| [**ic-layout-notes**](https://github.com/tamrahargus/ic-layout-notes) | Analog & memory IC layout techniques, matching, symmetry, and DRC/LVS tips. |
| [**semiconductor-career-journal**](https://github.com/tamrahargus/semiconductor-career-journal) | Log of skills, projects, and lessons learned in semiconductor engineering. |
| [**tamra-hargus-portfolio**](https://github.com/tamrahargus/tamra-hargus-portfolio) | Portfolio of engineering, design, and technical writing projects. |
| [**writing-portfolio**](https://github.com/tamrahargus/writing-portfolio) | Articles on SoC design, IC layout, and layout-dependent effects. |

---

## Contact
- LinkedIn: [linkedin.com/in/tamrahargus](https://linkedin.com/in/tamrahargus)  
- GitHub: [github.com/tamrahargus](https://github.com/tamrahargus)
